

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Sat Mar  9 22:44:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      306|      306|  6.120 us|  6.120 us|  306|  306|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |      304|      304|        50|         17|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 17, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 53 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 55 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mean_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mean"   --->   Operation 56 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_53_2"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j"   --->   Operation 59 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.87ns)   --->   "%icmp_ln50 = icmp_eq  i5 %j_2, i5 16" [covariance_no_taffo.c:50]   --->   Operation 62 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.09ns)   --->   "%add_ln50 = add i5 %j_2, i5 1" [covariance_no_taffo.c:50]   --->   Operation 64 'add' 'add_ln50' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %VITIS_LOOP_53_2.split, void %VITIS_LOOP_62_4.preheader.exitStub" [covariance_no_taffo.c:50]   --->   Operation 65 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_23 = trunc i5 %j_2"   --->   Operation 66 'trunc' 'empty_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_23, i2 0"   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %tmp_2"   --->   Operation 68 'zext' 'p_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.81ns)   --->   "%empty_24 = add i64 %p_cast, i64 %mean_read"   --->   Operation 69 'add' 'empty_24' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_24, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 70 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i62 %trunc_ln1" [covariance_no_taffo.c:55]   --->   Operation 71 'sext' 'sext_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln55" [covariance_no_taffo.c:55]   --->   Operation 72 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.81ns)   --->   "%add_ln55 = add i64 %p_cast, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 73 'add' 'add_ln55' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 74 'partselect' 'trunc_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i62 %trunc_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 75 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 76 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.84ns)   --->   "%store_ln50 = store i5 %add_ln50, i5 %j" [covariance_no_taffo.c:50]   --->   Operation 77 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 78 [7/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 78 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 79 [6/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 79 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [7/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 80 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln55_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 81 'bitconcatenate' 'zext_ln55_1_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 82 'zext' 'zext_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln55_1 = add i64 %zext_ln55, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 83 'add' 'add_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_1, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 84 'partselect' 'trunc_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i62 %trunc_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 85 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 86 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 87 [5/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [6/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 88 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [7/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 89 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln55_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 90 'bitconcatenate' 'zext_ln55_2_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i8 %zext_ln55_2_cast" [covariance_no_taffo.c:55]   --->   Operation 91 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.81ns)   --->   "%add_ln55_2 = add i64 %zext_ln55_1, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 92 'add' 'add_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_2, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 93 'partselect' 'trunc_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i62 %trunc_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 94 'sext' 'sext_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 95 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 96 [4/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [5/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 97 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [6/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 98 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [7/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 99 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln55_17 = sext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 100 'sext' 'sext_ln55_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i8 %sext_ln55_17" [covariance_no_taffo.c:55]   --->   Operation 101 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.81ns)   --->   "%add_ln55_3 = add i64 %zext_ln55_2, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 102 'add' 'add_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_3, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 103 'partselect' 'trunc_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i62 %trunc_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 104 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 105 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 106 [3/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [4/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 107 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 108 [5/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 108 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [6/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 109 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 110 [7/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 110 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln55_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 111 'bitconcatenate' 'zext_ln55_4_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i9 %zext_ln55_4_cast" [covariance_no_taffo.c:55]   --->   Operation 112 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.81ns)   --->   "%add_ln55_4 = add i64 %zext_ln55_3, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 113 'add' 'add_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_4, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 114 'partselect' 'trunc_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i62 %trunc_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 115 'sext' 'sext_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 116 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 117 [2/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [3/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 118 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [4/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 119 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [5/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 120 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [6/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 121 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 122 [7/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 122 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln55_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 123 'bitconcatenate' 'zext_ln55_5_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i9 %zext_ln55_5_cast" [covariance_no_taffo.c:55]   --->   Operation 124 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.81ns)   --->   "%add_ln55_5 = add i64 %zext_ln55_4, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 125 'add' 'add_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_5, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 126 'partselect' 'trunc_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i62 %trunc_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 127 'sext' 'sext_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 128 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 129 [1/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [2/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 130 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [3/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 131 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 132 [4/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 132 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [5/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 133 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [6/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 134 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 135 [7/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 135 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i8 %zext_ln55_2_cast" [covariance_no_taffo.c:55]   --->   Operation 136 'sext' 'sext_ln55_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i9 %sext_ln55_18" [covariance_no_taffo.c:55]   --->   Operation 137 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.81ns)   --->   "%add_ln55_6 = add i64 %zext_ln55_5, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 138 'add' 'add_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_6, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 139 'partselect' 'trunc_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln55_7 = sext i62 %trunc_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 140 'sext' 'sext_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 141 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 142 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:55]   --->   Operation 142 'read' 'gmem_addr_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [1/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [2/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 144 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 145 [3/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 145 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 146 [4/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 146 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 147 [5/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 147 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 148 [6/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 148 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [7/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 149 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln55_19 = sext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 150 'sext' 'sext_ln55_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i9 %sext_ln55_19" [covariance_no_taffo.c:55]   --->   Operation 151 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.81ns)   --->   "%add_ln55_7 = add i64 %zext_ln55_6, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 152 'add' 'add_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_7, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 153 'partselect' 'trunc_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i62 %trunc_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 154 'sext' 'sext_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 155 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 156 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [covariance_no_taffo.c:55]   --->   Operation 156 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 157 [1/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 157 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 158 [2/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 158 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 159 [3/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 159 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 160 [4/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 160 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 161 [5/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 161 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 162 [6/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 162 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 163 [7/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 163 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln55_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 164 'bitconcatenate' 'zext_ln55_8_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i10 %zext_ln55_8_cast" [covariance_no_taffo.c:55]   --->   Operation 165 'zext' 'zext_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (1.81ns)   --->   "%add_ln55_8 = add i64 %zext_ln55_7, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 166 'add' 'add_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln55_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_8, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 167 'partselect' 'trunc_ln55_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i62 %trunc_ln55_s" [covariance_no_taffo.c:55]   --->   Operation 168 'sext' 'sext_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 169 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %gmem_addr_read" [covariance_no_taffo.c:55]   --->   Operation 170 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %gmem_addr_1_read" [covariance_no_taffo.c:55]   --->   Operation 171 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 172 [2/2] (13.1ns)   --->   "%add6 = fadd i32 %bitcast_ln55, i32 %bitcast_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 172 'fadd' 'add6' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [covariance_no_taffo.c:55]   --->   Operation 173 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [1/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 174 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [2/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 175 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [3/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 176 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [4/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 177 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 178 [5/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 178 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 179 [6/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 179 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [7/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 180 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln55_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 181 'bitconcatenate' 'zext_ln55_9_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i10 %zext_ln55_9_cast" [covariance_no_taffo.c:55]   --->   Operation 182 'zext' 'zext_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (1.81ns)   --->   "%add_ln55_9 = add i64 %zext_ln55_8, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 183 'add' 'add_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_9, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 184 'partselect' 'trunc_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i62 %trunc_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 185 'sext' 'sext_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 186 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 187 [1/2] (13.1ns)   --->   "%add6 = fadd i32 %bitcast_ln55, i32 %bitcast_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 187 'fadd' 'add6' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [covariance_no_taffo.c:55]   --->   Operation 188 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 189 [1/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 189 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 190 [2/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 190 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 191 [3/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 191 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 192 [4/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 192 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [5/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 193 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [6/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 194 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [7/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 195 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln55_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 196 'bitconcatenate' 'zext_ln55_10_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i10 %zext_ln55_10_cast" [covariance_no_taffo.c:55]   --->   Operation 197 'zext' 'zext_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.81ns)   --->   "%add_ln55_10 = add i64 %zext_ln55_9, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 198 'add' 'add_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_10, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 199 'partselect' 'trunc_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i62 %trunc_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 200 'sext' 'sext_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 201 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i32 %gmem_addr_6_read" [covariance_no_taffo.c:55]   --->   Operation 202 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (13.1ns)   --->   "%add6_1 = fadd i32 %add6, i32 %bitcast_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 203 'fadd' 'add6_1' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [covariance_no_taffo.c:55]   --->   Operation 204 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 205 [1/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 205 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 206 [2/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 206 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [3/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 207 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 208 [4/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 208 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [5/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 209 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [6/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 210 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [7/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 211 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln55_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 212 'bitconcatenate' 'zext_ln55_11_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i10 %zext_ln55_11_cast" [covariance_no_taffo.c:55]   --->   Operation 213 'zext' 'zext_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (1.81ns)   --->   "%add_ln55_11 = add i64 %zext_ln55_10, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 214 'add' 'add_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln55_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_11, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 215 'partselect' 'trunc_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i62 %trunc_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 216 'sext' 'sext_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 217 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 218 [1/2] (13.1ns)   --->   "%add6_1 = fadd i32 %add6, i32 %bitcast_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 218 'fadd' 'add6_1' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [covariance_no_taffo.c:55]   --->   Operation 219 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 220 [1/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 220 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 221 [2/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 221 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 222 [3/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 222 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [4/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 223 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [5/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 224 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [6/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 225 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [7/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 226 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln55_20 = sext i9 %zext_ln55_4_cast" [covariance_no_taffo.c:55]   --->   Operation 227 'sext' 'sext_ln55_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i10 %sext_ln55_20" [covariance_no_taffo.c:55]   --->   Operation 228 'zext' 'zext_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.81ns)   --->   "%add_ln55_12 = add i64 %zext_ln55_11, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 229 'add' 'add_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_12, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 230 'partselect' 'trunc_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i62 %trunc_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 231 'sext' 'sext_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 232 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i32 %gmem_addr_7_read" [covariance_no_taffo.c:55]   --->   Operation 233 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 234 [2/2] (13.1ns)   --->   "%add6_2 = fadd i32 %add6_1, i32 %bitcast_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 234 'fadd' 'add6_2' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [covariance_no_taffo.c:55]   --->   Operation 235 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [1/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 236 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [2/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 237 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 238 [3/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 238 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [4/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 239 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [5/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 240 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [6/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 241 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [7/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 242 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln55_21 = sext i9 %zext_ln55_5_cast" [covariance_no_taffo.c:55]   --->   Operation 243 'sext' 'sext_ln55_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i10 %sext_ln55_21" [covariance_no_taffo.c:55]   --->   Operation 244 'zext' 'zext_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.81ns)   --->   "%add_ln55_13 = add i64 %zext_ln55_12, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 245 'add' 'add_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln55_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_13, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 246 'partselect' 'trunc_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i62 %trunc_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 247 'sext' 'sext_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 248 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 249 [1/2] (13.1ns)   --->   "%add6_2 = fadd i32 %add6_1, i32 %bitcast_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 249 'fadd' 'add6_2' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [covariance_no_taffo.c:55]   --->   Operation 250 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 251 [1/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 251 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 252 [2/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 252 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 253 [3/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 253 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 254 [4/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 254 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 255 [5/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 255 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 256 [6/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 256 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [7/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 257 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln55_22 = sext i8 %zext_ln55_2_cast" [covariance_no_taffo.c:55]   --->   Operation 258 'sext' 'sext_ln55_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i10 %sext_ln55_22" [covariance_no_taffo.c:55]   --->   Operation 259 'zext' 'zext_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (1.81ns)   --->   "%add_ln55_14 = add i64 %zext_ln55_13, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 260 'add' 'add_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_14, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 261 'partselect' 'trunc_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i62 %trunc_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 262 'sext' 'sext_ln55_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 263 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i32 %gmem_addr_8_read" [covariance_no_taffo.c:55]   --->   Operation 264 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 265 [2/2] (13.1ns)   --->   "%add6_3 = fadd i32 %add6_2, i32 %bitcast_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 265 'fadd' 'add6_3' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [covariance_no_taffo.c:55]   --->   Operation 266 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 267 [1/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 267 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 268 [2/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 268 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 269 [3/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 269 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 270 [4/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 270 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 271 [5/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 271 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 272 [6/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 272 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 273 [7/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 273 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln55_23 = sext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 274 'sext' 'sext_ln55_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i10 %sext_ln55_23" [covariance_no_taffo.c:55]   --->   Operation 275 'zext' 'zext_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (1.81ns)   --->   "%add_ln55_15 = add i64 %zext_ln55_14, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 276 'add' 'add_ln55_15' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln55_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_15, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 277 'partselect' 'trunc_ln55_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i62 %trunc_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 278 'sext' 'sext_ln55_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln55_16" [covariance_no_taffo.c:55]   --->   Operation 279 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 280 [1/2] (13.1ns)   --->   "%add6_3 = fadd i32 %add6_2, i32 %bitcast_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 280 'fadd' 'add6_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [covariance_no_taffo.c:55]   --->   Operation 281 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 282 [1/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 282 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 283 [2/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 283 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 284 [3/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 284 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 285 [4/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 285 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 286 [5/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 286 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 287 [6/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 287 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 288 [7/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 288 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i32 %gmem_addr_9_read" [covariance_no_taffo.c:55]   --->   Operation 289 'bitcast' 'bitcast_ln55_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [2/2] (13.1ns)   --->   "%add6_4 = fadd i32 %add6_3, i32 %bitcast_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 290 'fadd' 'add6_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [covariance_no_taffo.c:55]   --->   Operation 291 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 292 [1/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 292 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 293 [2/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 293 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 294 [3/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 294 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 295 [4/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 295 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 296 [5/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 296 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 297 [6/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 297 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 298 [1/2] (13.1ns)   --->   "%add6_4 = fadd i32 %add6_3, i32 %bitcast_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 298 'fadd' 'add6_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [covariance_no_taffo.c:55]   --->   Operation 299 'read' 'gmem_addr_15_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 300 [1/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 300 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 301 [2/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 301 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 302 [3/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 302 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [4/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 303 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [5/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 304 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i32 %gmem_addr_10_read" [covariance_no_taffo.c:55]   --->   Operation 305 'bitcast' 'bitcast_ln55_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [2/2] (13.1ns)   --->   "%add6_5 = fadd i32 %add6_4, i32 %bitcast_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 306 'fadd' 'add6_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [covariance_no_taffo.c:55]   --->   Operation 307 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 308 [1/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 308 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 309 [2/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 309 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 310 [3/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 310 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 311 [4/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 311 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 312 [1/2] (13.1ns)   --->   "%add6_5 = fadd i32 %add6_4, i32 %bitcast_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 312 'fadd' 'add6_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (14.6ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [covariance_no_taffo.c:55]   --->   Operation 313 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 314 [1/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 314 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 315 [2/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 315 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 316 [3/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 316 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i32 %gmem_addr_11_read" [covariance_no_taffo.c:55]   --->   Operation 317 'bitcast' 'bitcast_ln55_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [2/2] (13.1ns)   --->   "%add6_6 = fadd i32 %add6_5, i32 %bitcast_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 318 'fadd' 'add6_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [1/1] (14.6ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [covariance_no_taffo.c:55]   --->   Operation 319 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 320 [1/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 320 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 321 [2/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 321 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 322 [1/2] (13.1ns)   --->   "%add6_6 = fadd i32 %add6_5, i32 %bitcast_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 322 'fadd' 'add6_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (14.6ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [covariance_no_taffo.c:55]   --->   Operation 323 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 324 [1/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 324 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i32 %gmem_addr_12_read" [covariance_no_taffo.c:55]   --->   Operation 325 'bitcast' 'bitcast_ln55_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [2/2] (13.1ns)   --->   "%add6_7 = fadd i32 %add6_6, i32 %bitcast_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 326 'fadd' 'add6_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (14.6ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [covariance_no_taffo.c:55]   --->   Operation 327 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 328 [1/2] (13.1ns)   --->   "%add6_7 = fadd i32 %add6_6, i32 %bitcast_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 328 'fadd' 'add6_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i32 %gmem_addr_13_read" [covariance_no_taffo.c:55]   --->   Operation 329 'bitcast' 'bitcast_ln55_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [2/2] (13.1ns)   --->   "%add6_8 = fadd i32 %add6_7, i32 %bitcast_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 330 'fadd' 'add6_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 331 [1/2] (13.1ns)   --->   "%add6_8 = fadd i32 %add6_7, i32 %bitcast_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 331 'fadd' 'add6_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i32 %gmem_addr_14_read" [covariance_no_taffo.c:55]   --->   Operation 332 'bitcast' 'bitcast_ln55_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [2/2] (13.1ns)   --->   "%add6_9 = fadd i32 %add6_8, i32 %bitcast_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 333 'fadd' 'add6_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 334 [1/2] (13.1ns)   --->   "%add6_9 = fadd i32 %add6_8, i32 %bitcast_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 334 'fadd' 'add6_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i32 %gmem_addr_15_read" [covariance_no_taffo.c:55]   --->   Operation 335 'bitcast' 'bitcast_ln55_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 336 [2/2] (13.1ns)   --->   "%add6_s = fadd i32 %add6_9, i32 %bitcast_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 336 'fadd' 'add6_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 337 [1/2] (13.1ns)   --->   "%add6_s = fadd i32 %add6_9, i32 %bitcast_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 337 'fadd' 'add6_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i32 %gmem_addr_16_read" [covariance_no_taffo.c:55]   --->   Operation 338 'bitcast' 'bitcast_ln55_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 339 [2/2] (13.1ns)   --->   "%add6_10 = fadd i32 %add6_s, i32 %bitcast_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 339 'fadd' 'add6_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 365 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 340 [1/2] (13.1ns)   --->   "%add6_10 = fadd i32 %add6_s, i32 %bitcast_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 340 'fadd' 'add6_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i32 %gmem_addr_17_read" [covariance_no_taffo.c:55]   --->   Operation 341 'bitcast' 'bitcast_ln55_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 342 [2/2] (13.1ns)   --->   "%add6_11 = fadd i32 %add6_10, i32 %bitcast_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 342 'fadd' 'add6_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 343 [1/2] (13.1ns)   --->   "%add6_11 = fadd i32 %add6_10, i32 %bitcast_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 343 'fadd' 'add6_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i32 %gmem_addr_18_read" [covariance_no_taffo.c:55]   --->   Operation 344 'bitcast' 'bitcast_ln55_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 345 [2/2] (13.1ns)   --->   "%add6_12 = fadd i32 %add6_11, i32 %bitcast_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 345 'fadd' 'add6_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 346 [1/2] (13.1ns)   --->   "%add6_12 = fadd i32 %add6_11, i32 %bitcast_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 346 'fadd' 'add6_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 13.1>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i32 %gmem_addr_19_read" [covariance_no_taffo.c:55]   --->   Operation 347 'bitcast' 'bitcast_ln55_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [2/2] (13.1ns)   --->   "%add6_13 = fadd i32 %add6_12, i32 %bitcast_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 348 'fadd' 'add6_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 349 [1/2] (13.1ns)   --->   "%add6_13 = fadd i32 %add6_12, i32 %bitcast_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 349 'fadd' 'add6_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i32 %gmem_addr_20_read" [covariance_no_taffo.c:55]   --->   Operation 350 'bitcast' 'bitcast_ln55_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 351 [2/2] (13.1ns)   --->   "%add6_14 = fadd i32 %add6_13, i32 %bitcast_ln55_16" [covariance_no_taffo.c:55]   --->   Operation 351 'fadd' 'add6_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 352 [1/2] (13.1ns)   --->   "%add6_14 = fadd i32 %add6_13, i32 %bitcast_ln55_16" [covariance_no_taffo.c:55]   --->   Operation 352 'fadd' 'add6_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.46>
ST_43 : Operation 353 [2/2] (8.46ns)   --->   "%div = fmul i32 %add6_14, i32 0.0625" [covariance_no_taffo.c:57]   --->   Operation 353 'fmul' 'div' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 354 [1/2] (8.46ns)   --->   "%div = fmul i32 %add6_14, i32 0.0625" [covariance_no_taffo.c:57]   --->   Operation 354 'fmul' 'div' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 355 [1/1] (14.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:57]   --->   Operation 355 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %div" [covariance_no_taffo.c:57]   --->   Operation 356 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 357 [1/1] (14.6ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln57, i4 15" [covariance_no_taffo.c:57]   --->   Operation 357 'write' 'write_ln57' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 358 [5/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 358 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 359 [4/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 359 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 360 [3/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 360 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 361 [2/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 361 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 362 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [covariance_no_taffo.c:29]   --->   Operation 362 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 363 [1/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 363 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln50 = br void %VITIS_LOOP_53_2" [covariance_no_taffo.c:50]   --->   Operation 364 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j') on local variable 'j' [11]  (0 ns)
	'add' operation ('add_ln50', covariance_no_taffo.c:50) [16]  (1.1 ns)
	'store' operation ('store_ln50', covariance_no_taffo.c:50) of variable 'add_ln50', covariance_no_taffo.c:50 on local variable 'j' [193]  (0.844 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [27]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [28]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [35]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [45]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [55]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [65]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [75]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [85]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [95]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [105]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [115]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [125]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [135]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [145]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [155]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [165]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [175]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', covariance_no_taffo.c:55) on port 'gmem' (covariance_no_taffo.c:55) [185]  (14.6 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_7', covariance_no_taffo.c:55) [107]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_8', covariance_no_taffo.c:55) [117]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_8', covariance_no_taffo.c:55) [117]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_9', covariance_no_taffo.c:55) [127]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_9', covariance_no_taffo.c:55) [127]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_s', covariance_no_taffo.c:55) [137]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_s', covariance_no_taffo.c:55) [137]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_10', covariance_no_taffo.c:55) [147]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_10', covariance_no_taffo.c:55) [147]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_11', covariance_no_taffo.c:55) [157]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_11', covariance_no_taffo.c:55) [157]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_12', covariance_no_taffo.c:55) [167]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_12', covariance_no_taffo.c:55) [167]  (13.1 ns)

 <State 39>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_13', covariance_no_taffo.c:55) [177]  (13.1 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_13', covariance_no_taffo.c:55) [177]  (13.1 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_14', covariance_no_taffo.c:55) [187]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add6_14', covariance_no_taffo.c:55) [187]  (13.1 ns)

 <State 43>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('div', covariance_no_taffo.c:57) [188]  (8.46 ns)

 <State 44>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [190]  (14.6 ns)

 <State 45>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln57', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [191]  (14.6 ns)

 <State 46>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [192]  (14.6 ns)

 <State 47>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [192]  (14.6 ns)

 <State 48>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [192]  (14.6 ns)

 <State 49>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [192]  (14.6 ns)

 <State 50>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', covariance_no_taffo.c:57) on port 'gmem' (covariance_no_taffo.c:57) [192]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
