{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:03:09 2014 " "Info: Processing started: Fri Jan 03 22:03:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_TEST " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TEST.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Info: Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TEST.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UART_TEST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TEST-behave " "Info: Found design unit 1: UART_TEST-behave" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_TEST " "Info: Found entity 1: UART_TEST" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST " "Info: Elaborating entity \"TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "finish1 " "Warning: Pin \"finish1\" is missing source" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 384 240 416 400 "finish1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TEST UART_TEST:inst " "Info: Elaborating entity \"UART_TEST\" for hierarchy \"UART_TEST:inst\"" {  } { { "TEST.bdf" "inst" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 104 216 384 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s UART_TEST.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at UART_TEST.vhd(29): object \"s\" assigned a value but never read" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART_TEST:inst\|tx " "Warning: Found clock multiplexer UART_TEST:inst\|tx" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART_TEST:inst1\|tx " "Warning: Found clock multiplexer UART_TEST:inst1\|tx" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 22 -1 0 } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 29 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[8\] UART_TEST:inst\|dat\[8\]~_emulated UART_TEST:inst\|dat\[8\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[8\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[8\]~_emulated\" and latch \"UART_TEST:inst\|dat\[8\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[8\] UART_TEST:inst1\|dat\[8\]~_emulated UART_TEST:inst1\|dat\[8\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[8\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[8\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[8\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[7\] UART_TEST:inst\|dat\[7\]~_emulated UART_TEST:inst\|dat\[7\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[7\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[7\]~_emulated\" and latch \"UART_TEST:inst\|dat\[7\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[7\] UART_TEST:inst1\|dat\[7\]~_emulated UART_TEST:inst1\|dat\[7\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[7\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[7\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[7\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[6\] UART_TEST:inst\|dat\[6\]~_emulated UART_TEST:inst\|dat\[6\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[6\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[6\]~_emulated\" and latch \"UART_TEST:inst\|dat\[6\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[6\] UART_TEST:inst1\|dat\[6\]~_emulated UART_TEST:inst1\|dat\[6\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[6\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[6\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[6\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[5\] UART_TEST:inst\|dat\[5\]~_emulated UART_TEST:inst\|dat\[5\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[5\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[5\]~_emulated\" and latch \"UART_TEST:inst\|dat\[5\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[5\] UART_TEST:inst1\|dat\[5\]~_emulated UART_TEST:inst1\|dat\[5\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[5\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[5\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[5\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[4\] UART_TEST:inst\|dat\[4\]~_emulated UART_TEST:inst\|dat\[4\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[4\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[4\]~_emulated\" and latch \"UART_TEST:inst\|dat\[4\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[4\] UART_TEST:inst1\|dat\[4\]~_emulated UART_TEST:inst1\|dat\[4\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[4\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[4\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[4\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[3\] UART_TEST:inst\|dat\[3\]~_emulated UART_TEST:inst\|dat\[3\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[3\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[3\]~_emulated\" and latch \"UART_TEST:inst\|dat\[3\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[3\] UART_TEST:inst1\|dat\[3\]~_emulated UART_TEST:inst1\|dat\[3\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[3\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[3\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[3\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[2\] UART_TEST:inst\|dat\[2\]~_emulated UART_TEST:inst\|dat\[2\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[2\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[2\]~_emulated\" and latch \"UART_TEST:inst\|dat\[2\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[2\] UART_TEST:inst1\|dat\[2\]~_emulated UART_TEST:inst1\|dat\[2\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[2\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[2\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[2\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[1\] UART_TEST:inst\|dat\[1\]~_emulated UART_TEST:inst\|dat\[1\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[1\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[1\]~_emulated\" and latch \"UART_TEST:inst\|dat\[1\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[1\] UART_TEST:inst1\|dat\[1\]~_emulated UART_TEST:inst1\|dat\[1\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[1\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[1\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[1\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "finish1 GND " "Warning (13410): Pin \"finish1\" is stuck at GND" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 384 240 416 400 "finish1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_TEST:inst1\|mode.waiting " "Info: Register \"UART_TEST:inst1\|mode.waiting\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_TEST:inst\|mode.waiting " "Info: Register \"UART_TEST:inst\|mode.waiting\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Info: Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Info: Implemented 151 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:03:13 2014 " "Info: Processing ended: Fri Jan 03 22:03:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
