#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8505da7bb0 .scope module, "sort_tb" "sort_tb" 2 9;
 .timescale -9 -9;
P_0x7f8505dcaf10 .param/l "ASCENDING" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x7f8505dcaf50 .param/l "DATA_WIDTH" 0 2 12, +C4<00000000000000000000000000100000>;
P_0x7f8505dcaf90 .param/l "LOG_INPUT" 0 2 11, +C4<00000000000000000000000000000011>;
v0x7f850781ad90_0 .var "clk", 0 0;
v0x7f850781ae30_0 .var/i "j", 31 0;
v0x7f850781aee0_0 .var "rst", 0 0;
v0x7f850781af90_0 .net "x", 255 0, L_0x7f8505c3e8b0;  1 drivers
v0x7f850781b040 .array "x_1", 7 0, 31 0;
v0x7f850781b1d0_0 .var "x_valid", 0 0;
v0x7f850781b260_0 .net "y", 255 0, L_0x7f8507828ca0;  1 drivers
v0x7f850781b310 .array "y_1", 7 0;
v0x7f850781b310_0 .net v0x7f850781b310 0, 31 0, L_0x7f850781b600; 1 drivers
v0x7f850781b310_1 .net v0x7f850781b310 1, 31 0, L_0x7f850781b790; 1 drivers
v0x7f850781b310_2 .net v0x7f850781b310 2, 31 0, L_0x7f850781b900; 1 drivers
v0x7f850781b310_3 .net v0x7f850781b310 3, 31 0, L_0x7f850781bad0; 1 drivers
v0x7f850781b310_4 .net v0x7f850781b310 4, 31 0, L_0x7f850781bc40; 1 drivers
v0x7f850781b310_5 .net v0x7f850781b310 5, 31 0, L_0x7f850781bdc0; 1 drivers
v0x7f850781b310_6 .net v0x7f850781b310 6, 31 0, L_0x7f850781bf30; 1 drivers
v0x7f850781b310_7 .net v0x7f850781b310 7, 31 0, L_0x7f8505c3b6a0; 1 drivers
v0x7f850781b460_0 .net "y_valid", 0 0, L_0x7f8507828b00;  1 drivers
L_0x7f850781b600 .part L_0x7f8507828ca0, 0, 32;
L_0x7f850781b790 .part L_0x7f8507828ca0, 32, 32;
L_0x7f850781b900 .part L_0x7f8507828ca0, 64, 32;
L_0x7f850781bad0 .part L_0x7f8507828ca0, 96, 32;
L_0x7f850781bc40 .part L_0x7f8507828ca0, 128, 32;
L_0x7f850781bdc0 .part L_0x7f8507828ca0, 160, 32;
L_0x7f850781bf30 .part L_0x7f8507828ca0, 192, 32;
v0x7f850781b040_0 .array/port v0x7f850781b040, 0;
v0x7f850781b040_1 .array/port v0x7f850781b040, 1;
v0x7f850781b040_2 .array/port v0x7f850781b040, 2;
v0x7f850781b040_3 .array/port v0x7f850781b040, 3;
LS_0x7f8505c3e8b0_0_0 .concat8 [ 32 32 32 32], v0x7f850781b040_0, v0x7f850781b040_1, v0x7f850781b040_2, v0x7f850781b040_3;
v0x7f850781b040_4 .array/port v0x7f850781b040, 4;
v0x7f850781b040_5 .array/port v0x7f850781b040, 5;
v0x7f850781b040_6 .array/port v0x7f850781b040, 6;
v0x7f850781b040_7 .array/port v0x7f850781b040, 7;
LS_0x7f8505c3e8b0_0_4 .concat8 [ 32 32 32 32], v0x7f850781b040_4, v0x7f850781b040_5, v0x7f850781b040_6, v0x7f850781b040_7;
L_0x7f8505c3e8b0 .concat8 [ 128 128 0 0], LS_0x7f8505c3e8b0_0_0, LS_0x7f8505c3e8b0_0_4;
L_0x7f8505c3b6a0 .part L_0x7f8507828ca0, 224, 32;
S_0x7f8505dcd290 .scope module, "UUT" "sort" 2 51, 3 3 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 256 "x"
    .port_info 4 /OUTPUT 256 "y"
    .port_info 5 /OUTPUT 1 "y_valid"
P_0x7f8505dc1ff0 .param/l "ASCENDING" 0 3 7, +C4<00000000000000000000000000000001>;
P_0x7f8505dc2030 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x7f8505dc2070 .param/l "LOG_INPUT" 0 3 6, +C4<00000000000000000000000000000011>;
L_0x7f8507828a10 .functor BUFZ 1, v0x7f850781b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8507828b00 .functor BUFZ 1, L_0x7f8507823a80, C4<0>, C4<0>, C4<0>;
L_0x7f8507828bf0 .functor BUFZ 256, L_0x7f8505c3e8b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507828ca0 .functor BUFZ 256, L_0x7f8507823be0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507818ed0_0 .net "clk", 0 0, v0x7f850781ad90_0;  1 drivers
v0x7f8507818f60 .array "intm_wires", 3 0;
v0x7f8507818f60_0 .net v0x7f8507818f60 0, 0 255, L_0x7f8507828bf0; 1 drivers
v0x7f8507818f60_1 .net v0x7f8507818f60 1, 0 255, L_0x7f8505c1a240; 1 drivers
v0x7f8507818f60_2 .net v0x7f8507818f60 2, 0 255, L_0x7f850781f730; 1 drivers
v0x7f8507818f60_3 .net v0x7f8507818f60 3, 0 255, L_0x7f8507823be0; 1 drivers
v0x7f8507818ff0_0 .net "rst", 0 0, v0x7f850781aee0_0;  1 drivers
v0x7f85078190a0 .array "validity", 3 0;
v0x7f85078190a0_0 .net v0x7f85078190a0 0, 0 0, L_0x7f8507828a10; 1 drivers
v0x7f85078190a0_1 .net v0x7f85078190a0 1, 0 0, L_0x7f8505c07fe0; 1 drivers
v0x7f85078190a0_2 .net v0x7f85078190a0 2, 0 0, L_0x7f850781f590; 1 drivers
v0x7f85078190a0_3 .net v0x7f85078190a0 3, 0 0, L_0x7f8507823a80; 1 drivers
v0x7f8507819180_0 .net "x", 0 255, L_0x7f8505c3e8b0;  alias, 1 drivers
v0x7f8507819270_0 .net "x_valid", 0 0, v0x7f850781b1d0_0;  1 drivers
v0x7f8507819310_0 .net "y", 0 255, L_0x7f8507828ca0;  alias, 1 drivers
v0x7f85078193c0_0 .net "y_valid", 0 0, L_0x7f8507828b00;  alias, 1 drivers
S_0x7f8505dcca60 .scope generate, "genblk1[0]" "genblk1[0]" 3 33, 3 33 0, S_0x7f8505dcd290;
 .timescale -9 -9;
P_0x7f8505d84570 .param/l "STAGE_INDEX" 1 3 35, +C4<00000000000000000000000000000000>;
P_0x7f8505d845b0 .param/l "p" 0 3 33, +C4<00>;
L_0x7f8505c1efb0 .functor BUFZ 1, L_0x7f8507828a10, C4<0>, C4<0>, C4<0>;
RS_0x100fd2938 .resolv tri, L_0x7f850781c890, L_0x7f850781d700, L_0x7f850781e400, L_0x7f850781f290;
L_0x7f8505c07fe0 .functor BUFZ 1, RS_0x100fd2938, C4<0>, C4<0>, C4<0>;
L_0x7f8505c032a0 .functor BUFZ 256, L_0x7f8507828bf0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8505c1a240 .functor BUFZ 256, L_0x7f850781e6f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de6130_0 .net "in", 0 255, L_0x7f8505c032a0;  1 drivers
o0x100fd2068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8505de61c0_0 .net "last_stage", 0 0, o0x100fd2068;  0 drivers
v0x7f8505de6250_0 .net "out", 0 255, L_0x7f850781e6f0;  1 drivers
v0x7f8505de62e0_0 .net8 "vls", 0 0, RS_0x100fd2938;  4 drivers
v0x7f8505de6370_0 .net "x_valid_stage", 0 0, L_0x7f8505c1efb0;  1 drivers
S_0x7f8505d76d20 .scope module, "sort_stage_inst" "sort_stage" 3 64, 4 3 0, S_0x7f8505dcca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 256 "d_in"
    .port_info 5 /OUTPUT 256 "d_out"
    .port_info 6 /OUTPUT 1 "y_valid"
P_0x7f8505dd74f0 .param/l "ASCENDING" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x7f8505dd7530 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x7f8505dd7570 .param/l "LOG_INPUT" 0 4 6, +C4<00000000000000000000000000000011>;
P_0x7f8505dd75b0 .param/l "STAGE_INDEX" 0 4 8, +C4<00000000000000000000000000000000>;
v0x7f8505de57f0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddf090_0 .net "d_in", 0 255, L_0x7f8505c032a0;  alias, 1 drivers
v0x7f8505de5a80_0 .net "d_out", 0 255, L_0x7f850781e6f0;  alias, 1 drivers
v0x7f8505de5b10_0 .net "last_stage", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddf220_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ddf3b0_0 .net "x_valid", 0 0, L_0x7f8505c1efb0;  alias, 1 drivers
v0x7f8505de6020_0 .net8 "y_valid", 0 0, RS_0x100fd2938;  alias, 4 drivers
L_0x7f8505c335f0 .part L_0x7f8505c032a0, 192, 64;
L_0x7f850781caa0 .part L_0x7f8505c032a0, 128, 64;
L_0x7f850781d920 .part L_0x7f8505c032a0, 64, 64;
L_0x7f850781e610 .part L_0x7f8505c032a0, 0, 64;
L_0x7f850781e6f0 .concat8 [ 64 64 64 64], L_0x7f850781e850, L_0x7f850781da00, L_0x7f850781cc00, L_0x7f8505c157f0;
S_0x7f8505d6d1c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_0x7f8505d76d20;
 .timescale -9 -9;
P_0x7f8505d82f30 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000001>;
P_0x7f8505d82f70 .param/l "n" 0 4 23, +C4<00>;
L_0x7f8505c157f0 .functor BUFZ 64, L_0x7f850781c9f0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505d9cfa0_0 .net *"_s2", 63 0, L_0x7f8505c157f0;  1 drivers
v0x7f8505d9d060_0 .net "inp", 0 63, L_0x7f8505c335f0;  1 drivers
L_0x101003008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8505d9d100_0 .net "order", 0 0, L_0x101003008;  1 drivers
v0x7f8505d95be0_0 .net "outp", 0 63, L_0x7f850781c9f0;  1 drivers
S_0x7f8505dcf940 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8505d6d1c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "c_in"
    .port_info 6 /OUTPUT 64 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dd6540 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f8505dd6580 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000001>;
L_0x7f850781c7e0 .functor BUFZ 1, L_0x7f8505c1efb0, C4<0>, C4<0>, C4<0>;
L_0x7f850781c890 .functor BUFZ 1, L_0x7f850781c070, C4<0>, C4<0>, C4<0>;
L_0x7f850781c940 .functor BUFZ 64, L_0x7f8505c335f0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781c9f0 .functor BUFZ 64, L_0x7f850781c1d0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dc2d40_0 .net "ASCENDING", 0 0, L_0x101003008;  alias, 1 drivers
v0x7f8505dc2dd0_0 .net "c_in", 0 63, L_0x7f8505c335f0;  alias, 1 drivers
v0x7f8505dc2e60_0 .net "c_out", 0 63, L_0x7f850781c9f0;  alias, 1 drivers
v0x7f8505dafb90_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505dafc20 .array "int_wires", 1 0;
v0x7f8505dafc20_0 .net v0x7f8505dafc20 0, 0 63, L_0x7f850781c940; 1 drivers
v0x7f8505dafc20_1 .net v0x7f8505dafc20 1, 0 63, L_0x7f850781c1d0; 1 drivers
v0x7f8505dafce0_0 .net "last_stage", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505dafd70_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505da40a0 .array "validity", 1 0;
v0x7f8505da40a0_0 .net v0x7f8505da40a0 0, 0 0, L_0x7f850781c7e0; 1 drivers
v0x7f8505da40a0_1 .net v0x7f8505da40a0 1, 0 0, L_0x7f850781c070; 1 drivers
v0x7f8505da4150_0 .net "x_valid", 0 0, L_0x7f8505c1efb0;  alias, 1 drivers
v0x7f8505da4260_0 .net8 "y_valid", 0 0, RS_0x100fd2938;  alias, 4 drivers
S_0x7f8505dd6970 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8505dcf940;
 .timescale -9 -9;
P_0x7f8505dd33f0 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8505dd3430 .param/l "j" 0 5 33, +C4<00>;
L_0x7f850781b9c0 .functor BUFZ 1, L_0x7f850781c7e0, C4<0>, C4<0>, C4<0>;
L_0x7f850781c070 .functor BUFZ 1, v0x7f8505d913b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f850781c160 .functor BUFZ 64, L_0x7f850781c940, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781c1d0 .functor BUFZ 64, L_0x7f850781c2f0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505da5920_0 .net "in", 0 63, L_0x7f850781c160;  1 drivers
v0x7f8505da59b0_0 .net "out", 0 63, L_0x7f850781c2f0;  1 drivers
v0x7f8505da5a40_0 .net "x_valid_ch", 0 0, L_0x7f850781b9c0;  1 drivers
v0x7f8505dc2cb0_0 .net "y_valid_ch", 0 0, v0x7f8505d913b0_0;  1 drivers
S_0x7f8505dd3950 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505dd6970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "b_in"
    .port_info 6 /OUTPUT 64 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505da37b0 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f8505da37f0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505da3830 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000001>;
v0x7f8505dac780_0 .net "ASCENDING", 0 0, L_0x101003008;  alias, 1 drivers
v0x7f8505dac810_0 .net "b_in", 0 63, L_0x7f850781c160;  alias, 1 drivers
v0x7f8505dac8a0_0 .net "b_out", 0 63, L_0x7f850781c2f0;  alias, 1 drivers
v0x7f8505d9f460_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505d9f530_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505dccf70_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dcd040_0 .net "x_valid", 0 0, L_0x7f850781b9c0;  alias, 1 drivers
v0x7f8505da5890_0 .net "y_valid", 0 0, v0x7f8505d913b0_0;  alias, 1 drivers
S_0x7f8505da5bf0 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505dd3950;
 .timescale -9 -9;
P_0x7f8505dc7170 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505dc71b0 .param/l "k" 0 6 20, +C4<00>;
L_0x7f850781c240 .functor BUFZ 64, L_0x7f850781c160, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781c2f0 .functor BUFZ 64, L_0x7f850781c650, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dbf8a0_0 .net "inp", 0 63, L_0x7f850781c240;  1 drivers
v0x7f8505dbf950_0 .net "outp", 0 63, L_0x7f850781c650;  1 drivers
S_0x7f8505da53c0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505da5bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dbf110 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505dbf150 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505d89560_0 .net "ASCENDING", 0 0, L_0x101003008;  alias, 1 drivers
v0x7f8505d895f0_0 .net "a_in", 0 63, L_0x7f850781c240;  alias, 1 drivers
v0x7f8505dcea30_0 .net "a_out", 0 63, L_0x7f850781c650;  alias, 1 drivers
v0x7f8505dceac0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505dceb50_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505dcfae0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dcfb70_0 .net "x_valid", 0 0, L_0x7f850781b9c0;  alias, 1 drivers
v0x7f8505dcfc00_0 .net "y_valid", 0 0, v0x7f8505d913b0_0;  alias, 1 drivers
L_0x7f850781c3a0 .part L_0x7f850781c240, 32, 32;
L_0x7f850781c480 .part L_0x7f850781c240, 0, 32;
L_0x7f850781c650 .concat8 [ 32 32 0 0], L_0x7f850781c6f0, L_0x7f850781c5e0;
S_0x7f8505da6130 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505da53c0;
 .timescale -9 -9;
P_0x7f8505d951a0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f850781c5e0 .functor BUFZ 32, v0x7f8505db1310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f850781c6f0 .functor BUFZ 32, v0x7f8505d91320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505d9eef0_0 .net *"_s3", 31 0, L_0x7f850781c5e0;  1 drivers
v0x7f8505d9ef80_0 .net *"_s5", 31 0, L_0x7f850781c6f0;  1 drivers
v0x7f8505d97da0_0 .net "x1", 31 0, L_0x7f850781c3a0;  1 drivers
v0x7f8505d97e30_0 .net "x2", 31 0, L_0x7f850781c480;  1 drivers
v0x7f8505d909b0_0 .net "y1", 31 0, v0x7f8505db1310_0;  1 drivers
v0x7f8505d90a40_0 .net "y2", 31 0, v0x7f8505d91320_0;  1 drivers
S_0x7f8505dcbb00 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505da6130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505d84b00 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505dabff0_0 .net "ASCENDING", 0 0, L_0x101003008;  alias, 1 drivers
v0x7f8505da80b0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505da66c0_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505da6750_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dc43a0_0 .net "x1", 31 0, L_0x7f850781c3a0;  alias, 1 drivers
v0x7f8505dc4430_0 .net "x2", 31 0, L_0x7f850781c480;  alias, 1 drivers
v0x7f8505db1280_0 .net "x_valid", 0 0, L_0x7f850781b9c0;  alias, 1 drivers
v0x7f8505db1310_0 .var "y1", 31 0;
v0x7f8505d91320_0 .var "y2", 31 0;
v0x7f8505d913b0_0 .var "y_valid", 0 0;
E_0x7f8505dc8c30 .event posedge, v0x7f8505da80b0_0;
S_0x7f8505d95c70 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_0x7f8505d76d20;
 .timescale -9 -9;
P_0x7f8505d8e760 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000001>;
P_0x7f8505d8e7a0 .param/l "n" 0 4 23, +C4<01>;
L_0x7f850781cc00 .functor BUFZ 64, L_0x7f850781d870, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505ddd060_0 .net *"_s2", 63 0, L_0x7f850781cc00;  1 drivers
v0x7f8505ddd120_0 .net "inp", 0 63, L_0x7f850781caa0;  1 drivers
L_0x101003050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8505ddd1c0_0 .net "order", 0 0, L_0x101003050;  1 drivers
v0x7f8505ddd2d0_0 .net "outp", 0 63, L_0x7f850781d870;  1 drivers
S_0x7f8505dcefa0 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8505d95c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "c_in"
    .port_info 6 /OUTPUT 64 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505d8e8a0 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f8505d8e8e0 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000001>;
L_0x7f850781d550 .functor BUFZ 1, L_0x7f8505c1efb0, C4<0>, C4<0>, C4<0>;
L_0x7f850781d700 .functor BUFZ 1, L_0x7f850781cda0, C4<0>, C4<0>, C4<0>;
L_0x7f8505de60b0 .functor BUFZ 64, L_0x7f850781caa0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781d870 .functor BUFZ 64, L_0x7f850781cf00, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505ddc8d0_0 .net "ASCENDING", 0 0, L_0x101003050;  alias, 1 drivers
v0x7f8505ddc960_0 .net "c_in", 0 63, L_0x7f850781caa0;  alias, 1 drivers
v0x7f8505ddca00_0 .net "c_out", 0 63, L_0x7f850781d870;  alias, 1 drivers
v0x7f8505ddcac0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddcb50 .array "int_wires", 1 0;
v0x7f8505ddcb50_0 .net v0x7f8505ddcb50 0, 0 63, L_0x7f8505de60b0; 1 drivers
v0x7f8505ddcb50_1 .net v0x7f8505ddcb50 1, 0 63, L_0x7f850781cf00; 1 drivers
v0x7f8505ddcc60_0 .net "last_stage", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddccf0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ddcd80 .array "validity", 1 0;
v0x7f8505ddcd80_0 .net v0x7f8505ddcd80 0, 0 0, L_0x7f850781d550; 1 drivers
v0x7f8505ddcd80_1 .net v0x7f8505ddcd80 1, 0 0, L_0x7f850781cda0; 1 drivers
v0x7f8505ddce40_0 .net "x_valid", 0 0, L_0x7f8505c1efb0;  alias, 1 drivers
v0x7f8505ddcf50_0 .net8 "y_valid", 0 0, RS_0x100fd2938;  alias, 4 drivers
S_0x7f8505dbad90 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8505dcefa0;
 .timescale -9 -9;
P_0x7f8505dcf100 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8505dcf140 .param/l "j" 0 5 33, +C4<00>;
L_0x7f850781ccb0 .functor BUFZ 1, L_0x7f850781d550, C4<0>, C4<0>, C4<0>;
L_0x7f850781cda0 .functor BUFZ 1, v0x7f8505ddb3e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f850781ce90 .functor BUFZ 64, L_0x7f8505de60b0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781cf00 .functor BUFZ 64, L_0x7f850781d020, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505ddc670_0 .net "in", 0 63, L_0x7f850781ce90;  1 drivers
v0x7f8505ddc720_0 .net "out", 0 63, L_0x7f850781d020;  1 drivers
v0x7f8505ddc7b0_0 .net "x_valid_ch", 0 0, L_0x7f850781ccb0;  1 drivers
v0x7f8505ddc840_0 .net "y_valid_ch", 0 0, v0x7f8505ddb3e0_0;  1 drivers
S_0x7f8505dd9a00 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505dbad90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "b_in"
    .port_info 6 /OUTPUT 64 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dd9bb0 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f8505dd9bf0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505dd9c30 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000001>;
v0x7f8505ddc060_0 .net "ASCENDING", 0 0, L_0x101003050;  alias, 1 drivers
v0x7f8505ddc130_0 .net "b_in", 0 63, L_0x7f850781ce90;  alias, 1 drivers
v0x7f8505ddc1c0_0 .net "b_out", 0 63, L_0x7f850781d020;  alias, 1 drivers
v0x7f8505ddc260_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddc2f0_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddc3c0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ddc450_0 .net "x_valid", 0 0, L_0x7f850781ccb0;  alias, 1 drivers
v0x7f8505ddc520_0 .net "y_valid", 0 0, v0x7f8505ddb3e0_0;  alias, 1 drivers
S_0x7f8505dda120 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505dd9a00;
 .timescale -9 -9;
P_0x7f8505dd9cb0 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505dd9cf0 .param/l "k" 0 6 20, +C4<00>;
L_0x7f850781cf70 .functor BUFZ 64, L_0x7f850781ce90, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781d020 .functor BUFZ 64, L_0x7f850781d380, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505ddbf00_0 .net "inp", 0 63, L_0x7f850781cf70;  1 drivers
v0x7f8505ddbfd0_0 .net "outp", 0 63, L_0x7f850781d380;  1 drivers
S_0x7f8505dda310 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505dda120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dda470 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505dda4b0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505ddb920_0 .net "ASCENDING", 0 0, L_0x101003050;  alias, 1 drivers
v0x7f8505ddb9d0_0 .net "a_in", 0 63, L_0x7f850781cf70;  alias, 1 drivers
v0x7f8505ddba70_0 .net "a_out", 0 63, L_0x7f850781d380;  alias, 1 drivers
v0x7f8505ddbb30_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddbbc0_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddbc90_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ddbd20_0 .net "x_valid", 0 0, L_0x7f850781ccb0;  alias, 1 drivers
v0x7f8505ddbdb0_0 .net "y_valid", 0 0, v0x7f8505ddb3e0_0;  alias, 1 drivers
L_0x7f850781d0d0 .part L_0x7f850781cf70, 32, 32;
L_0x7f850781d1b0 .part L_0x7f850781cf70, 0, 32;
L_0x7f850781d380 .concat8 [ 32 32 0 0], L_0x7f850781d460, L_0x7f850781d310;
S_0x7f8505dda710 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505dda310;
 .timescale -9 -9;
P_0x7f8505dda8d0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f850781d310 .functor BUFZ 32, v0x7f8505ddb240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f850781d460 .functor BUFZ 32, v0x7f8505ddb2d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505ddb540_0 .net *"_s3", 31 0, L_0x7f850781d310;  1 drivers
v0x7f8505ddb5d0_0 .net *"_s5", 31 0, L_0x7f850781d460;  1 drivers
v0x7f8505ddb660_0 .net "x1", 31 0, L_0x7f850781d0d0;  1 drivers
v0x7f8505ddb6f0_0 .net "x2", 31 0, L_0x7f850781d1b0;  1 drivers
v0x7f8505ddb7a0_0 .net "y1", 31 0, v0x7f8505ddb240_0;  1 drivers
v0x7f8505ddb870_0 .net "y2", 31 0, v0x7f8505ddb2d0_0;  1 drivers
S_0x7f8505ddaac0 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505dda710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505dda970 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505ddad10_0 .net "ASCENDING", 0 0, L_0x101003050;  alias, 1 drivers
v0x7f8505ddadb0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddae50_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddaf80_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ddb090_0 .net "x1", 31 0, L_0x7f850781d0d0;  alias, 1 drivers
v0x7f8505ddb120_0 .net "x2", 31 0, L_0x7f850781d1b0;  alias, 1 drivers
v0x7f8505ddb1b0_0 .net "x_valid", 0 0, L_0x7f850781ccb0;  alias, 1 drivers
v0x7f8505ddb240_0 .var "y1", 31 0;
v0x7f8505ddb2d0_0 .var "y2", 31 0;
v0x7f8505ddb3e0_0 .var "y_valid", 0 0;
S_0x7f8505ddd380 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_0x7f8505d76d20;
 .timescale -9 -9;
P_0x7f8505ddd530 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000001>;
P_0x7f8505ddd570 .param/l "n" 0 4 23, +C4<010>;
L_0x7f850781da00 .functor BUFZ 64, L_0x7f850781e560, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de13a0_0 .net *"_s2", 63 0, L_0x7f850781da00;  1 drivers
v0x7f8505de1440_0 .net "inp", 0 63, L_0x7f850781d920;  1 drivers
L_0x101003098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8505de14e0_0 .net "order", 0 0, L_0x101003098;  1 drivers
v0x7f8505de15f0_0 .net "outp", 0 63, L_0x7f850781e560;  1 drivers
S_0x7f8505ddd6b0 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8505ddd380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "c_in"
    .port_info 6 /OUTPUT 64 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505ddd810 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f8505ddd850 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000001>;
L_0x7f850781e350 .functor BUFZ 1, L_0x7f8505c1efb0, C4<0>, C4<0>, C4<0>;
L_0x7f850781e400 .functor BUFZ 1, L_0x7f850781dba0, C4<0>, C4<0>, C4<0>;
L_0x7f850781e4b0 .functor BUFZ 64, L_0x7f850781d920, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781e560 .functor BUFZ 64, L_0x7f850781dd00, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de0bd0_0 .net "ASCENDING", 0 0, L_0x101003098;  alias, 1 drivers
v0x7f8505de0c60_0 .net "c_in", 0 63, L_0x7f850781d920;  alias, 1 drivers
v0x7f8505de0d00_0 .net "c_out", 0 63, L_0x7f850781e560;  alias, 1 drivers
v0x7f8505de0dc0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de0e50 .array "int_wires", 1 0;
v0x7f8505de0e50_0 .net v0x7f8505de0e50 0, 0 63, L_0x7f850781e4b0; 1 drivers
v0x7f8505de0e50_1 .net v0x7f8505de0e50 1, 0 63, L_0x7f850781dd00; 1 drivers
v0x7f8505de0f60_0 .net "last_stage", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505de0ff0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de1080 .array "validity", 1 0;
v0x7f8505de1080_0 .net v0x7f8505de1080 0, 0 0, L_0x7f850781e350; 1 drivers
v0x7f8505de1080_1 .net v0x7f8505de1080 1, 0 0, L_0x7f850781dba0; 1 drivers
v0x7f8505de1140_0 .net "x_valid", 0 0, L_0x7f8505c1efb0;  alias, 1 drivers
v0x7f8505de1250_0 .net8 "y_valid", 0 0, RS_0x100fd2938;  alias, 4 drivers
S_0x7f8505dddab0 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8505ddd6b0;
 .timescale -9 -9;
P_0x7f8505ddd8d0 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8505ddd910 .param/l "j" 0 5 33, +C4<00>;
L_0x7f850781dab0 .functor BUFZ 1, L_0x7f850781e350, C4<0>, C4<0>, C4<0>;
L_0x7f850781dba0 .functor BUFZ 1, v0x7f8505ddf780_0, C4<0>, C4<0>, C4<0>;
L_0x7f850781dc90 .functor BUFZ 64, L_0x7f850781e4b0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781dd00 .functor BUFZ 64, L_0x7f850781de20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de0970_0 .net "in", 0 63, L_0x7f850781dc90;  1 drivers
v0x7f8505de0a20_0 .net "out", 0 63, L_0x7f850781de20;  1 drivers
v0x7f8505de0ab0_0 .net "x_valid_ch", 0 0, L_0x7f850781dab0;  1 drivers
v0x7f8505de0b40_0 .net "y_valid_ch", 0 0, v0x7f8505ddf780_0;  1 drivers
S_0x7f8505ddddb0 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505dddab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "b_in"
    .port_info 6 /OUTPUT 64 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dddf10 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f8505dddf50 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505dddf90 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000001>;
v0x7f8505de0360_0 .net "ASCENDING", 0 0, L_0x101003098;  alias, 1 drivers
v0x7f8505de0430_0 .net "b_in", 0 63, L_0x7f850781dc90;  alias, 1 drivers
v0x7f8505de04c0_0 .net "b_out", 0 63, L_0x7f850781de20;  alias, 1 drivers
v0x7f8505de0560_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de05f0_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505de06c0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de0750_0 .net "x_valid", 0 0, L_0x7f850781dab0;  alias, 1 drivers
v0x7f8505de0820_0 .net "y_valid", 0 0, v0x7f8505ddf780_0;  alias, 1 drivers
S_0x7f8505dde250 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505ddddb0;
 .timescale -9 -9;
P_0x7f8505dde010 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505dde050 .param/l "k" 0 6 20, +C4<00>;
L_0x7f850781dd70 .functor BUFZ 64, L_0x7f850781dc90, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781de20 .functor BUFZ 64, L_0x7f850781e180, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de0200_0 .net "inp", 0 63, L_0x7f850781dd70;  1 drivers
v0x7f8505de02d0_0 .net "outp", 0 63, L_0x7f850781e180;  1 drivers
S_0x7f8505dde550 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505dde250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dde6b0 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505dde6f0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505ddfc20_0 .net "ASCENDING", 0 0, L_0x101003098;  alias, 1 drivers
v0x7f8505ddfcd0_0 .net "a_in", 0 63, L_0x7f850781dd70;  alias, 1 drivers
v0x7f8505ddfd70_0 .net "a_out", 0 63, L_0x7f850781e180;  alias, 1 drivers
v0x7f8505ddfe30_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddfec0_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddff90_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de0020_0 .net "x_valid", 0 0, L_0x7f850781dab0;  alias, 1 drivers
v0x7f8505de00b0_0 .net "y_valid", 0 0, v0x7f8505ddf780_0;  alias, 1 drivers
L_0x7f850781ded0 .part L_0x7f850781dd70, 32, 32;
L_0x7f850781dfb0 .part L_0x7f850781dd70, 0, 32;
L_0x7f850781e180 .concat8 [ 32 32 0 0], L_0x7f850781e260, L_0x7f850781e110;
S_0x7f8505dde950 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505dde550;
 .timescale -9 -9;
P_0x7f8505ddeb10 .param/l "i" 0 7 19, +C4<00>;
L_0x7f850781e110 .functor BUFZ 32, v0x7f8505ddf660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f850781e260 .functor BUFZ 32, v0x7f8505ddf6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505ddf840_0 .net *"_s3", 31 0, L_0x7f850781e110;  1 drivers
v0x7f8505ddf8d0_0 .net *"_s5", 31 0, L_0x7f850781e260;  1 drivers
v0x7f8505ddf960_0 .net "x1", 31 0, L_0x7f850781ded0;  1 drivers
v0x7f8505ddf9f0_0 .net "x2", 31 0, L_0x7f850781dfb0;  1 drivers
v0x7f8505ddfaa0_0 .net "y1", 31 0, v0x7f8505ddf660_0;  1 drivers
v0x7f8505ddfb70_0 .net "y2", 31 0, v0x7f8505ddf6f0_0;  1 drivers
S_0x7f8505ddebb0 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505dde950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505dded10 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505ddef50_0 .net "ASCENDING", 0 0, L_0x101003098;  alias, 1 drivers
v0x7f8505ddeff0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ddf190_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505ddf320_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ddf4b0_0 .net "x1", 31 0, L_0x7f850781ded0;  alias, 1 drivers
v0x7f8505ddf540_0 .net "x2", 31 0, L_0x7f850781dfb0;  alias, 1 drivers
v0x7f8505ddf5d0_0 .net "x_valid", 0 0, L_0x7f850781dab0;  alias, 1 drivers
v0x7f8505ddf660_0 .var "y1", 31 0;
v0x7f8505ddf6f0_0 .var "y2", 31 0;
v0x7f8505ddf780_0 .var "y_valid", 0 0;
S_0x7f8505de16a0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_0x7f8505d76d20;
 .timescale -9 -9;
P_0x7f8505de1850 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000001>;
P_0x7f8505de1890 .param/l "n" 0 4 23, +C4<011>;
L_0x7f850781e850 .functor BUFZ 64, L_0x7f850781f3f0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de54d0_0 .net *"_s2", 63 0, L_0x7f850781e850;  1 drivers
v0x7f8505de5590_0 .net "inp", 0 63, L_0x7f850781e610;  1 drivers
L_0x1010030e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8505de5630_0 .net "order", 0 0, L_0x1010030e0;  1 drivers
v0x7f8505de5740_0 .net "outp", 0 63, L_0x7f850781f3f0;  1 drivers
S_0x7f8505de19c0 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8505de16a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "c_in"
    .port_info 6 /OUTPUT 64 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505de1b20 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f8505de1b60 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000001>;
L_0x7f850781f1e0 .functor BUFZ 1, L_0x7f8505c1efb0, C4<0>, C4<0>, C4<0>;
L_0x7f850781f290 .functor BUFZ 1, L_0x7f850781ea30, C4<0>, C4<0>, C4<0>;
L_0x7f850781f340 .functor BUFZ 64, L_0x7f850781e610, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781f3f0 .functor BUFZ 64, L_0x7f850781eb90, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de4d60_0 .net "ASCENDING", 0 0, L_0x1010030e0;  alias, 1 drivers
v0x7f8505de4df0_0 .net "c_in", 0 63, L_0x7f850781e610;  alias, 1 drivers
v0x7f8505de4e90_0 .net "c_out", 0 63, L_0x7f850781f3f0;  alias, 1 drivers
v0x7f8505de4f50_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de4fe0 .array "int_wires", 1 0;
v0x7f8505de4fe0_0 .net v0x7f8505de4fe0 0, 0 63, L_0x7f850781f340; 1 drivers
v0x7f8505de4fe0_1 .net v0x7f8505de4fe0 1, 0 63, L_0x7f850781eb90; 1 drivers
v0x7f8505de50f0_0 .net "last_stage", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505de5180_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de5210 .array "validity", 1 0;
v0x7f8505de5210_0 .net v0x7f8505de5210 0, 0 0, L_0x7f850781f1e0; 1 drivers
v0x7f8505de5210_1 .net v0x7f8505de5210 1, 0 0, L_0x7f850781ea30; 1 drivers
v0x7f8505de52d0_0 .net "x_valid", 0 0, L_0x7f8505c1efb0;  alias, 1 drivers
v0x7f8505de53e0_0 .net8 "y_valid", 0 0, RS_0x100fd2938;  alias, 4 drivers
S_0x7f8505de1dc0 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8505de19c0;
 .timescale -9 -9;
P_0x7f8505de1be0 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8505de1c20 .param/l "j" 0 5 33, +C4<00>;
L_0x7f850781e940 .functor BUFZ 1, L_0x7f850781f1e0, C4<0>, C4<0>, C4<0>;
L_0x7f850781ea30 .functor BUFZ 1, v0x7f8505de3840_0, C4<0>, C4<0>, C4<0>;
L_0x7f850781eb20 .functor BUFZ 64, L_0x7f850781f340, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781eb90 .functor BUFZ 64, L_0x7f850781ecb0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de4b00_0 .net "in", 0 63, L_0x7f850781eb20;  1 drivers
v0x7f8505de4bb0_0 .net "out", 0 63, L_0x7f850781ecb0;  1 drivers
v0x7f8505de4c40_0 .net "x_valid_ch", 0 0, L_0x7f850781e940;  1 drivers
v0x7f8505de4cd0_0 .net "y_valid_ch", 0 0, v0x7f8505de3840_0;  1 drivers
S_0x7f8505de20c0 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505de1dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "b_in"
    .port_info 6 /OUTPUT 64 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505de2220 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f8505de2260 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505de22a0 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000001>;
v0x7f8505de44f0_0 .net "ASCENDING", 0 0, L_0x1010030e0;  alias, 1 drivers
v0x7f8505de45c0_0 .net "b_in", 0 63, L_0x7f850781eb20;  alias, 1 drivers
v0x7f8505de4650_0 .net "b_out", 0 63, L_0x7f850781ecb0;  alias, 1 drivers
v0x7f8505de46f0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de4780_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505de4850_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de48e0_0 .net "x_valid", 0 0, L_0x7f850781e940;  alias, 1 drivers
v0x7f8505de49b0_0 .net "y_valid", 0 0, v0x7f8505de3840_0;  alias, 1 drivers
S_0x7f8505de2560 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505de20c0;
 .timescale -9 -9;
P_0x7f8505de2320 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505de2360 .param/l "k" 0 6 20, +C4<00>;
L_0x7f850781ec00 .functor BUFZ 64, L_0x7f850781eb20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781ecb0 .functor BUFZ 64, L_0x7f850781f010, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de4390_0 .net "inp", 0 63, L_0x7f850781ec00;  1 drivers
v0x7f8505de4460_0 .net "outp", 0 63, L_0x7f850781f010;  1 drivers
S_0x7f8505de2860 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505de2560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505de29c0 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505de2a00 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505de3db0_0 .net "ASCENDING", 0 0, L_0x1010030e0;  alias, 1 drivers
v0x7f8505de3e60_0 .net "a_in", 0 63, L_0x7f850781ec00;  alias, 1 drivers
v0x7f8505de3f00_0 .net "a_out", 0 63, L_0x7f850781f010;  alias, 1 drivers
v0x7f8505de3fc0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de4050_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505de4120_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de41b0_0 .net "x_valid", 0 0, L_0x7f850781e940;  alias, 1 drivers
v0x7f8505de4240_0 .net "y_valid", 0 0, v0x7f8505de3840_0;  alias, 1 drivers
L_0x7f850781ed60 .part L_0x7f850781ec00, 32, 32;
L_0x7f850781ee40 .part L_0x7f850781ec00, 0, 32;
L_0x7f850781f010 .concat8 [ 32 32 0 0], L_0x7f850781f0f0, L_0x7f850781efa0;
S_0x7f8505de2c60 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505de2860;
 .timescale -9 -9;
P_0x7f8505de2e20 .param/l "i" 0 7 19, +C4<00>;
L_0x7f850781efa0 .functor BUFZ 32, v0x7f8505de3680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f850781f0f0 .functor BUFZ 32, v0x7f8505de3730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505de39d0_0 .net *"_s3", 31 0, L_0x7f850781efa0;  1 drivers
v0x7f8505de3a60_0 .net *"_s5", 31 0, L_0x7f850781f0f0;  1 drivers
v0x7f8505de3af0_0 .net "x1", 31 0, L_0x7f850781ed60;  1 drivers
v0x7f8505de3b80_0 .net "x2", 31 0, L_0x7f850781ee40;  1 drivers
v0x7f8505de3c30_0 .net "y1", 31 0, v0x7f8505de3680_0;  1 drivers
v0x7f8505de3d00_0 .net "y2", 31 0, v0x7f8505de3730_0;  1 drivers
S_0x7f8505de2ec0 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505de2c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505de3020 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505de3260_0 .net "ASCENDING", 0 0, L_0x1010030e0;  alias, 1 drivers
v0x7f8505de3300_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de33a0_0 .net "last_stage_chann", 0 0, o0x100fd2068;  alias, 0 drivers
v0x7f8505de3430_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de34c0_0 .net "x1", 31 0, L_0x7f850781ed60;  alias, 1 drivers
v0x7f8505de3550_0 .net "x2", 31 0, L_0x7f850781ee40;  alias, 1 drivers
v0x7f8505de35e0_0 .net "x_valid", 0 0, L_0x7f850781e940;  alias, 1 drivers
v0x7f8505de3680_0 .var "y1", 31 0;
v0x7f8505de3730_0 .var "y2", 31 0;
v0x7f8505de3840_0 .var "y_valid", 0 0;
S_0x7f8505de6400 .scope generate, "genblk1[1]" "genblk1[1]" 3 33, 3 33 0, S_0x7f8505dcd290;
 .timescale -9 -9;
P_0x7f8505de6560 .param/l "STAGE_INDEX" 1 3 35, +C4<00000000000000000000000000000001>;
P_0x7f8505de65a0 .param/l "p" 0 3 33, +C4<01>;
L_0x7f850781f4a0 .functor BUFZ 1, L_0x7f8505c07fe0, C4<0>, C4<0>, C4<0>;
RS_0x100fd63b8 .resolv tri, L_0x7f8507821650, L_0x7f85078237c0;
L_0x7f850781f590 .functor BUFZ 1, RS_0x100fd63b8, C4<0>, C4<0>, C4<0>;
L_0x7f850781f680 .functor BUFZ 256, L_0x7f8505c1a240, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781f730 .functor BUFZ 256, L_0x7f85078219c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dfb9f0_0 .net "in", 0 255, L_0x7f850781f680;  1 drivers
o0x100fd4b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8505dfbaa0_0 .net "last_stage", 0 0, o0x100fd4b58;  0 drivers
v0x7f8505dfbb30_0 .net "out", 0 255, L_0x7f85078219c0;  1 drivers
v0x7f8505dfbbc0_0 .net8 "vls", 0 0, RS_0x100fd63b8;  2 drivers
v0x7f8505dfbc50_0 .net "x_valid_stage", 0 0, L_0x7f850781f4a0;  1 drivers
S_0x7f8505de66e0 .scope module, "sort_stage_inst" "sort_stage" 3 64, 4 3 0, S_0x7f8505de6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 256 "d_in"
    .port_info 5 /OUTPUT 256 "d_out"
    .port_info 6 /OUTPUT 1 "y_valid"
P_0x7f8505de6840 .param/l "ASCENDING" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x7f8505de6880 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x7f8505de68c0 .param/l "LOG_INPUT" 0 4 6, +C4<00000000000000000000000000000011>;
P_0x7f8505de6900 .param/l "STAGE_INDEX" 0 4 8, +C4<00000000000000000000000000000001>;
v0x7f8505dfb490_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505dfb520_0 .net "d_in", 0 255, L_0x7f850781f680;  alias, 1 drivers
v0x7f8505dfb5c0_0 .net "d_out", 0 255, L_0x7f85078219c0;  alias, 1 drivers
v0x7f8505dfb680_0 .net "last_stage", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505dfb710_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dfb7e0_0 .net "x_valid", 0 0, L_0x7f850781f4a0;  alias, 1 drivers
v0x7f8505dfb8b0_0 .net8 "y_valid", 0 0, RS_0x100fd63b8;  alias, 2 drivers
L_0x7f850781f7e0 .part L_0x7f850781f680, 128, 128;
L_0x7f8507821860 .part L_0x7f850781f680, 0, 128;
L_0x7f85078219c0 .concat8 [ 128 128 0 0], L_0x7f8507821a60, L_0x7f850781f8c0;
S_0x7f8505de6bf0 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_0x7f8505de66e0;
 .timescale -9 -9;
P_0x7f8505de6980 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000010>;
P_0x7f8505de69c0 .param/l "n" 0 4 23, +C4<00>;
L_0x7f850781f8c0 .functor BUFZ 128, L_0x7f85078217b0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505df0f70_0 .net *"_s2", 127 0, L_0x7f850781f8c0;  1 drivers
v0x7f8505df1030_0 .net "inp", 0 127, L_0x7f850781f7e0;  1 drivers
L_0x101003128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8505df10d0_0 .net "order", 0 0, L_0x101003128;  1 drivers
v0x7f8505df1160_0 .net "outp", 0 127, L_0x7f85078217b0;  1 drivers
S_0x7f8505de6ef0 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8505de6bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "c_in"
    .port_info 6 /OUTPUT 128 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505de7050 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f8505de7090 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000010>;
L_0x7f85078215a0 .functor BUFZ 1, L_0x7f850781f4a0, C4<0>, C4<0>, C4<0>;
L_0x7f8507821650 .functor BUFZ 1, L_0x7f8507820610, C4<0>, C4<0>, C4<0>;
L_0x7f8507821700 .functor BUFZ 128, L_0x7f850781f7e0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f85078217b0 .functor BUFZ 128, L_0x7f8507820770, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505df07a0_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505df0830_0 .net "c_in", 0 127, L_0x7f850781f7e0;  alias, 1 drivers
v0x7f8505df08d0_0 .net "c_out", 0 127, L_0x7f85078217b0;  alias, 1 drivers
v0x7f8505df0990_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df0a20 .array "int_wires", 2 0;
v0x7f8505df0a20_0 .net v0x7f8505df0a20 0, 0 127, L_0x7f8507821700; 1 drivers
v0x7f8505df0a20_1 .net v0x7f8505df0a20 1, 0 127, L_0x7f850781fb40; 1 drivers
v0x7f8505df0a20_2 .net v0x7f8505df0a20 2, 0 127, L_0x7f8507820770; 1 drivers
v0x7f8505df0b30_0 .net "last_stage", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df0bc0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df0c50 .array "validity", 2 0;
v0x7f8505df0c50_0 .net v0x7f8505df0c50 0, 0 0, L_0x7f85078215a0; 1 drivers
v0x7f8505df0c50_1 .net v0x7f8505df0c50 1, 0 0, L_0x7f850781fa20; 1 drivers
v0x7f8505df0c50_2 .net v0x7f8505df0c50 2, 0 0, L_0x7f8507820610; 1 drivers
v0x7f8505df0d30_0 .net "x_valid", 0 0, L_0x7f850781f4a0;  alias, 1 drivers
v0x7f8505df0e50_0 .net8 "y_valid", 0 0, RS_0x100fd63b8;  alias, 2 drivers
S_0x7f8505de72f0 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8505de6ef0;
 .timescale -9 -9;
P_0x7f8505de7110 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8505de7150 .param/l "j" 0 5 33, +C4<00>;
L_0x7f850781f9b0 .functor BUFZ 1, L_0x7f85078215a0, C4<0>, C4<0>, C4<0>;
RS_0x100fd4c78 .resolv tri, v0x7f8505de8d80_0, v0x7f8505de9f50_0;
L_0x7f850781fa20 .functor BUFZ 1, RS_0x100fd4c78, C4<0>, C4<0>, C4<0>;
L_0x7f850781fa90 .functor BUFZ 128, L_0x7f8507821700, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781fb40 .functor BUFZ 128, L_0x7f850781fca0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505deb200_0 .net "in", 0 127, L_0x7f850781fa90;  1 drivers
v0x7f8505deb2b0_0 .net "out", 0 127, L_0x7f850781fca0;  1 drivers
v0x7f8505deb340_0 .net "x_valid_ch", 0 0, L_0x7f850781f9b0;  1 drivers
v0x7f8505deb450_0 .net8 "y_valid_ch", 0 0, RS_0x100fd4c78;  2 drivers
S_0x7f8505de75f0 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505de72f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "b_in"
    .port_info 6 /OUTPUT 128 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505de7750 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f8505de7790 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505de77d0 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000010>;
v0x7f8505deac50_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505deace0_0 .net "b_in", 0 127, L_0x7f850781fa90;  alias, 1 drivers
v0x7f8505dead70_0 .net "b_out", 0 127, L_0x7f850781fca0;  alias, 1 drivers
v0x7f8505deae30_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505deaec0_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505deaf90_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505deb020_0 .net "x_valid", 0 0, L_0x7f850781f9b0;  alias, 1 drivers
v0x7f8505deb0b0_0 .net8 "y_valid", 0 0, RS_0x100fd4c78;  alias, 2 drivers
S_0x7f8505de7a90 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505de75f0;
 .timescale -9 -9;
P_0x7f8505de7850 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000010>;
P_0x7f8505de7890 .param/l "k" 0 6 20, +C4<00>;
L_0x7f850781fbf0 .functor BUFZ 128, L_0x7f850781fa90, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f850781fca0 .functor BUFZ 128, L_0x7f8507820320, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505deab10_0 .net "inp", 0 127, L_0x7f850781fbf0;  1 drivers
v0x7f8505deabc0_0 .net "outp", 0 127, L_0x7f8507820320;  1 drivers
S_0x7f8505de7d90 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505de7a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "a_in"
    .port_info 6 /OUTPUT 128 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505de7ef0 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000010>;
P_0x7f8505de7f30 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505dea4c0_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505dea590_0 .net "a_in", 0 127, L_0x7f850781fbf0;  alias, 1 drivers
v0x7f8505dea630_0 .net "a_out", 0 127, L_0x7f8507820320;  alias, 1 drivers
v0x7f8505dea6e0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505dea770_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505dea880_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dea910_0 .net "x_valid", 0 0, L_0x7f850781f9b0;  alias, 1 drivers
v0x7f8505dea9e0_0 .net8 "y_valid", 0 0, RS_0x100fd4c78;  alias, 2 drivers
L_0x7f850781fd50 .part L_0x7f850781fbf0, 96, 32;
L_0x7f850781fe30 .part L_0x7f850781fbf0, 32, 32;
L_0x7f85078200b0 .part L_0x7f850781fbf0, 64, 32;
L_0x7f8507820190 .part L_0x7f850781fbf0, 0, 32;
L_0x7f8507820320 .concat8 [ 32 32 32 32], L_0x7f85078204b0, L_0x7f8507820000, L_0x7f8507820270, L_0x7f850781ff90;
S_0x7f8505de8190 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505de7d90;
 .timescale -9 -9;
P_0x7f8505de8350 .param/l "i" 0 7 19, +C4<00>;
L_0x7f850781ff90 .functor BUFZ 32, v0x7f8505de8bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507820000 .functor BUFZ 32, v0x7f8505de8c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505de8f10_0 .net *"_s3", 31 0, L_0x7f850781ff90;  1 drivers
v0x7f8505de8fa0_0 .net *"_s5", 31 0, L_0x7f8507820000;  1 drivers
v0x7f8505de9030_0 .net "x1", 31 0, L_0x7f850781fd50;  1 drivers
v0x7f8505de90c0_0 .net "x2", 31 0, L_0x7f850781fe30;  1 drivers
v0x7f8505de9170_0 .net "y1", 31 0, v0x7f8505de8bc0_0;  1 drivers
v0x7f8505de9240_0 .net "y2", 31 0, v0x7f8505de8c70_0;  1 drivers
S_0x7f8505de83f0 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505de8190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505de8550 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505de8790_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505de8830_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de88d0_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505de8960_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de89f0_0 .net "x1", 31 0, L_0x7f850781fd50;  alias, 1 drivers
v0x7f8505de8a80_0 .net "x2", 31 0, L_0x7f850781fe30;  alias, 1 drivers
v0x7f8505de8b20_0 .net "x_valid", 0 0, L_0x7f850781f9b0;  alias, 1 drivers
v0x7f8505de8bc0_0 .var "y1", 31 0;
v0x7f8505de8c70_0 .var "y2", 31 0;
v0x7f8505de8d80_0 .var "y_valid", 0 0;
S_0x7f8505de92f0 .scope generate, "genblk1[1]" "genblk1[1]" 7 19, 7 19 0, S_0x7f8505de7d90;
 .timescale -9 -9;
P_0x7f8505de94b0 .param/l "i" 0 7 19, +C4<01>;
L_0x7f8507820270 .functor BUFZ 32, v0x7f8505de9d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f85078204b0 .functor BUFZ 32, v0x7f8505de9e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505dea0a0_0 .net *"_s3", 31 0, L_0x7f8507820270;  1 drivers
v0x7f8505dea160_0 .net *"_s5", 31 0, L_0x7f85078204b0;  1 drivers
v0x7f8505dea200_0 .net "x1", 31 0, L_0x7f85078200b0;  1 drivers
v0x7f8505dea290_0 .net "x2", 31 0, L_0x7f8507820190;  1 drivers
v0x7f8505dea340_0 .net "y1", 31 0, v0x7f8505de9d80_0;  1 drivers
v0x7f8505dea410_0 .net "y2", 31 0, v0x7f8505de9e20_0;  1 drivers
S_0x7f8505de9540 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505de92f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505de96f0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505de9950_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505de9a10_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de9aa0_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505de9b30_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de9bc0_0 .net "x1", 31 0, L_0x7f85078200b0;  alias, 1 drivers
v0x7f8505de9c50_0 .net "x2", 31 0, L_0x7f8507820190;  alias, 1 drivers
v0x7f8505de9cf0_0 .net "x_valid", 0 0, L_0x7f850781f9b0;  alias, 1 drivers
v0x7f8505de9d80_0 .var "y1", 31 0;
v0x7f8505de9e20_0 .var "y2", 31 0;
v0x7f8505de9f50_0 .var "y_valid", 0 0;
S_0x7f8505deb560 .scope generate, "genblk1[1]" "genblk1[1]" 5 33, 5 33 0, S_0x7f8505de6ef0;
 .timescale -9 -9;
P_0x7f8505deb710 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000001>;
P_0x7f8505deb750 .param/l "j" 0 5 33, +C4<01>;
L_0x7f85078205a0 .functor BUFZ 1, L_0x7f850781fa20, C4<0>, C4<0>, C4<0>;
RS_0x100fd5698 .resolv tri, v0x7f8505ded030_0, v0x7f8505def0c0_0;
L_0x7f8507820610 .functor BUFZ 1, RS_0x100fd5698, C4<0>, C4<0>, C4<0>;
L_0x7f8507820680 .functor BUFZ 128, L_0x7f850781fb40, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507820770 .functor BUFZ 128, L_0x7f8507820f90, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505df0520_0 .net "in", 0 127, L_0x7f8507820680;  1 drivers
v0x7f8505df05f0_0 .net "out", 0 127, L_0x7f8507820f90;  1 drivers
v0x7f8505df0680_0 .net "x_valid_ch", 0 0, L_0x7f85078205a0;  1 drivers
v0x7f8505df0710_0 .net8 "y_valid_ch", 0 0, RS_0x100fd5698;  2 drivers
S_0x7f8505deb850 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505deb560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "b_in"
    .port_info 6 /OUTPUT 128 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505deb9b0 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x7f8505deb9f0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505deba30 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000010>;
v0x7f8505defe00_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505deff90_0 .net "b_in", 0 127, L_0x7f8507820680;  alias, 1 drivers
v0x7f8505df0020_0 .net "b_out", 0 127, L_0x7f8507820f90;  alias, 1 drivers
v0x7f8505df00b0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df0140_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df02d0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df0360_0 .net "x_valid", 0 0, L_0x7f85078205a0;  alias, 1 drivers
v0x7f8505df03f0_0 .net8 "y_valid", 0 0, RS_0x100fd5698;  alias, 2 drivers
L_0x7f8507820820 .part L_0x7f8507820680, 64, 64;
L_0x7f8507820e30 .part L_0x7f8507820680, 0, 64;
L_0x7f8507820f90 .concat8 [ 64 64 0 0], L_0x7f8507821030, L_0x7f8507820900;
S_0x7f8505debcf0 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505deb850;
 .timescale -9 -9;
P_0x7f8505debab0 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505debaf0 .param/l "k" 0 6 20, +C4<00>;
L_0x7f8507820900 .functor BUFZ 64, L_0x7f8507820c60, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dedb70_0 .net *"_s2", 63 0, L_0x7f8507820900;  1 drivers
v0x7f8505dedc30_0 .net "inp", 0 63, L_0x7f8507820820;  1 drivers
v0x7f8505dedcd0_0 .net "outp", 0 63, L_0x7f8507820c60;  1 drivers
S_0x7f8505debfe0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505debcf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dec140 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505dec180 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505ded5a0_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505ded630_0 .net "a_in", 0 63, L_0x7f8507820820;  alias, 1 drivers
v0x7f8505ded6e0_0 .net "a_out", 0 63, L_0x7f8507820c60;  alias, 1 drivers
v0x7f8505ded7a0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505ded830_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505ded900_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505ded990_0 .net "x_valid", 0 0, L_0x7f85078205a0;  alias, 1 drivers
v0x7f8505deda20_0 .net8 "y_valid", 0 0, RS_0x100fd5698;  alias, 2 drivers
L_0x7f85078209b0 .part L_0x7f8507820820, 32, 32;
L_0x7f8507820a90 .part L_0x7f8507820820, 0, 32;
L_0x7f8507820c60 .concat8 [ 32 32 0 0], L_0x7f8507820d40, L_0x7f8507820bf0;
S_0x7f8505dec3e0 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505debfe0;
 .timescale -9 -9;
P_0x7f8505dec5a0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507820bf0 .functor BUFZ 32, v0x7f8505dece70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507820d40 .functor BUFZ 32, v0x7f8505decf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505ded1c0_0 .net *"_s3", 31 0, L_0x7f8507820bf0;  1 drivers
v0x7f8505ded250_0 .net *"_s5", 31 0, L_0x7f8507820d40;  1 drivers
v0x7f8505ded2e0_0 .net "x1", 31 0, L_0x7f85078209b0;  1 drivers
v0x7f8505ded370_0 .net "x2", 31 0, L_0x7f8507820a90;  1 drivers
v0x7f8505ded420_0 .net "y1", 31 0, v0x7f8505dece70_0;  1 drivers
v0x7f8505ded4f0_0 .net "y2", 31 0, v0x7f8505decf20_0;  1 drivers
S_0x7f8505dec640 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505dec3e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505dec7a0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505dec9e0_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505deca70_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505decb10_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505decc20_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505deccb0_0 .net "x1", 31 0, L_0x7f85078209b0;  alias, 1 drivers
v0x7f8505decd40_0 .net "x2", 31 0, L_0x7f8507820a90;  alias, 1 drivers
v0x7f8505decdd0_0 .net "x_valid", 0 0, L_0x7f85078205a0;  alias, 1 drivers
v0x7f8505dece70_0 .var "y1", 31 0;
v0x7f8505decf20_0 .var "y2", 31 0;
v0x7f8505ded030_0 .var "y_valid", 0 0;
S_0x7f8505dedd80 .scope generate, "genblk1[1]" "genblk1[1]" 6 20, 6 20 0, S_0x7f8505deb850;
 .timescale -9 -9;
P_0x7f8505dedf30 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505dedf70 .param/l "k" 0 6 20, +C4<01>;
L_0x7f8507821030 .functor BUFZ 64, L_0x7f85078213d0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505defc10_0 .net *"_s2", 63 0, L_0x7f8507821030;  1 drivers
v0x7f8505defcb0_0 .net "inp", 0 63, L_0x7f8507820e30;  1 drivers
v0x7f8505defd50_0 .net "outp", 0 63, L_0x7f85078213d0;  1 drivers
S_0x7f8505dee0e0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505dedd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505dee240 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505dee280 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505def640_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505def6d0_0 .net "a_in", 0 63, L_0x7f8507820e30;  alias, 1 drivers
v0x7f8505def780_0 .net "a_out", 0 63, L_0x7f85078213d0;  alias, 1 drivers
v0x7f8505def840_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505def8d0_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505def9a0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505defa30_0 .net "x_valid", 0 0, L_0x7f85078205a0;  alias, 1 drivers
v0x7f8505defac0_0 .net8 "y_valid", 0 0, RS_0x100fd5698;  alias, 2 drivers
L_0x7f8507821120 .part L_0x7f8507820e30, 32, 32;
L_0x7f8507821200 .part L_0x7f8507820e30, 0, 32;
L_0x7f85078213d0 .concat8 [ 32 32 0 0], L_0x7f85078214b0, L_0x7f8507821360;
S_0x7f8505dee4e0 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505dee0e0;
 .timescale -9 -9;
P_0x7f8505dee6a0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507821360 .functor BUFZ 32, v0x7f8505deef20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f85078214b0 .functor BUFZ 32, v0x7f8505deefb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505def240_0 .net *"_s3", 31 0, L_0x7f8507821360;  1 drivers
v0x7f8505def2e0_0 .net *"_s5", 31 0, L_0x7f85078214b0;  1 drivers
v0x7f8505def380_0 .net "x1", 31 0, L_0x7f8507821120;  1 drivers
v0x7f8505def410_0 .net "x2", 31 0, L_0x7f8507821200;  1 drivers
v0x7f8505def4c0_0 .net "y1", 31 0, v0x7f8505deef20_0;  1 drivers
v0x7f8505def590_0 .net "y2", 31 0, v0x7f8505deefb0_0;  1 drivers
S_0x7f8505dee740 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505dee4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505dee8a0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505deeae0_0 .net "ASCENDING", 0 0, L_0x101003128;  alias, 1 drivers
v0x7f8505deeb70_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505deec10_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505deeca0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505deed30_0 .net "x1", 31 0, L_0x7f8507821120;  alias, 1 drivers
v0x7f8505deedc0_0 .net "x2", 31 0, L_0x7f8507821200;  alias, 1 drivers
v0x7f8505deee50_0 .net "x_valid", 0 0, L_0x7f85078205a0;  alias, 1 drivers
v0x7f8505deef20_0 .var "y1", 31 0;
v0x7f8505deefb0_0 .var "y2", 31 0;
v0x7f8505def0c0_0 .var "y_valid", 0 0;
S_0x7f8505df1210 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_0x7f8505de66e0;
 .timescale -9 -9;
P_0x7f8505df13c0 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000010>;
P_0x7f8505df1400 .param/l "n" 0 4 23, +C4<01>;
L_0x7f8507821a60 .functor BUFZ 128, L_0x7f8507823920, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dfb1f0_0 .net *"_s2", 127 0, L_0x7f8507821a60;  1 drivers
v0x7f8505dfb2b0_0 .net "inp", 0 127, L_0x7f8507821860;  1 drivers
L_0x101003170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8505dfb350_0 .net "order", 0 0, L_0x101003170;  1 drivers
v0x7f8505dfb3e0_0 .net "outp", 0 127, L_0x7f8507823920;  1 drivers
S_0x7f8505df1570 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8505df1210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "c_in"
    .port_info 6 /OUTPUT 128 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505df16d0 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f8505df1710 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000010>;
L_0x7f8507823710 .functor BUFZ 1, L_0x7f850781f4a0, C4<0>, C4<0>, C4<0>;
L_0x7f85078237c0 .functor BUFZ 1, L_0x7f8507822780, C4<0>, C4<0>, C4<0>;
L_0x7f8507823870 .functor BUFZ 128, L_0x7f8507821860, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507823920 .functor BUFZ 128, L_0x7f85078228e0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dfaa20_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505dfaab0_0 .net "c_in", 0 127, L_0x7f8507821860;  alias, 1 drivers
v0x7f8505dfab50_0 .net "c_out", 0 127, L_0x7f8507823920;  alias, 1 drivers
v0x7f8505dfac10_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505dfaca0 .array "int_wires", 2 0;
v0x7f8505dfaca0_0 .net v0x7f8505dfaca0 0, 0 127, L_0x7f8507823870; 1 drivers
v0x7f8505dfaca0_1 .net v0x7f8505dfaca0 1, 0 127, L_0x7f8507821ce0; 1 drivers
v0x7f8505dfaca0_2 .net v0x7f8505dfaca0 2, 0 127, L_0x7f85078228e0; 1 drivers
v0x7f8505dfadb0_0 .net "last_stage", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505dfae40_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dfaed0 .array "validity", 2 0;
v0x7f8505dfaed0_0 .net v0x7f8505dfaed0 0, 0 0, L_0x7f8507823710; 1 drivers
v0x7f8505dfaed0_1 .net v0x7f8505dfaed0 1, 0 0, L_0x7f8507821bc0; 1 drivers
v0x7f8505dfaed0_2 .net v0x7f8505dfaed0 2, 0 0, L_0x7f8507822780; 1 drivers
v0x7f8505dfafb0_0 .net "x_valid", 0 0, L_0x7f850781f4a0;  alias, 1 drivers
v0x7f8505dfb0e0_0 .net8 "y_valid", 0 0, RS_0x100fd63b8;  alias, 2 drivers
S_0x7f8505df1970 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8505df1570;
 .timescale -9 -9;
P_0x7f8505df1790 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8505df17d0 .param/l "j" 0 5 33, +C4<00>;
L_0x7f8507821b50 .functor BUFZ 1, L_0x7f8507823710, C4<0>, C4<0>, C4<0>;
RS_0x100fd66b8 .resolv tri, v0x7f8505df33f0_0, v0x7f8505df45b0_0;
L_0x7f8507821bc0 .functor BUFZ 1, RS_0x100fd66b8, C4<0>, C4<0>, C4<0>;
L_0x7f8507821c30 .functor BUFZ 128, L_0x7f8507823870, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507821ce0 .functor BUFZ 128, L_0x7f8507821e40, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505df5840_0 .net "in", 0 127, L_0x7f8507821c30;  1 drivers
v0x7f8505df58f0_0 .net "out", 0 127, L_0x7f8507821e40;  1 drivers
v0x7f8505df5980_0 .net "x_valid_ch", 0 0, L_0x7f8507821b50;  1 drivers
v0x7f8505df5a90_0 .net8 "y_valid_ch", 0 0, RS_0x100fd66b8;  2 drivers
S_0x7f8505df1c70 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505df1970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "b_in"
    .port_info 6 /OUTPUT 128 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505df1dd0 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f8505df1e10 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505df1e50 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000010>;
v0x7f8505df5290_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df5320_0 .net "b_in", 0 127, L_0x7f8507821c30;  alias, 1 drivers
v0x7f8505df53b0_0 .net "b_out", 0 127, L_0x7f8507821e40;  alias, 1 drivers
v0x7f8505df5470_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df5500_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df55d0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df5660_0 .net "x_valid", 0 0, L_0x7f8507821b50;  alias, 1 drivers
v0x7f8505df56f0_0 .net8 "y_valid", 0 0, RS_0x100fd66b8;  alias, 2 drivers
S_0x7f8505df2110 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505df1c70;
 .timescale -9 -9;
P_0x7f8505df1ed0 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000010>;
P_0x7f8505df1f10 .param/l "k" 0 6 20, +C4<00>;
L_0x7f8507821d90 .functor BUFZ 128, L_0x7f8507821c30, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507821e40 .functor BUFZ 128, L_0x7f85078224c0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505df5150_0 .net "inp", 0 127, L_0x7f8507821d90;  1 drivers
v0x7f8505df5200_0 .net "outp", 0 127, L_0x7f85078224c0;  1 drivers
S_0x7f8505df2410 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505df2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "a_in"
    .port_info 6 /OUTPUT 128 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505df2570 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000010>;
P_0x7f8505df25b0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505df4b20_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df4bf0_0 .net "a_in", 0 127, L_0x7f8507821d90;  alias, 1 drivers
v0x7f8505df4c90_0 .net "a_out", 0 127, L_0x7f85078224c0;  alias, 1 drivers
v0x7f8505df4d40_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df4dd0_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df4ea0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df4f30_0 .net "x_valid", 0 0, L_0x7f8507821b50;  alias, 1 drivers
v0x7f8505df5000_0 .net8 "y_valid", 0 0, RS_0x100fd66b8;  alias, 2 drivers
L_0x7f8507821ef0 .part L_0x7f8507821d90, 96, 32;
L_0x7f8507821fd0 .part L_0x7f8507821d90, 32, 32;
L_0x7f8507822250 .part L_0x7f8507821d90, 64, 32;
L_0x7f8507822330 .part L_0x7f8507821d90, 0, 32;
L_0x7f85078224c0 .concat8 [ 32 32 32 32], L_0x7f8507822620, L_0x7f85078221a0, L_0x7f8507822410, L_0x7f8507822130;
S_0x7f8505df2810 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505df2410;
 .timescale -9 -9;
P_0x7f8505df29d0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507822130 .functor BUFZ 32, v0x7f8505df3230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f85078221a0 .functor BUFZ 32, v0x7f8505df32e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505df3580_0 .net *"_s3", 31 0, L_0x7f8507822130;  1 drivers
v0x7f8505df3610_0 .net *"_s5", 31 0, L_0x7f85078221a0;  1 drivers
v0x7f8505df36a0_0 .net "x1", 31 0, L_0x7f8507821ef0;  1 drivers
v0x7f8505df3730_0 .net "x2", 31 0, L_0x7f8507821fd0;  1 drivers
v0x7f8505df37e0_0 .net "y1", 31 0, v0x7f8505df3230_0;  1 drivers
v0x7f8505df38b0_0 .net "y2", 31 0, v0x7f8505df32e0_0;  1 drivers
S_0x7f8505df2a70 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505df2810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505df2bd0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505df2e10_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df2eb0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df2f50_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df2fe0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df3070_0 .net "x1", 31 0, L_0x7f8507821ef0;  alias, 1 drivers
v0x7f8505df3100_0 .net "x2", 31 0, L_0x7f8507821fd0;  alias, 1 drivers
v0x7f8505df3190_0 .net "x_valid", 0 0, L_0x7f8507821b50;  alias, 1 drivers
v0x7f8505df3230_0 .var "y1", 31 0;
v0x7f8505df32e0_0 .var "y2", 31 0;
v0x7f8505df33f0_0 .var "y_valid", 0 0;
S_0x7f8505df3960 .scope generate, "genblk1[1]" "genblk1[1]" 7 19, 7 19 0, S_0x7f8505df2410;
 .timescale -9 -9;
P_0x7f8505df3b20 .param/l "i" 0 7 19, +C4<01>;
L_0x7f8507822410 .functor BUFZ 32, v0x7f8505df43e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507822620 .functor BUFZ 32, v0x7f8505df4480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505df4700_0 .net *"_s3", 31 0, L_0x7f8507822410;  1 drivers
v0x7f8505df47c0_0 .net *"_s5", 31 0, L_0x7f8507822620;  1 drivers
v0x7f8505df4860_0 .net "x1", 31 0, L_0x7f8507822250;  1 drivers
v0x7f8505df48f0_0 .net "x2", 31 0, L_0x7f8507822330;  1 drivers
v0x7f8505df49a0_0 .net "y1", 31 0, v0x7f8505df43e0_0;  1 drivers
v0x7f8505df4a70_0 .net "y2", 31 0, v0x7f8505df4480_0;  1 drivers
S_0x7f8505df3bb0 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505df3960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505df3d60 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505df3fc0_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df4080_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df4110_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df41a0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df4230_0 .net "x1", 31 0, L_0x7f8507822250;  alias, 1 drivers
v0x7f8505df42c0_0 .net "x2", 31 0, L_0x7f8507822330;  alias, 1 drivers
v0x7f8505df4350_0 .net "x_valid", 0 0, L_0x7f8507821b50;  alias, 1 drivers
v0x7f8505df43e0_0 .var "y1", 31 0;
v0x7f8505df4480_0 .var "y2", 31 0;
v0x7f8505df45b0_0 .var "y_valid", 0 0;
S_0x7f8505df5ba0 .scope generate, "genblk1[1]" "genblk1[1]" 5 33, 5 33 0, S_0x7f8505df1570;
 .timescale -9 -9;
P_0x7f8505df5d50 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000001>;
P_0x7f8505df5d90 .param/l "j" 0 5 33, +C4<01>;
L_0x7f8507822710 .functor BUFZ 1, L_0x7f8507821bc0, C4<0>, C4<0>, C4<0>;
RS_0x100fd70d8 .resolv tri, v0x7f8505df7630_0, v0x7f8505df93f0_0;
L_0x7f8507822780 .functor BUFZ 1, RS_0x100fd70d8, C4<0>, C4<0>, C4<0>;
L_0x7f85078227f0 .functor BUFZ 128, L_0x7f8507821ce0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f85078228e0 .functor BUFZ 128, L_0x7f8507823100, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505dfa7a0_0 .net "in", 0 127, L_0x7f85078227f0;  1 drivers
v0x7f8505dfa870_0 .net "out", 0 127, L_0x7f8507823100;  1 drivers
v0x7f8505dfa900_0 .net "x_valid_ch", 0 0, L_0x7f8507822710;  1 drivers
v0x7f8505dfa990_0 .net8 "y_valid_ch", 0 0, RS_0x100fd70d8;  2 drivers
S_0x7f8505df5e90 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8505df5ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "b_in"
    .port_info 6 /OUTPUT 128 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505df5ff0 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x7f8505df6030 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8505df6070 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000010>;
v0x7f8505dfa100_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505dfa290_0 .net "b_in", 0 127, L_0x7f85078227f0;  alias, 1 drivers
v0x7f8505dfa320_0 .net "b_out", 0 127, L_0x7f8507823100;  alias, 1 drivers
v0x7f8505dfa3b0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505dfa440_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505dfa4d0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505dfa560_0 .net "x_valid", 0 0, L_0x7f8507822710;  alias, 1 drivers
v0x7f8505dfa670_0 .net8 "y_valid", 0 0, RS_0x100fd70d8;  alias, 2 drivers
L_0x7f8507822990 .part L_0x7f85078227f0, 64, 64;
L_0x7f8507822fa0 .part L_0x7f85078227f0, 0, 64;
L_0x7f8507823100 .concat8 [ 64 64 0 0], L_0x7f85078231a0, L_0x7f8507822a70;
S_0x7f8505df6330 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8505df5e90;
 .timescale -9 -9;
P_0x7f8505df60f0 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505df6130 .param/l "k" 0 6 20, +C4<00>;
L_0x7f8507822a70 .functor BUFZ 64, L_0x7f8507822dd0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505de5ee0_0 .net *"_s2", 63 0, L_0x7f8507822a70;  1 drivers
v0x7f8505df7e30_0 .net "inp", 0 63, L_0x7f8507822990;  1 drivers
v0x7f8505df7ed0_0 .net "outp", 0 63, L_0x7f8507822dd0;  1 drivers
S_0x7f8505df6620 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505df6330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505df6780 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505df67c0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505df7ba0_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df7c30_0 .net "a_in", 0 63, L_0x7f8507822990;  alias, 1 drivers
v0x7f8505df7ce0_0 .net "a_out", 0 63, L_0x7f8507822dd0;  alias, 1 drivers
v0x7f8505df7da0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505de5880_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505de5950_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505de59e0_0 .net "x_valid", 0 0, L_0x7f8507822710;  alias, 1 drivers
v0x7f8505de5da0_0 .net8 "y_valid", 0 0, RS_0x100fd70d8;  alias, 2 drivers
L_0x7f8507822b20 .part L_0x7f8507822990, 32, 32;
L_0x7f8507822c00 .part L_0x7f8507822990, 0, 32;
L_0x7f8507822dd0 .concat8 [ 32 32 0 0], L_0x7f8507822eb0, L_0x7f8507822d60;
S_0x7f8505df6a20 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505df6620;
 .timescale -9 -9;
P_0x7f8505df6be0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507822d60 .functor BUFZ 32, v0x7f8505df7470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507822eb0 .functor BUFZ 32, v0x7f8505df7520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505df77c0_0 .net *"_s3", 31 0, L_0x7f8507822d60;  1 drivers
v0x7f8505df7850_0 .net *"_s5", 31 0, L_0x7f8507822eb0;  1 drivers
v0x7f8505df78e0_0 .net "x1", 31 0, L_0x7f8507822b20;  1 drivers
v0x7f8505df7970_0 .net "x2", 31 0, L_0x7f8507822c00;  1 drivers
v0x7f8505df7a20_0 .net "y1", 31 0, v0x7f8505df7470_0;  1 drivers
v0x7f8505df7af0_0 .net "y2", 31 0, v0x7f8505df7520_0;  1 drivers
S_0x7f8505df6c80 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505df6a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505df6de0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505df7020_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df70b0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df7150_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df71e0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df7270_0 .net "x1", 31 0, L_0x7f8507822b20;  alias, 1 drivers
v0x7f8505df7340_0 .net "x2", 31 0, L_0x7f8507822c00;  alias, 1 drivers
v0x7f8505df73d0_0 .net "x_valid", 0 0, L_0x7f8507822710;  alias, 1 drivers
v0x7f8505df7470_0 .var "y1", 31 0;
v0x7f8505df7520_0 .var "y2", 31 0;
v0x7f8505df7630_0 .var "y_valid", 0 0;
S_0x7f8505df7f80 .scope generate, "genblk1[1]" "genblk1[1]" 6 20, 6 20 0, S_0x7f8505df5e90;
 .timescale -9 -9;
P_0x7f8505df8130 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8505df8170 .param/l "k" 0 6 20, +C4<01>;
L_0x7f85078231a0 .functor BUFZ 64, L_0x7f8507823540, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8505df9f10_0 .net *"_s2", 63 0, L_0x7f85078231a0;  1 drivers
v0x7f8505df9fb0_0 .net "inp", 0 63, L_0x7f8507822fa0;  1 drivers
v0x7f8505dfa050_0 .net "outp", 0 63, L_0x7f8507823540;  1 drivers
S_0x7f8505df82e0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8505df7f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8505df8440 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8505df8480 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8505df9940_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df99d0_0 .net "a_in", 0 63, L_0x7f8507822fa0;  alias, 1 drivers
v0x7f8505df9a80_0 .net "a_out", 0 63, L_0x7f8507823540;  alias, 1 drivers
v0x7f8505df9b40_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df9bd0_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df9ca0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df9d30_0 .net "x_valid", 0 0, L_0x7f8507822710;  alias, 1 drivers
v0x7f8505df9dc0_0 .net8 "y_valid", 0 0, RS_0x100fd70d8;  alias, 2 drivers
L_0x7f8507823290 .part L_0x7f8507822fa0, 32, 32;
L_0x7f8507823370 .part L_0x7f8507822fa0, 0, 32;
L_0x7f8507823540 .concat8 [ 32 32 0 0], L_0x7f8507823620, L_0x7f85078234d0;
S_0x7f8505df86e0 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8505df82e0;
 .timescale -9 -9;
P_0x7f8505df88a0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f85078234d0 .functor BUFZ 32, v0x7f8505df9250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507823620 .functor BUFZ 32, v0x7f8505df92e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8505df9540_0 .net *"_s3", 31 0, L_0x7f85078234d0;  1 drivers
v0x7f8505df95e0_0 .net *"_s5", 31 0, L_0x7f8507823620;  1 drivers
v0x7f8505df9680_0 .net "x1", 31 0, L_0x7f8507823290;  1 drivers
v0x7f8505df9710_0 .net "x2", 31 0, L_0x7f8507823370;  1 drivers
v0x7f8505df97c0_0 .net "y1", 31 0, v0x7f8505df9250_0;  1 drivers
v0x7f8505df9890_0 .net "y2", 31 0, v0x7f8505df92e0_0;  1 drivers
S_0x7f8505df8940 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8505df86e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8505df8aa0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8505df8ce0_0 .net "ASCENDING", 0 0, L_0x101003170;  alias, 1 drivers
v0x7f8505df8d70_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8505df8e10_0 .net "last_stage_chann", 0 0, o0x100fd4b58;  alias, 0 drivers
v0x7f8505df01d0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8505df90a0_0 .net "x1", 31 0, L_0x7f8507823290;  alias, 1 drivers
v0x7f8505df9130_0 .net "x2", 31 0, L_0x7f8507823370;  alias, 1 drivers
v0x7f8505df91c0_0 .net "x_valid", 0 0, L_0x7f8507822710;  alias, 1 drivers
v0x7f8505df9250_0 .var "y1", 31 0;
v0x7f8505df92e0_0 .var "y2", 31 0;
v0x7f8505df93f0_0 .var "y_valid", 0 0;
S_0x7f8505dfbd20 .scope generate, "genblk1[2]" "genblk1[2]" 3 33, 3 33 0, S_0x7f8505dcd290;
 .timescale -9 -9;
P_0x7f8505dfbed0 .param/l "STAGE_INDEX" 1 3 35, +C4<00000000000000000000000000000010>;
P_0x7f8505dfbf10 .param/l "p" 0 3 33, +C4<010>;
L_0x7f85078239d0 .functor BUFZ 1, L_0x7f850781f590, C4<0>, C4<0>, C4<0>;
L_0x7f8507823a80 .functor BUFZ 1, L_0x7f8507828800, C4<0>, C4<0>, C4<0>;
L_0x7f8507823af0 .functor BUFZ 256, L_0x7f850781f730, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507823be0 .functor BUFZ 256, L_0x7f8507823d40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507818b00_0 .net "in", 0 255, L_0x7f8507823af0;  1 drivers
o0x100fd8158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8507818bd0_0 .net "last_stage", 0 0, o0x100fd8158;  0 drivers
v0x7f8507818c60_0 .net "out", 0 255, L_0x7f8507823d40;  1 drivers
v0x7f8507818cf0_0 .net "vls", 0 0, L_0x7f8507828800;  1 drivers
v0x7f8507818dc0_0 .net "x_valid_stage", 0 0, L_0x7f85078239d0;  1 drivers
S_0x7f8507800000 .scope module, "sort_stage_inst" "sort_stage" 3 64, 4 3 0, S_0x7f8505dfbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 256 "d_in"
    .port_info 5 /OUTPUT 256 "d_out"
    .port_info 6 /OUTPUT 1 "y_valid"
P_0x7f8507800160 .param/l "ASCENDING" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x7f85078001a0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x7f85078001e0 .param/l "LOG_INPUT" 0 4 6, +C4<00000000000000000000000000000011>;
P_0x7f8507800220 .param/l "STAGE_INDEX" 0 4 8, +C4<00000000000000000000000000000010>;
v0x7f85078185e0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507818670_0 .net "d_in", 0 255, L_0x7f8507823af0;  alias, 1 drivers
v0x7f8507818710_0 .net "d_out", 0 255, L_0x7f8507823d40;  alias, 1 drivers
v0x7f85078187d0_0 .net "last_stage", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507818860_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507818930_0 .net "x_valid", 0 0, L_0x7f85078239d0;  alias, 1 drivers
v0x7f85078189c0_0 .net "y_valid", 0 0, L_0x7f8507828800;  alias, 1 drivers
S_0x7f8507800530 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_0x7f8507800000;
 .timescale -9 -9;
P_0x7f85078002a0 .param/l "NUM_BM_CHANN" 1 4 24, +C4<00000000000000000000000000000011>;
P_0x7f85078002e0 .param/l "n" 0 4 23, +C4<00>;
L_0x7f8507823c90 .functor BUFZ 256, L_0x7f8507823af0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507823d40 .functor BUFZ 256, L_0x7f8507828960, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f85078183f0_0 .net "inp", 0 255, L_0x7f8507823c90;  1 drivers
L_0x1010031b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f85078184c0_0 .net "order", 0 0, L_0x1010031b8;  1 drivers
v0x7f8507818550_0 .net "outp", 0 255, L_0x7f8507828960;  1 drivers
S_0x7f8507800820 .scope module, "bm_i" "bm" 4 46, 5 3 0, S_0x7f8507800530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 256 "c_in"
    .port_info 6 /OUTPUT 256 "c_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507800980 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x7f85078009c0 .param/l "NUM_BM_CHANN" 0 5 6, +C4<00000000000000000000000000000011>;
L_0x7f85078286d0 .functor BUFZ 1, L_0x7f85078239d0, C4<0>, C4<0>, C4<0>;
L_0x7f8507828800 .functor BUFZ 1, L_0x7f8507826a40, C4<0>, C4<0>, C4<0>;
L_0x7f85078288f0 .functor BUFZ 256, L_0x7f8507823c90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507828960 .functor BUFZ 256, L_0x7f8507826ba0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507817c40_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507817cd0_0 .net "c_in", 0 255, L_0x7f8507823c90;  alias, 1 drivers
v0x7f8507817d60_0 .net "c_out", 0 255, L_0x7f8507828960;  alias, 1 drivers
v0x7f8507817df0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507817e80 .array "int_wires", 3 0;
v0x7f8507817e80_0 .net v0x7f8507817e80 0, 0 255, L_0x7f85078288f0; 1 drivers
v0x7f8507817e80_1 .net v0x7f8507817e80 1, 0 255, L_0x7f8507823f80; 1 drivers
v0x7f8507817e80_2 .net v0x7f8507817e80 2, 0 255, L_0x7f85078254e0; 1 drivers
v0x7f8507817e80_3 .net v0x7f8507817e80 3, 0 255, L_0x7f8507826ba0; 1 drivers
v0x7f8507817fa0_0 .net "last_stage", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507818030_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f85078180c0 .array "validity", 3 0;
v0x7f85078180c0_0 .net v0x7f85078180c0 0, 0 0, L_0x7f85078286d0; 1 drivers
v0x7f85078180c0_1 .net v0x7f85078180c0 1, 0 0, L_0x7f8507823e60; 1 drivers
v0x7f85078180c0_2 .net v0x7f85078180c0 2, 0 0, L_0x7f850780cfa0; 1 drivers
v0x7f85078180c0_3 .net v0x7f85078180c0 3, 0 0, L_0x7f8507826a40; 1 drivers
v0x7f85078181b0_0 .net "x_valid", 0 0, L_0x7f85078239d0;  alias, 1 drivers
v0x7f85078182d0_0 .net "y_valid", 0 0, L_0x7f8507828800;  alias, 1 drivers
S_0x7f8507800c20 .scope generate, "genblk1[0]" "genblk1[0]" 5 33, 5 33 0, S_0x7f8507800820;
 .timescale -9 -9;
P_0x7f8507800a40 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000000>;
P_0x7f8507800a80 .param/l "j" 0 5 33, +C4<00>;
L_0x7f8507823df0 .functor BUFZ 1, L_0x7f85078286d0, C4<0>, C4<0>, C4<0>;
RS_0x100fd8278 .resolv tri, v0x7f85078026b0_0, v0x7f8507803880_0, v0x7f8507804ac0_0, v0x7f8507805c40_0;
L_0x7f8507823e60 .functor BUFZ 1, RS_0x100fd8278, C4<0>, C4<0>, C4<0>;
L_0x7f8507823ed0 .functor BUFZ 256, L_0x7f85078288f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507823f80 .functor BUFZ 256, L_0x7f85078240e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507806f60_0 .net "in", 0 255, L_0x7f8507823ed0;  1 drivers
v0x7f8507807010_0 .net "out", 0 255, L_0x7f85078240e0;  1 drivers
v0x7f85078070a0_0 .net "x_valid_ch", 0 0, L_0x7f8507823df0;  1 drivers
v0x7f8507807130_0 .net8 "y_valid_ch", 0 0, RS_0x100fd8278;  4 drivers
S_0x7f8507800f20 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f8507800c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 256 "b_in"
    .port_info 6 /OUTPUT 256 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507801080 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000000>;
P_0x7f85078010c0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8507801100 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000011>;
v0x7f85078069b0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507806a40_0 .net "b_in", 0 255, L_0x7f8507823ed0;  alias, 1 drivers
v0x7f8507806ad0_0 .net "b_out", 0 255, L_0x7f85078240e0;  alias, 1 drivers
v0x7f8507806b90_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507806c20_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507806cf0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507806d80_0 .net "x_valid", 0 0, L_0x7f8507823df0;  alias, 1 drivers
v0x7f8507806e10_0 .net8 "y_valid", 0 0, RS_0x100fd8278;  alias, 4 drivers
S_0x7f85078013c0 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8507800f20;
 .timescale -9 -9;
P_0x7f8507801180 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000100>;
P_0x7f85078011c0 .param/l "k" 0 6 20, +C4<00>;
L_0x7f8507824030 .functor BUFZ 256, L_0x7f8507823ed0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f85078240e0 .functor BUFZ 256, L_0x7f8507824e90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507806870_0 .net "inp", 0 255, L_0x7f8507824030;  1 drivers
v0x7f8507806920_0 .net "outp", 0 255, L_0x7f8507824e90;  1 drivers
S_0x7f85078016c0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f85078013c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 256 "a_in"
    .port_info 6 /OUTPUT 256 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507801820 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000100>;
P_0x7f8507801860 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f85078061a0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f85078062b0_0 .net "a_in", 0 255, L_0x7f8507824030;  alias, 1 drivers
v0x7f8507806350_0 .net "a_out", 0 255, L_0x7f8507824e90;  alias, 1 drivers
v0x7f85078063e0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507806470_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f85078065c0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507806650_0 .net "x_valid", 0 0, L_0x7f8507823df0;  alias, 1 drivers
v0x7f8507806760_0 .net8 "y_valid", 0 0, RS_0x100fd8278;  alias, 4 drivers
L_0x7f8507824190 .part L_0x7f8507824030, 224, 32;
L_0x7f8507824270 .part L_0x7f8507824030, 96, 32;
L_0x7f85078244f0 .part L_0x7f8507824030, 192, 32;
L_0x7f85078245d0 .part L_0x7f8507824030, 64, 32;
L_0x7f8507824810 .part L_0x7f8507824030, 160, 32;
L_0x7f8507824920 .part L_0x7f8507824030, 32, 32;
L_0x7f8507824be0 .part L_0x7f8507824030, 128, 32;
L_0x7f8507824d00 .part L_0x7f8507824030, 0, 32;
LS_0x7f8507824e90_0_0 .concat8 [ 32 32 32 32], L_0x7f8507825110, L_0x7f8507824b70, L_0x7f8507824760, L_0x7f8507824440;
LS_0x7f8507824e90_0_4 .concat8 [ 32 32 32 32], L_0x7f8507824de0, L_0x7f8507824b00, L_0x7f85078246b0, L_0x7f85078243d0;
L_0x7f8507824e90 .concat8 [ 128 128 0 0], LS_0x7f8507824e90_0_0, LS_0x7f8507824e90_0_4;
S_0x7f8507801ac0 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f85078016c0;
 .timescale -9 -9;
P_0x7f8507801c80 .param/l "i" 0 7 19, +C4<00>;
L_0x7f85078243d0 .functor BUFZ 32, v0x7f85078024f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507824440 .functor BUFZ 32, v0x7f85078025a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507802840_0 .net *"_s3", 31 0, L_0x7f85078243d0;  1 drivers
v0x7f85078028d0_0 .net *"_s5", 31 0, L_0x7f8507824440;  1 drivers
v0x7f8507802960_0 .net "x1", 31 0, L_0x7f8507824190;  1 drivers
v0x7f85078029f0_0 .net "x2", 31 0, L_0x7f8507824270;  1 drivers
v0x7f8507802aa0_0 .net "y1", 31 0, v0x7f85078024f0_0;  1 drivers
v0x7f8507802b70_0 .net "y2", 31 0, v0x7f85078025a0_0;  1 drivers
S_0x7f8507801d20 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507801ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507801e80 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f85078020c0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507802160_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507802200_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507802290_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507802320_0 .net "x1", 31 0, L_0x7f8507824190;  alias, 1 drivers
v0x7f85078023b0_0 .net "x2", 31 0, L_0x7f8507824270;  alias, 1 drivers
v0x7f8507802450_0 .net "x_valid", 0 0, L_0x7f8507823df0;  alias, 1 drivers
v0x7f85078024f0_0 .var "y1", 31 0;
v0x7f85078025a0_0 .var "y2", 31 0;
v0x7f85078026b0_0 .var "y_valid", 0 0;
S_0x7f8507802c20 .scope generate, "genblk1[1]" "genblk1[1]" 7 19, 7 19 0, S_0x7f85078016c0;
 .timescale -9 -9;
P_0x7f8507802de0 .param/l "i" 0 7 19, +C4<01>;
L_0x7f85078246b0 .functor BUFZ 32, v0x7f85078036b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507824760 .functor BUFZ 32, v0x7f8507803750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f85078039d0_0 .net *"_s3", 31 0, L_0x7f85078246b0;  1 drivers
v0x7f8507803a90_0 .net *"_s5", 31 0, L_0x7f8507824760;  1 drivers
v0x7f8507803b30_0 .net "x1", 31 0, L_0x7f85078244f0;  1 drivers
v0x7f8507803bc0_0 .net "x2", 31 0, L_0x7f85078245d0;  1 drivers
v0x7f8507803c70_0 .net "y1", 31 0, v0x7f85078036b0_0;  1 drivers
v0x7f8507803d40_0 .net "y2", 31 0, v0x7f8507803750_0;  1 drivers
S_0x7f8507802e70 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507802c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507803020 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507803280_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507803340_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f85078033d0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507803460_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f85078034f0_0 .net "x1", 31 0, L_0x7f85078244f0;  alias, 1 drivers
v0x7f8507803580_0 .net "x2", 31 0, L_0x7f85078245d0;  alias, 1 drivers
v0x7f8507803620_0 .net "x_valid", 0 0, L_0x7f8507823df0;  alias, 1 drivers
v0x7f85078036b0_0 .var "y1", 31 0;
v0x7f8507803750_0 .var "y2", 31 0;
v0x7f8507803880_0 .var "y_valid", 0 0;
S_0x7f8507803df0 .scope generate, "genblk1[2]" "genblk1[2]" 7 19, 7 19 0, S_0x7f85078016c0;
 .timescale -9 -9;
P_0x7f8507803fc0 .param/l "i" 0 7 19, +C4<010>;
L_0x7f8507824b00 .functor BUFZ 32, v0x7f8507804920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507824b70 .functor BUFZ 32, v0x7f85078049b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507804c10_0 .net *"_s3", 31 0, L_0x7f8507824b00;  1 drivers
v0x7f8507804cb0_0 .net *"_s5", 31 0, L_0x7f8507824b70;  1 drivers
v0x7f8507804d50_0 .net "x1", 31 0, L_0x7f8507824810;  1 drivers
v0x7f8507804de0_0 .net "x2", 31 0, L_0x7f8507824920;  1 drivers
v0x7f8507804e90_0 .net "y1", 31 0, v0x7f8507804920_0;  1 drivers
v0x7f8507804f60_0 .net "y2", 31 0, v0x7f85078049b0_0;  1 drivers
S_0x7f8507804050 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507803df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507804200 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507804460_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507804540_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f85078045d0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507804660_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f85078046f0_0 .net "x1", 31 0, L_0x7f8507824810;  alias, 1 drivers
v0x7f85078047c0_0 .net "x2", 31 0, L_0x7f8507824920;  alias, 1 drivers
v0x7f8507804850_0 .net "x_valid", 0 0, L_0x7f8507823df0;  alias, 1 drivers
v0x7f8507804920_0 .var "y1", 31 0;
v0x7f85078049b0_0 .var "y2", 31 0;
v0x7f8507804ac0_0 .var "y_valid", 0 0;
S_0x7f8507805010 .scope generate, "genblk1[3]" "genblk1[3]" 7 19, 7 19 0, S_0x7f85078016c0;
 .timescale -9 -9;
P_0x7f85078051c0 .param/l "i" 0 7 19, +C4<011>;
L_0x7f8507824de0 .functor BUFZ 32, v0x7f8507805a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507825110 .functor BUFZ 32, v0x7f8507805b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507805dc0_0 .net *"_s3", 31 0, L_0x7f8507824de0;  1 drivers
v0x7f8507805e50_0 .net *"_s5", 31 0, L_0x7f8507825110;  1 drivers
v0x7f8507805ee0_0 .net "x1", 31 0, L_0x7f8507824be0;  1 drivers
v0x7f8507805f70_0 .net "x2", 31 0, L_0x7f8507824d00;  1 drivers
v0x7f8507806020_0 .net "y1", 31 0, v0x7f8507805a80_0;  1 drivers
v0x7f85078060f0_0 .net "y2", 31 0, v0x7f8507805b30_0;  1 drivers
S_0x7f8507805260 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507805010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507805410 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507805670_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507805710_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f85078057b0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507805840_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f85078058d0_0 .net "x1", 31 0, L_0x7f8507824be0;  alias, 1 drivers
v0x7f8507805960_0 .net "x2", 31 0, L_0x7f8507824d00;  alias, 1 drivers
v0x7f85078059f0_0 .net "x_valid", 0 0, L_0x7f8507823df0;  alias, 1 drivers
v0x7f8507805a80_0 .var "y1", 31 0;
v0x7f8507805b30_0 .var "y2", 31 0;
v0x7f8507805c40_0 .var "y_valid", 0 0;
S_0x7f85078071c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 33, 5 33 0, S_0x7f8507800820;
 .timescale -9 -9;
P_0x7f8507807370 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000001>;
P_0x7f85078073b0 .param/l "j" 0 5 33, +C4<01>;
L_0x7f85078251c0 .functor BUFZ 1, L_0x7f8507823e60, C4<0>, C4<0>, C4<0>;
RS_0x100fd9298 .resolv tri, v0x7f8507808c90_0, v0x7f8507809e40_0, v0x7f850780bfd0_0, v0x7f850780d1c0_0;
L_0x7f850780cfa0 .functor BUFZ 1, RS_0x100fd9298, C4<0>, C4<0>, C4<0>;
L_0x7f8507825430 .functor BUFZ 256, L_0x7f8507823f80, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f85078254e0 .functor BUFZ 256, L_0x7f8507826020, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f850780e4c0_0 .net "in", 0 255, L_0x7f8507825430;  1 drivers
v0x7f850780e570_0 .net "out", 0 255, L_0x7f8507826020;  1 drivers
v0x7f850780e600_0 .net "x_valid_ch", 0 0, L_0x7f85078251c0;  1 drivers
v0x7f850780e690_0 .net8 "y_valid_ch", 0 0, RS_0x100fd9298;  4 drivers
S_0x7f8507807520 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f85078071c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 256 "b_in"
    .port_info 6 /OUTPUT 256 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507807680 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x7f85078076c0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f8507807700 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000011>;
v0x7f850780df00_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780df90_0 .net "b_in", 0 255, L_0x7f8507825430;  alias, 1 drivers
v0x7f850780e030_0 .net "b_out", 0 255, L_0x7f8507826020;  alias, 1 drivers
v0x7f850780e0f0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f850780e180_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780e250_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f850780e2e0_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f850780e370_0 .net8 "y_valid", 0 0, RS_0x100fd9298;  alias, 4 drivers
L_0x7f8507825550 .part L_0x7f8507825430, 128, 128;
L_0x7f8507825f00 .part L_0x7f8507825430, 0, 128;
L_0x7f8507826020 .concat8 [ 128 128 0 0], L_0x7f85078260c0, L_0x7f8507825630;
S_0x7f85078079c0 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f8507807520;
 .timescale -9 -9;
P_0x7f8507807780 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000010>;
P_0x7f85078077c0 .param/l "k" 0 6 20, +C4<00>;
L_0x7f8507825630 .functor BUFZ 128, L_0x7f8507825cb0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f850780aac0_0 .net *"_s2", 127 0, L_0x7f8507825630;  1 drivers
v0x7f850780ab60_0 .net "inp", 0 127, L_0x7f8507825550;  1 drivers
v0x7f850780ac00_0 .net "outp", 0 127, L_0x7f8507825cb0;  1 drivers
S_0x7f8507807cc0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f85078079c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "a_in"
    .port_info 6 /OUTPUT 128 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507807e20 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000010>;
P_0x7f8507807e60 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f850780a3b0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780a540_0 .net "a_in", 0 127, L_0x7f8507825550;  alias, 1 drivers
v0x7f850780a5e0_0 .net "a_out", 0 127, L_0x7f8507825cb0;  alias, 1 drivers
v0x7f850780a670_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f850780a700_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780a890_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f850780a920_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f850780a9f0_0 .net8 "y_valid", 0 0, RS_0x100fd9298;  alias, 4 drivers
L_0x7f85078256e0 .part L_0x7f8507825550, 96, 32;
L_0x7f85078257c0 .part L_0x7f8507825550, 32, 32;
L_0x7f8507825a40 .part L_0x7f8507825550, 64, 32;
L_0x7f8507825b20 .part L_0x7f8507825550, 0, 32;
L_0x7f8507825cb0 .concat8 [ 32 32 32 32], L_0x7f8507825e10, L_0x7f8507825990, L_0x7f8507825c00, L_0x7f8507825920;
S_0x7f85078080c0 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8507807cc0;
 .timescale -9 -9;
P_0x7f8507808280 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507825920 .functor BUFZ 32, v0x7f8507808ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507825990 .functor BUFZ 32, v0x7f8507808b80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507808e20_0 .net *"_s3", 31 0, L_0x7f8507825920;  1 drivers
v0x7f8507808eb0_0 .net *"_s5", 31 0, L_0x7f8507825990;  1 drivers
v0x7f8507808f40_0 .net "x1", 31 0, L_0x7f85078256e0;  1 drivers
v0x7f8507808fd0_0 .net "x2", 31 0, L_0x7f85078257c0;  1 drivers
v0x7f8507809080_0 .net "y1", 31 0, v0x7f8507808ad0_0;  1 drivers
v0x7f8507809150_0 .net "y2", 31 0, v0x7f8507808b80_0;  1 drivers
S_0x7f8507808320 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f85078080c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507808480 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f85078086c0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507808750_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f85078087f0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507808880_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507808910_0 .net "x1", 31 0, L_0x7f85078256e0;  alias, 1 drivers
v0x7f85078089a0_0 .net "x2", 31 0, L_0x7f85078257c0;  alias, 1 drivers
v0x7f8507808a30_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f8507808ad0_0 .var "y1", 31 0;
v0x7f8507808b80_0 .var "y2", 31 0;
v0x7f8507808c90_0 .var "y_valid", 0 0;
S_0x7f8507809200 .scope generate, "genblk1[1]" "genblk1[1]" 7 19, 7 19 0, S_0x7f8507807cc0;
 .timescale -9 -9;
P_0x7f85078093c0 .param/l "i" 0 7 19, +C4<01>;
L_0x7f8507825c00 .functor BUFZ 32, v0x7f8507809c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507825e10 .functor BUFZ 32, v0x7f8507809d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507809f90_0 .net *"_s3", 31 0, L_0x7f8507825c00;  1 drivers
v0x7f850780a050_0 .net *"_s5", 31 0, L_0x7f8507825e10;  1 drivers
v0x7f850780a0f0_0 .net "x1", 31 0, L_0x7f8507825a40;  1 drivers
v0x7f850780a180_0 .net "x2", 31 0, L_0x7f8507825b20;  1 drivers
v0x7f850780a230_0 .net "y1", 31 0, v0x7f8507809c70_0;  1 drivers
v0x7f850780a300_0 .net "y2", 31 0, v0x7f8507809d10_0;  1 drivers
S_0x7f8507809450 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507809200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507809600 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507809860_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507809900_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f85078099a0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507809a30_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507809ac0_0 .net "x1", 31 0, L_0x7f8507825a40;  alias, 1 drivers
v0x7f8507809b50_0 .net "x2", 31 0, L_0x7f8507825b20;  alias, 1 drivers
v0x7f8507809be0_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f8507809c70_0 .var "y1", 31 0;
v0x7f8507809d10_0 .var "y2", 31 0;
v0x7f8507809e40_0 .var "y_valid", 0 0;
S_0x7f850780acb0 .scope generate, "genblk1[1]" "genblk1[1]" 6 20, 6 20 0, S_0x7f8507807520;
 .timescale -9 -9;
P_0x7f850780ae60 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000010>;
P_0x7f850780aea0 .param/l "k" 0 6 20, +C4<01>;
L_0x7f85078260c0 .functor BUFZ 128, L_0x7f8507826780, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f850780dd10_0 .net *"_s2", 127 0, L_0x7f85078260c0;  1 drivers
v0x7f850780ddb0_0 .net "inp", 0 127, L_0x7f8507825f00;  1 drivers
v0x7f850780de50_0 .net "outp", 0 127, L_0x7f8507826780;  1 drivers
S_0x7f850780b010 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f850780acb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 128 "a_in"
    .port_info 6 /OUTPUT 128 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f850780b170 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000010>;
P_0x7f850780b1b0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f850780d740_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780d7d0_0 .net "a_in", 0 127, L_0x7f8507825f00;  alias, 1 drivers
v0x7f850780d880_0 .net "a_out", 0 127, L_0x7f8507826780;  alias, 1 drivers
v0x7f850780d940_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f850780d9d0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780daa0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f850780db30_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f850780dbc0_0 .net8 "y_valid", 0 0, RS_0x100fd9298;  alias, 4 drivers
L_0x7f85078261b0 .part L_0x7f8507825f00, 96, 32;
L_0x7f8507826290 .part L_0x7f8507825f00, 32, 32;
L_0x7f8507826510 .part L_0x7f8507825f00, 64, 32;
L_0x7f85078265f0 .part L_0x7f8507825f00, 0, 32;
L_0x7f8507826780 .concat8 [ 32 32 32 32], L_0x7f85078268e0, L_0x7f8507826460, L_0x7f85078266d0, L_0x7f85078263f0;
S_0x7f850780b410 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f850780b010;
 .timescale -9 -9;
P_0x7f850780b5d0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f85078263f0 .functor BUFZ 32, v0x7f850780be10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507826460 .functor BUFZ 32, v0x7f850780bec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f850780c150_0 .net *"_s3", 31 0, L_0x7f85078263f0;  1 drivers
v0x7f850780c1e0_0 .net *"_s5", 31 0, L_0x7f8507826460;  1 drivers
v0x7f850780c270_0 .net "x1", 31 0, L_0x7f85078261b0;  1 drivers
v0x7f850780c300_0 .net "x2", 31 0, L_0x7f8507826290;  1 drivers
v0x7f850780c3b0_0 .net "y1", 31 0, v0x7f850780be10_0;  1 drivers
v0x7f850780c480_0 .net "y2", 31 0, v0x7f850780bec0_0;  1 drivers
S_0x7f850780b670 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f850780b410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f850780b7d0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f850780ba10_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780baa0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f850780bb40_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780bbd0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f850780bc60_0 .net "x1", 31 0, L_0x7f85078261b0;  alias, 1 drivers
v0x7f850780bcf0_0 .net "x2", 31 0, L_0x7f8507826290;  alias, 1 drivers
v0x7f850780bd80_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f850780be10_0 .var "y1", 31 0;
v0x7f850780bec0_0 .var "y2", 31 0;
v0x7f850780bfd0_0 .var "y_valid", 0 0;
S_0x7f850780c530 .scope generate, "genblk1[1]" "genblk1[1]" 7 19, 7 19 0, S_0x7f850780b010;
 .timescale -9 -9;
P_0x7f850780c6f0 .param/l "i" 0 7 19, +C4<01>;
L_0x7f85078266d0 .functor BUFZ 32, v0x7f850780d020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f85078268e0 .functor BUFZ 32, v0x7f850780d0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f850780d360_0 .net *"_s3", 31 0, L_0x7f85078266d0;  1 drivers
v0x7f850780d3f0_0 .net *"_s5", 31 0, L_0x7f85078268e0;  1 drivers
v0x7f850780d480_0 .net "x1", 31 0, L_0x7f8507826510;  1 drivers
v0x7f850780d510_0 .net "x2", 31 0, L_0x7f85078265f0;  1 drivers
v0x7f850780d5c0_0 .net "y1", 31 0, v0x7f850780d020_0;  1 drivers
v0x7f850780d690_0 .net "y2", 31 0, v0x7f850780d0b0_0;  1 drivers
S_0x7f850780c780 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f850780c530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f850780c930 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f850780cb90_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780cc30_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f850780ccd0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780cd60_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f850780cdf0_0 .net "x1", 31 0, L_0x7f8507826510;  alias, 1 drivers
v0x7f850780ce80_0 .net "x2", 31 0, L_0x7f85078265f0;  alias, 1 drivers
v0x7f850780cf10_0 .net "x_valid", 0 0, L_0x7f85078251c0;  alias, 1 drivers
v0x7f850780d020_0 .var "y1", 31 0;
v0x7f850780d0b0_0 .var "y2", 31 0;
v0x7f850780d1c0_0 .var "y_valid", 0 0;
S_0x7f850780e720 .scope generate, "genblk1[2]" "genblk1[2]" 5 33, 5 33 0, S_0x7f8507800820;
 .timescale -9 -9;
P_0x7f850780e8f0 .param/l "INDEX" 1 5 35, +C4<00000000000000000000000000000010>;
P_0x7f850780e930 .param/l "j" 0 5 33, +C4<010>;
L_0x7f85078269d0 .functor BUFZ 1, L_0x7f850780cfa0, C4<0>, C4<0>, C4<0>;
RS_0x100fda4f8 .resolv tri, v0x7f8507810200_0, v0x7f8507812290_0, v0x7f8507814560_0, v0x7f85078165c0_0;
L_0x7f8507826a40 .functor BUFZ 1, RS_0x100fda4f8, C4<0>, C4<0>, C4<0>;
L_0x7f8507826ab0 .functor BUFZ 256, L_0x7f85078254e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f8507826ba0 .functor BUFZ 256, L_0x7f8507827fa0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507817a00_0 .net "in", 0 255, L_0x7f8507826ab0;  1 drivers
v0x7f8507817a90_0 .net "out", 0 255, L_0x7f8507827fa0;  1 drivers
v0x7f8507817b20_0 .net "x_valid_ch", 0 0, L_0x7f85078269d0;  1 drivers
v0x7f8507817bb0_0 .net8 "y_valid_ch", 0 0, RS_0x100fda4f8;  4 drivers
S_0x7f850780ea90 .scope module, "bm_chann_i" "bm_chann" 5 66, 6 3 0, S_0x7f850780e720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 256 "b_in"
    .port_info 6 /OUTPUT 256 "b_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f850780ebf0 .param/l "CHANN_INDEX" 0 6 7, +C4<00000000000000000000000000000010>;
P_0x7f850780ec30 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7f850780ec70 .param/l "NUM_BM_CHANN" 0 6 6, +C4<00000000000000000000000000000011>;
v0x7f85078172e0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507817370_0 .net "b_in", 0 255, L_0x7f8507826ab0;  alias, 1 drivers
v0x7f8507817410_0 .net "b_out", 0 255, L_0x7f8507827fa0;  alias, 1 drivers
v0x7f85078174d0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507817560_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507817630_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f85078176c0_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507817850_0 .net8 "y_valid", 0 0, RS_0x100fda4f8;  alias, 4 drivers
L_0x7f8507826c50 .part L_0x7f8507826ab0, 192, 64;
L_0x7f8507827260 .part L_0x7f8507826ab0, 128, 64;
L_0x7f85078278b0 .part L_0x7f8507826ab0, 64, 64;
L_0x7f8507827ec0 .part L_0x7f8507826ab0, 0, 64;
L_0x7f8507827fa0 .concat8 [ 64 64 64 64], L_0x7f8507828160, L_0x7f8507827990, L_0x7f85078273c0, L_0x7f8507826d30;
S_0x7f850780ef30 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x7f850780ea90;
 .timescale -9 -9;
P_0x7f850780ecf0 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f850780ed30 .param/l "k" 0 6 20, +C4<00>;
L_0x7f8507826d30 .functor BUFZ 64, L_0x7f8507827090, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507810d40_0 .net *"_s2", 63 0, L_0x7f8507826d30;  1 drivers
v0x7f8507810e00_0 .net "inp", 0 63, L_0x7f8507826c50;  1 drivers
v0x7f8507810ea0_0 .net "outp", 0 63, L_0x7f8507827090;  1 drivers
S_0x7f850780f230 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f850780ef30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f850780f390 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f850780f3d0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8507810770_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507810800_0 .net "a_in", 0 63, L_0x7f8507826c50;  alias, 1 drivers
v0x7f85078108b0_0 .net "a_out", 0 63, L_0x7f8507827090;  alias, 1 drivers
v0x7f8507810970_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507810a00_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507810ad0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507810b60_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507810bf0_0 .net8 "y_valid", 0 0, RS_0x100fda4f8;  alias, 4 drivers
L_0x7f8507826de0 .part L_0x7f8507826c50, 32, 32;
L_0x7f8507826ec0 .part L_0x7f8507826c50, 0, 32;
L_0x7f8507827090 .concat8 [ 32 32 0 0], L_0x7f8507827170, L_0x7f8507827020;
S_0x7f850780f630 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f850780f230;
 .timescale -9 -9;
P_0x7f850780f7f0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507827020 .functor BUFZ 32, v0x7f8507810040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507827170 .functor BUFZ 32, v0x7f85078100f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507810390_0 .net *"_s3", 31 0, L_0x7f8507827020;  1 drivers
v0x7f8507810420_0 .net *"_s5", 31 0, L_0x7f8507827170;  1 drivers
v0x7f85078104b0_0 .net "x1", 31 0, L_0x7f8507826de0;  1 drivers
v0x7f8507810540_0 .net "x2", 31 0, L_0x7f8507826ec0;  1 drivers
v0x7f85078105f0_0 .net "y1", 31 0, v0x7f8507810040_0;  1 drivers
v0x7f85078106c0_0 .net "y2", 31 0, v0x7f85078100f0_0;  1 drivers
S_0x7f850780f890 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f850780f630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f850780f9f0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f850780fc30_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780fcc0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f850780fd60_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780fdf0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f850780fe80_0 .net "x1", 31 0, L_0x7f8507826de0;  alias, 1 drivers
v0x7f850780ff10_0 .net "x2", 31 0, L_0x7f8507826ec0;  alias, 1 drivers
v0x7f850780ffa0_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507810040_0 .var "y1", 31 0;
v0x7f85078100f0_0 .var "y2", 31 0;
v0x7f8507810200_0 .var "y_valid", 0 0;
S_0x7f8507810f50 .scope generate, "genblk1[1]" "genblk1[1]" 6 20, 6 20 0, S_0x7f850780ea90;
 .timescale -9 -9;
P_0x7f8507811100 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8507811140 .param/l "k" 0 6 20, +C4<01>;
L_0x7f85078273c0 .functor BUFZ 64, L_0x7f85078276e0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f8507812fe0_0 .net *"_s2", 63 0, L_0x7f85078273c0;  1 drivers
v0x7f8507813080_0 .net "inp", 0 63, L_0x7f8507827260;  1 drivers
v0x7f8507813120_0 .net "outp", 0 63, L_0x7f85078276e0;  1 drivers
S_0x7f85078112b0 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f8507810f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507811410 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f8507811450 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8507812810_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f850780a440_0 .net "a_in", 0 63, L_0x7f8507827260;  alias, 1 drivers
v0x7f8507812aa0_0 .net "a_out", 0 63, L_0x7f85078276e0;  alias, 1 drivers
v0x7f8507812b30_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507812bc0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f850780a790_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507812e90_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507812f20_0 .net8 "y_valid", 0 0, RS_0x100fda4f8;  alias, 4 drivers
L_0x7f8507827430 .part L_0x7f8507827260, 32, 32;
L_0x7f8507827510 .part L_0x7f8507827260, 0, 32;
L_0x7f85078276e0 .concat8 [ 32 32 0 0], L_0x7f85078277c0, L_0x7f8507827670;
S_0x7f85078116b0 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f85078112b0;
 .timescale -9 -9;
P_0x7f8507811870 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507827670 .functor BUFZ 32, v0x7f85078120f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f85078277c0 .functor BUFZ 32, v0x7f8507812180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507812410_0 .net *"_s3", 31 0, L_0x7f8507827670;  1 drivers
v0x7f85078124b0_0 .net *"_s5", 31 0, L_0x7f85078277c0;  1 drivers
v0x7f8507812550_0 .net "x1", 31 0, L_0x7f8507827430;  1 drivers
v0x7f85078125e0_0 .net "x2", 31 0, L_0x7f8507827510;  1 drivers
v0x7f8507812690_0 .net "y1", 31 0, v0x7f85078120f0_0;  1 drivers
v0x7f8507812760_0 .net "y2", 31 0, v0x7f8507812180_0;  1 drivers
S_0x7f8507811910 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f85078116b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507811a70 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507811cb0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507811d40_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507811de0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507811e70_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507811f00_0 .net "x1", 31 0, L_0x7f8507827430;  alias, 1 drivers
v0x7f8507811f90_0 .net "x2", 31 0, L_0x7f8507827510;  alias, 1 drivers
v0x7f8507812020_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f85078120f0_0 .var "y1", 31 0;
v0x7f8507812180_0 .var "y2", 31 0;
v0x7f8507812290_0 .var "y_valid", 0 0;
S_0x7f85078131d0 .scope generate, "genblk1[2]" "genblk1[2]" 6 20, 6 20 0, S_0x7f850780ea90;
 .timescale -9 -9;
P_0x7f85078133a0 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f85078133e0 .param/l "k" 0 6 20, +C4<010>;
L_0x7f8507827990 .functor BUFZ 64, L_0x7f8507827cf0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f85078150b0_0 .net *"_s2", 63 0, L_0x7f8507827990;  1 drivers
v0x7f8507815150_0 .net "inp", 0 63, L_0x7f85078278b0;  1 drivers
v0x7f85078151f0_0 .net "outp", 0 63, L_0x7f8507827cf0;  1 drivers
S_0x7f8507813540 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f85078131d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f85078136a0 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f85078136e0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8507814ae0_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507814b70_0 .net "a_in", 0 63, L_0x7f85078278b0;  alias, 1 drivers
v0x7f8507814c20_0 .net "a_out", 0 63, L_0x7f8507827cf0;  alias, 1 drivers
v0x7f8507814ce0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507814d70_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507814e40_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507814ed0_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507814f60_0 .net8 "y_valid", 0 0, RS_0x100fda4f8;  alias, 4 drivers
L_0x7f8507827a40 .part L_0x7f85078278b0, 32, 32;
L_0x7f8507827b20 .part L_0x7f85078278b0, 0, 32;
L_0x7f8507827cf0 .concat8 [ 32 32 0 0], L_0x7f8507827dd0, L_0x7f8507827c80;
S_0x7f8507813940 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8507813540;
 .timescale -9 -9;
P_0x7f8507813b00 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507827c80 .functor BUFZ 32, v0x7f85078143c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8507827dd0 .functor BUFZ 32, v0x7f8507814450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507814700_0 .net *"_s3", 31 0, L_0x7f8507827c80;  1 drivers
v0x7f8507814790_0 .net *"_s5", 31 0, L_0x7f8507827dd0;  1 drivers
v0x7f8507814820_0 .net "x1", 31 0, L_0x7f8507827a40;  1 drivers
v0x7f85078148b0_0 .net "x2", 31 0, L_0x7f8507827b20;  1 drivers
v0x7f8507814960_0 .net "y1", 31 0, v0x7f85078143c0_0;  1 drivers
v0x7f8507814a30_0 .net "y2", 31 0, v0x7f8507814450_0;  1 drivers
S_0x7f8507813ba0 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507813940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507813d00 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507813f40_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507813fd0_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507814070_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507814100_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507814190_0 .net "x1", 31 0, L_0x7f8507827a40;  alias, 1 drivers
v0x7f8507814220_0 .net "x2", 31 0, L_0x7f8507827b20;  alias, 1 drivers
v0x7f85078142b0_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f85078143c0_0 .var "y1", 31 0;
v0x7f8507814450_0 .var "y2", 31 0;
v0x7f8507814560_0 .var "y_valid", 0 0;
S_0x7f85078152a0 .scope generate, "genblk1[3]" "genblk1[3]" 6 20, 6 20 0, S_0x7f850780ea90;
 .timescale -9 -9;
P_0x7f8507815450 .param/l "WIDTH" 1 6 21, +C4<00000000000000000000000000000001>;
P_0x7f8507815490 .param/l "k" 0 6 20, +C4<011>;
L_0x7f8507828160 .functor BUFZ 64, L_0x7f8507828500, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f85078170f0_0 .net *"_s2", 63 0, L_0x7f8507828160;  1 drivers
v0x7f8507817190_0 .net "inp", 0 63, L_0x7f8507827ec0;  1 drivers
v0x7f8507817230_0 .net "outp", 0 63, L_0x7f8507828500;  1 drivers
S_0x7f8507815600 .scope module, "bm_chann_unit_i" "bm_chann_unit" 6 40, 7 3 0, S_0x7f85078152a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 64 "a_in"
    .port_info 6 /OUTPUT 64 "a_out"
    .port_info 7 /OUTPUT 1 "y_valid"
P_0x7f8507815760 .param/l "BM_WIDTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x7f85078157a0 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x7f8507816b20_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507816bb0_0 .net "a_in", 0 63, L_0x7f8507827ec0;  alias, 1 drivers
v0x7f8507816c60_0 .net "a_out", 0 63, L_0x7f8507828500;  alias, 1 drivers
v0x7f8507816d20_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507816db0_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f8507816e80_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507816f10_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507816fa0_0 .net8 "y_valid", 0 0, RS_0x100fda4f8;  alias, 4 drivers
L_0x7f8507828250 .part L_0x7f8507827ec0, 32, 32;
L_0x7f8507828330 .part L_0x7f8507827ec0, 0, 32;
L_0x7f8507828500 .concat8 [ 32 32 0 0], L_0x7f85078285e0, L_0x7f8507828490;
S_0x7f8507815a00 .scope generate, "genblk1[0]" "genblk1[0]" 7 19, 7 19 0, S_0x7f8507815600;
 .timescale -9 -9;
P_0x7f8507815bc0 .param/l "i" 0 7 19, +C4<00>;
L_0x7f8507828490 .functor BUFZ 32, v0x7f8507816400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f85078285e0 .functor BUFZ 32, v0x7f85078164b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8507816740_0 .net *"_s3", 31 0, L_0x7f8507828490;  1 drivers
v0x7f85078167d0_0 .net *"_s5", 31 0, L_0x7f85078285e0;  1 drivers
v0x7f8507816860_0 .net "x1", 31 0, L_0x7f8507828250;  1 drivers
v0x7f85078168f0_0 .net "x2", 31 0, L_0x7f8507828330;  1 drivers
v0x7f85078169a0_0 .net "y1", 31 0, v0x7f8507816400_0;  1 drivers
v0x7f8507816a70_0 .net "y2", 31 0, v0x7f85078164b0_0;  1 drivers
S_0x7f8507815c60 .scope module, "cae_i" "cae" 7 38, 8 3 0, S_0x7f8507815a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "x_valid"
    .port_info 3 /INPUT 1 "last_stage_chann"
    .port_info 4 /INPUT 1 "ASCENDING"
    .port_info 5 /INPUT 32 "x1"
    .port_info 6 /INPUT 32 "x2"
    .port_info 7 /OUTPUT 32 "y1"
    .port_info 8 /OUTPUT 32 "y2"
    .port_info 9 /OUTPUT 1 "y_valid"
P_0x7f8507815dc0 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
v0x7f8507816000_0 .net "ASCENDING", 0 0, L_0x1010031b8;  alias, 1 drivers
v0x7f8507816090_0 .net "clk", 0 0, v0x7f850781ad90_0;  alias, 1 drivers
v0x7f8507816130_0 .net "last_stage_chann", 0 0, o0x100fd8158;  alias, 0 drivers
v0x7f85078161c0_0 .net "rst", 0 0, v0x7f850781aee0_0;  alias, 1 drivers
v0x7f8507816250_0 .net "x1", 31 0, L_0x7f8507828250;  alias, 1 drivers
v0x7f85078162e0_0 .net "x2", 31 0, L_0x7f8507828330;  alias, 1 drivers
v0x7f8507816370_0 .net "x_valid", 0 0, L_0x7f85078269d0;  alias, 1 drivers
v0x7f8507816400_0 .var "y1", 31 0;
v0x7f85078164b0_0 .var "y2", 31 0;
v0x7f85078165c0_0 .var "y_valid", 0 0;
S_0x7f85078194f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f85078196a0 .param/l "i" 0 2 37, +C4<00>;
v0x7f8507819720_0 .net *"_s2", 31 0, v0x7f850781b040_0;  1 drivers
S_0x7f85078197b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f8507819990 .param/l "i" 0 2 37, +C4<01>;
v0x7f8507819a20_0 .net *"_s2", 31 0, v0x7f850781b040_1;  1 drivers
S_0x7f8507819ad0 .scope generate, "genblk1[2]" "genblk1[2]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f8507819c90 .param/l "i" 0 2 37, +C4<010>;
v0x7f8507819d30_0 .net *"_s2", 31 0, v0x7f850781b040_2;  1 drivers
S_0x7f8507819de0 .scope generate, "genblk1[3]" "genblk1[3]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f8507819fe0 .param/l "i" 0 2 37, +C4<011>;
v0x7f850781a080_0 .net *"_s2", 31 0, v0x7f850781b040_3;  1 drivers
S_0x7f850781a110 .scope generate, "genblk1[4]" "genblk1[4]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f850781a2d0 .param/l "i" 0 2 37, +C4<0100>;
v0x7f850781a370_0 .net *"_s2", 31 0, v0x7f850781b040_4;  1 drivers
S_0x7f850781a420 .scope generate, "genblk1[5]" "genblk1[5]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f850781a5e0 .param/l "i" 0 2 37, +C4<0101>;
v0x7f850781a680_0 .net *"_s2", 31 0, v0x7f850781b040_5;  1 drivers
S_0x7f850781a730 .scope generate, "genblk1[6]" "genblk1[6]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f850781a8f0 .param/l "i" 0 2 37, +C4<0110>;
v0x7f850781a990_0 .net *"_s2", 31 0, v0x7f850781b040_6;  1 drivers
S_0x7f850781aa40 .scope generate, "genblk1[7]" "genblk1[7]" 2 37, 2 37 0, S_0x7f8505da7bb0;
 .timescale -9 -9;
P_0x7f8507819fa0 .param/l "i" 0 2 37, +C4<0111>;
v0x7f850781ace0_0 .net *"_s2", 31 0, v0x7f850781b040_7;  1 drivers
    .scope S_0x7f8505dcbb00;
T_0 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505da6750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505db1310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505d91320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505d913b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8505dabff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f8505dc43a0_0;
    %load/vec4 v0x7f8505dc4430_0;
    %cmp/u;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x7f8505dc43a0_0;
    %assign/vec4 v0x7f8505db1310_0, 0;
    %load/vec4 v0x7f8505dc4430_0;
    %assign/vec4 v0x7f8505d91320_0, 0;
    %load/vec4 v0x7f8505db1280_0;
    %assign/vec4 v0x7f8505d913b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f8505dc4430_0;
    %assign/vec4 v0x7f8505db1310_0, 0;
    %load/vec4 v0x7f8505dc43a0_0;
    %assign/vec4 v0x7f8505d91320_0, 0;
    %load/vec4 v0x7f8505db1280_0;
    %assign/vec4 v0x7f8505d913b0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f8505dabff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505db1280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7f8505dc43a0_0;
    %load/vec4 v0x7f8505dc4430_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x7f8505dc4430_0;
    %assign/vec4 v0x7f8505db1310_0, 0;
    %load/vec4 v0x7f8505dc43a0_0;
    %assign/vec4 v0x7f8505d91320_0, 0;
    %load/vec4 v0x7f8505db1280_0;
    %assign/vec4 v0x7f8505d913b0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7f8505dc43a0_0;
    %assign/vec4 v0x7f8505db1310_0, 0;
    %load/vec4 v0x7f8505dc4430_0;
    %assign/vec4 v0x7f8505d91320_0, 0;
    %load/vec4 v0x7f8505db1280_0;
    %assign/vec4 v0x7f8505d913b0_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505db1310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505d91320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505d913b0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8505ddaac0;
T_1 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505ddaf80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddb240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddb2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505ddb3e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8505ddad10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f8505ddb090_0;
    %load/vec4 v0x7f8505ddb120_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7f8505ddb090_0;
    %assign/vec4 v0x7f8505ddb240_0, 0;
    %load/vec4 v0x7f8505ddb120_0;
    %assign/vec4 v0x7f8505ddb2d0_0, 0;
    %load/vec4 v0x7f8505ddb1b0_0;
    %assign/vec4 v0x7f8505ddb3e0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f8505ddb120_0;
    %assign/vec4 v0x7f8505ddb240_0, 0;
    %load/vec4 v0x7f8505ddb090_0;
    %assign/vec4 v0x7f8505ddb2d0_0, 0;
    %load/vec4 v0x7f8505ddb1b0_0;
    %assign/vec4 v0x7f8505ddb3e0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f8505ddad10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505ddb1b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f8505ddb090_0;
    %load/vec4 v0x7f8505ddb120_0;
    %cmp/u;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0x7f8505ddb120_0;
    %assign/vec4 v0x7f8505ddb240_0, 0;
    %load/vec4 v0x7f8505ddb090_0;
    %assign/vec4 v0x7f8505ddb2d0_0, 0;
    %load/vec4 v0x7f8505ddb1b0_0;
    %assign/vec4 v0x7f8505ddb3e0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7f8505ddb090_0;
    %assign/vec4 v0x7f8505ddb240_0, 0;
    %load/vec4 v0x7f8505ddb120_0;
    %assign/vec4 v0x7f8505ddb2d0_0, 0;
    %load/vec4 v0x7f8505ddb1b0_0;
    %assign/vec4 v0x7f8505ddb3e0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddb240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddb2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505ddb3e0_0, 0;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8505ddebb0;
T_2 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505ddf320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddf660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddf6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505ddf780_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8505ddef50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7f8505ddf4b0_0;
    %load/vec4 v0x7f8505ddf540_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x7f8505ddf4b0_0;
    %assign/vec4 v0x7f8505ddf660_0, 0;
    %load/vec4 v0x7f8505ddf540_0;
    %assign/vec4 v0x7f8505ddf6f0_0, 0;
    %load/vec4 v0x7f8505ddf5d0_0;
    %assign/vec4 v0x7f8505ddf780_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f8505ddf540_0;
    %assign/vec4 v0x7f8505ddf660_0, 0;
    %load/vec4 v0x7f8505ddf4b0_0;
    %assign/vec4 v0x7f8505ddf6f0_0, 0;
    %load/vec4 v0x7f8505ddf5d0_0;
    %assign/vec4 v0x7f8505ddf780_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f8505ddef50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505ddf5d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7f8505ddf4b0_0;
    %load/vec4 v0x7f8505ddf540_0;
    %cmp/u;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x7f8505ddf540_0;
    %assign/vec4 v0x7f8505ddf660_0, 0;
    %load/vec4 v0x7f8505ddf4b0_0;
    %assign/vec4 v0x7f8505ddf6f0_0, 0;
    %load/vec4 v0x7f8505ddf5d0_0;
    %assign/vec4 v0x7f8505ddf780_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7f8505ddf4b0_0;
    %assign/vec4 v0x7f8505ddf660_0, 0;
    %load/vec4 v0x7f8505ddf540_0;
    %assign/vec4 v0x7f8505ddf6f0_0, 0;
    %load/vec4 v0x7f8505ddf5d0_0;
    %assign/vec4 v0x7f8505ddf780_0, 0;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddf660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505ddf6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505ddf780_0, 0;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8505de2ec0;
T_3 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505de3430_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de3680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de3730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505de3840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8505de3260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7f8505de34c0_0;
    %load/vec4 v0x7f8505de3550_0;
    %cmp/u;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x7f8505de34c0_0;
    %assign/vec4 v0x7f8505de3680_0, 0;
    %load/vec4 v0x7f8505de3550_0;
    %assign/vec4 v0x7f8505de3730_0, 0;
    %load/vec4 v0x7f8505de35e0_0;
    %assign/vec4 v0x7f8505de3840_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f8505de3550_0;
    %assign/vec4 v0x7f8505de3680_0, 0;
    %load/vec4 v0x7f8505de34c0_0;
    %assign/vec4 v0x7f8505de3730_0, 0;
    %load/vec4 v0x7f8505de35e0_0;
    %assign/vec4 v0x7f8505de3840_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f8505de3260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505de35e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7f8505de34c0_0;
    %load/vec4 v0x7f8505de3550_0;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x7f8505de3550_0;
    %assign/vec4 v0x7f8505de3680_0, 0;
    %load/vec4 v0x7f8505de34c0_0;
    %assign/vec4 v0x7f8505de3730_0, 0;
    %load/vec4 v0x7f8505de35e0_0;
    %assign/vec4 v0x7f8505de3840_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7f8505de34c0_0;
    %assign/vec4 v0x7f8505de3680_0, 0;
    %load/vec4 v0x7f8505de3550_0;
    %assign/vec4 v0x7f8505de3730_0, 0;
    %load/vec4 v0x7f8505de35e0_0;
    %assign/vec4 v0x7f8505de3840_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de3680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de3730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505de3840_0, 0;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8505de83f0;
T_4 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505de8960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de8bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de8c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505de8d80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8505de8790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7f8505de89f0_0;
    %load/vec4 v0x7f8505de8a80_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x7f8505de89f0_0;
    %assign/vec4 v0x7f8505de8bc0_0, 0;
    %load/vec4 v0x7f8505de8a80_0;
    %assign/vec4 v0x7f8505de8c70_0, 0;
    %load/vec4 v0x7f8505de8b20_0;
    %assign/vec4 v0x7f8505de8d80_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7f8505de8a80_0;
    %assign/vec4 v0x7f8505de8bc0_0, 0;
    %load/vec4 v0x7f8505de89f0_0;
    %assign/vec4 v0x7f8505de8c70_0, 0;
    %load/vec4 v0x7f8505de8b20_0;
    %assign/vec4 v0x7f8505de8d80_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f8505de8790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505de8b20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x7f8505de89f0_0;
    %load/vec4 v0x7f8505de8a80_0;
    %cmp/u;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0x7f8505de8a80_0;
    %assign/vec4 v0x7f8505de8bc0_0, 0;
    %load/vec4 v0x7f8505de89f0_0;
    %assign/vec4 v0x7f8505de8c70_0, 0;
    %load/vec4 v0x7f8505de8b20_0;
    %assign/vec4 v0x7f8505de8d80_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x7f8505de89f0_0;
    %assign/vec4 v0x7f8505de8bc0_0, 0;
    %load/vec4 v0x7f8505de8a80_0;
    %assign/vec4 v0x7f8505de8c70_0, 0;
    %load/vec4 v0x7f8505de8b20_0;
    %assign/vec4 v0x7f8505de8d80_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de8bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de8c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505de8d80_0, 0;
T_4.7 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8505de9540;
T_5 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505de9b30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de9d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de9e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505de9f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8505de9950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f8505de9bc0_0;
    %load/vec4 v0x7f8505de9c50_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x7f8505de9bc0_0;
    %assign/vec4 v0x7f8505de9d80_0, 0;
    %load/vec4 v0x7f8505de9c50_0;
    %assign/vec4 v0x7f8505de9e20_0, 0;
    %load/vec4 v0x7f8505de9cf0_0;
    %assign/vec4 v0x7f8505de9f50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f8505de9c50_0;
    %assign/vec4 v0x7f8505de9d80_0, 0;
    %load/vec4 v0x7f8505de9bc0_0;
    %assign/vec4 v0x7f8505de9e20_0, 0;
    %load/vec4 v0x7f8505de9cf0_0;
    %assign/vec4 v0x7f8505de9f50_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f8505de9950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505de9cf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7f8505de9bc0_0;
    %load/vec4 v0x7f8505de9c50_0;
    %cmp/u;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0x7f8505de9c50_0;
    %assign/vec4 v0x7f8505de9d80_0, 0;
    %load/vec4 v0x7f8505de9bc0_0;
    %assign/vec4 v0x7f8505de9e20_0, 0;
    %load/vec4 v0x7f8505de9cf0_0;
    %assign/vec4 v0x7f8505de9f50_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x7f8505de9bc0_0;
    %assign/vec4 v0x7f8505de9d80_0, 0;
    %load/vec4 v0x7f8505de9c50_0;
    %assign/vec4 v0x7f8505de9e20_0, 0;
    %load/vec4 v0x7f8505de9cf0_0;
    %assign/vec4 v0x7f8505de9f50_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de9d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505de9e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505de9f50_0, 0;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8505dec640;
T_6 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505decc20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505dece70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505decf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505ded030_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f8505dec9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7f8505deccb0_0;
    %load/vec4 v0x7f8505decd40_0;
    %cmp/u;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0x7f8505deccb0_0;
    %assign/vec4 v0x7f8505dece70_0, 0;
    %load/vec4 v0x7f8505decd40_0;
    %assign/vec4 v0x7f8505decf20_0, 0;
    %load/vec4 v0x7f8505decdd0_0;
    %assign/vec4 v0x7f8505ded030_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7f8505decd40_0;
    %assign/vec4 v0x7f8505dece70_0, 0;
    %load/vec4 v0x7f8505deccb0_0;
    %assign/vec4 v0x7f8505decf20_0, 0;
    %load/vec4 v0x7f8505decdd0_0;
    %assign/vec4 v0x7f8505ded030_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f8505dec9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505decdd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x7f8505deccb0_0;
    %load/vec4 v0x7f8505decd40_0;
    %cmp/u;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v0x7f8505decd40_0;
    %assign/vec4 v0x7f8505dece70_0, 0;
    %load/vec4 v0x7f8505deccb0_0;
    %assign/vec4 v0x7f8505decf20_0, 0;
    %load/vec4 v0x7f8505decdd0_0;
    %assign/vec4 v0x7f8505ded030_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x7f8505deccb0_0;
    %assign/vec4 v0x7f8505dece70_0, 0;
    %load/vec4 v0x7f8505decd40_0;
    %assign/vec4 v0x7f8505decf20_0, 0;
    %load/vec4 v0x7f8505decdd0_0;
    %assign/vec4 v0x7f8505ded030_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505dece70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505decf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505ded030_0, 0;
T_6.7 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8505dee740;
T_7 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505deeca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505deef20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505deefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505def0c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f8505deeae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7f8505deed30_0;
    %load/vec4 v0x7f8505deedc0_0;
    %cmp/u;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0x7f8505deed30_0;
    %assign/vec4 v0x7f8505deef20_0, 0;
    %load/vec4 v0x7f8505deedc0_0;
    %assign/vec4 v0x7f8505deefb0_0, 0;
    %load/vec4 v0x7f8505deee50_0;
    %assign/vec4 v0x7f8505def0c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x7f8505deedc0_0;
    %assign/vec4 v0x7f8505deef20_0, 0;
    %load/vec4 v0x7f8505deed30_0;
    %assign/vec4 v0x7f8505deefb0_0, 0;
    %load/vec4 v0x7f8505deee50_0;
    %assign/vec4 v0x7f8505def0c0_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f8505deeae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505deee50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x7f8505deed30_0;
    %load/vec4 v0x7f8505deedc0_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x7f8505deedc0_0;
    %assign/vec4 v0x7f8505deef20_0, 0;
    %load/vec4 v0x7f8505deed30_0;
    %assign/vec4 v0x7f8505deefb0_0, 0;
    %load/vec4 v0x7f8505deee50_0;
    %assign/vec4 v0x7f8505def0c0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x7f8505deed30_0;
    %assign/vec4 v0x7f8505deef20_0, 0;
    %load/vec4 v0x7f8505deedc0_0;
    %assign/vec4 v0x7f8505deefb0_0, 0;
    %load/vec4 v0x7f8505deee50_0;
    %assign/vec4 v0x7f8505def0c0_0, 0;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505deef20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505deefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505def0c0_0, 0;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8505df2a70;
T_8 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505df2fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df3230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df33f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f8505df2e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7f8505df3070_0;
    %load/vec4 v0x7f8505df3100_0;
    %cmp/u;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0x7f8505df3070_0;
    %assign/vec4 v0x7f8505df3230_0, 0;
    %load/vec4 v0x7f8505df3100_0;
    %assign/vec4 v0x7f8505df32e0_0, 0;
    %load/vec4 v0x7f8505df3190_0;
    %assign/vec4 v0x7f8505df33f0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7f8505df3100_0;
    %assign/vec4 v0x7f8505df3230_0, 0;
    %load/vec4 v0x7f8505df3070_0;
    %assign/vec4 v0x7f8505df32e0_0, 0;
    %load/vec4 v0x7f8505df3190_0;
    %assign/vec4 v0x7f8505df33f0_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f8505df2e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505df3190_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x7f8505df3070_0;
    %load/vec4 v0x7f8505df3100_0;
    %cmp/u;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x7f8505df3100_0;
    %assign/vec4 v0x7f8505df3230_0, 0;
    %load/vec4 v0x7f8505df3070_0;
    %assign/vec4 v0x7f8505df32e0_0, 0;
    %load/vec4 v0x7f8505df3190_0;
    %assign/vec4 v0x7f8505df33f0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x7f8505df3070_0;
    %assign/vec4 v0x7f8505df3230_0, 0;
    %load/vec4 v0x7f8505df3100_0;
    %assign/vec4 v0x7f8505df32e0_0, 0;
    %load/vec4 v0x7f8505df3190_0;
    %assign/vec4 v0x7f8505df33f0_0, 0;
T_8.9 ;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df3230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df33f0_0, 0;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8505df3bb0;
T_9 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505df41a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df43e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df45b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f8505df3fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7f8505df4230_0;
    %load/vec4 v0x7f8505df42c0_0;
    %cmp/u;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0x7f8505df4230_0;
    %assign/vec4 v0x7f8505df43e0_0, 0;
    %load/vec4 v0x7f8505df42c0_0;
    %assign/vec4 v0x7f8505df4480_0, 0;
    %load/vec4 v0x7f8505df4350_0;
    %assign/vec4 v0x7f8505df45b0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7f8505df42c0_0;
    %assign/vec4 v0x7f8505df43e0_0, 0;
    %load/vec4 v0x7f8505df4230_0;
    %assign/vec4 v0x7f8505df4480_0, 0;
    %load/vec4 v0x7f8505df4350_0;
    %assign/vec4 v0x7f8505df45b0_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f8505df3fc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505df4350_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x7f8505df4230_0;
    %load/vec4 v0x7f8505df42c0_0;
    %cmp/u;
    %jmp/0xz  T_9.8, 5;
    %load/vec4 v0x7f8505df42c0_0;
    %assign/vec4 v0x7f8505df43e0_0, 0;
    %load/vec4 v0x7f8505df4230_0;
    %assign/vec4 v0x7f8505df4480_0, 0;
    %load/vec4 v0x7f8505df4350_0;
    %assign/vec4 v0x7f8505df45b0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7f8505df4230_0;
    %assign/vec4 v0x7f8505df43e0_0, 0;
    %load/vec4 v0x7f8505df42c0_0;
    %assign/vec4 v0x7f8505df4480_0, 0;
    %load/vec4 v0x7f8505df4350_0;
    %assign/vec4 v0x7f8505df45b0_0, 0;
T_9.9 ;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df43e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df45b0_0, 0;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8505df6c80;
T_10 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505df71e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df7470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df7520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df7630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8505df7020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f8505df7270_0;
    %load/vec4 v0x7f8505df7340_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x7f8505df7270_0;
    %assign/vec4 v0x7f8505df7470_0, 0;
    %load/vec4 v0x7f8505df7340_0;
    %assign/vec4 v0x7f8505df7520_0, 0;
    %load/vec4 v0x7f8505df73d0_0;
    %assign/vec4 v0x7f8505df7630_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7f8505df7340_0;
    %assign/vec4 v0x7f8505df7470_0, 0;
    %load/vec4 v0x7f8505df7270_0;
    %assign/vec4 v0x7f8505df7520_0, 0;
    %load/vec4 v0x7f8505df73d0_0;
    %assign/vec4 v0x7f8505df7630_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f8505df7020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505df73d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x7f8505df7270_0;
    %load/vec4 v0x7f8505df7340_0;
    %cmp/u;
    %jmp/0xz  T_10.8, 5;
    %load/vec4 v0x7f8505df7340_0;
    %assign/vec4 v0x7f8505df7470_0, 0;
    %load/vec4 v0x7f8505df7270_0;
    %assign/vec4 v0x7f8505df7520_0, 0;
    %load/vec4 v0x7f8505df73d0_0;
    %assign/vec4 v0x7f8505df7630_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x7f8505df7270_0;
    %assign/vec4 v0x7f8505df7470_0, 0;
    %load/vec4 v0x7f8505df7340_0;
    %assign/vec4 v0x7f8505df7520_0, 0;
    %load/vec4 v0x7f8505df73d0_0;
    %assign/vec4 v0x7f8505df7630_0, 0;
T_10.9 ;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df7470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df7520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df7630_0, 0;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8505df8940;
T_11 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8505df01d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df9250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df92e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df93f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f8505df8ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x7f8505df90a0_0;
    %load/vec4 v0x7f8505df9130_0;
    %cmp/u;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7f8505df90a0_0;
    %assign/vec4 v0x7f8505df9250_0, 0;
    %load/vec4 v0x7f8505df9130_0;
    %assign/vec4 v0x7f8505df92e0_0, 0;
    %load/vec4 v0x7f8505df91c0_0;
    %assign/vec4 v0x7f8505df93f0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x7f8505df9130_0;
    %assign/vec4 v0x7f8505df9250_0, 0;
    %load/vec4 v0x7f8505df90a0_0;
    %assign/vec4 v0x7f8505df92e0_0, 0;
    %load/vec4 v0x7f8505df91c0_0;
    %assign/vec4 v0x7f8505df93f0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f8505df8ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8505df91c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x7f8505df90a0_0;
    %load/vec4 v0x7f8505df9130_0;
    %cmp/u;
    %jmp/0xz  T_11.8, 5;
    %load/vec4 v0x7f8505df9130_0;
    %assign/vec4 v0x7f8505df9250_0, 0;
    %load/vec4 v0x7f8505df90a0_0;
    %assign/vec4 v0x7f8505df92e0_0, 0;
    %load/vec4 v0x7f8505df91c0_0;
    %assign/vec4 v0x7f8505df93f0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7f8505df90a0_0;
    %assign/vec4 v0x7f8505df9250_0, 0;
    %load/vec4 v0x7f8505df9130_0;
    %assign/vec4 v0x7f8505df92e0_0, 0;
    %load/vec4 v0x7f8505df91c0_0;
    %assign/vec4 v0x7f8505df93f0_0, 0;
T_11.9 ;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df9250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8505df92e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8505df93f0_0, 0;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f8507801d20;
T_12 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507802290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078024f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078025a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f85078026b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f85078020c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7f8507802320_0;
    %load/vec4 v0x7f85078023b0_0;
    %cmp/u;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0x7f8507802320_0;
    %assign/vec4 v0x7f85078024f0_0, 0;
    %load/vec4 v0x7f85078023b0_0;
    %assign/vec4 v0x7f85078025a0_0, 0;
    %load/vec4 v0x7f8507802450_0;
    %assign/vec4 v0x7f85078026b0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7f85078023b0_0;
    %assign/vec4 v0x7f85078024f0_0, 0;
    %load/vec4 v0x7f8507802320_0;
    %assign/vec4 v0x7f85078025a0_0, 0;
    %load/vec4 v0x7f8507802450_0;
    %assign/vec4 v0x7f85078026b0_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f85078020c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507802450_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x7f8507802320_0;
    %load/vec4 v0x7f85078023b0_0;
    %cmp/u;
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0x7f85078023b0_0;
    %assign/vec4 v0x7f85078024f0_0, 0;
    %load/vec4 v0x7f8507802320_0;
    %assign/vec4 v0x7f85078025a0_0, 0;
    %load/vec4 v0x7f8507802450_0;
    %assign/vec4 v0x7f85078026b0_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x7f8507802320_0;
    %assign/vec4 v0x7f85078024f0_0, 0;
    %load/vec4 v0x7f85078023b0_0;
    %assign/vec4 v0x7f85078025a0_0, 0;
    %load/vec4 v0x7f8507802450_0;
    %assign/vec4 v0x7f85078026b0_0, 0;
T_12.9 ;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078024f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078025a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f85078026b0_0, 0;
T_12.7 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f8507802e70;
T_13 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507803460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078036b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507803750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507803880_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f8507803280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7f85078034f0_0;
    %load/vec4 v0x7f8507803580_0;
    %cmp/u;
    %jmp/0xz  T_13.4, 5;
    %load/vec4 v0x7f85078034f0_0;
    %assign/vec4 v0x7f85078036b0_0, 0;
    %load/vec4 v0x7f8507803580_0;
    %assign/vec4 v0x7f8507803750_0, 0;
    %load/vec4 v0x7f8507803620_0;
    %assign/vec4 v0x7f8507803880_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7f8507803580_0;
    %assign/vec4 v0x7f85078036b0_0, 0;
    %load/vec4 v0x7f85078034f0_0;
    %assign/vec4 v0x7f8507803750_0, 0;
    %load/vec4 v0x7f8507803620_0;
    %assign/vec4 v0x7f8507803880_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7f8507803280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507803620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x7f85078034f0_0;
    %load/vec4 v0x7f8507803580_0;
    %cmp/u;
    %jmp/0xz  T_13.8, 5;
    %load/vec4 v0x7f8507803580_0;
    %assign/vec4 v0x7f85078036b0_0, 0;
    %load/vec4 v0x7f85078034f0_0;
    %assign/vec4 v0x7f8507803750_0, 0;
    %load/vec4 v0x7f8507803620_0;
    %assign/vec4 v0x7f8507803880_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x7f85078034f0_0;
    %assign/vec4 v0x7f85078036b0_0, 0;
    %load/vec4 v0x7f8507803580_0;
    %assign/vec4 v0x7f8507803750_0, 0;
    %load/vec4 v0x7f8507803620_0;
    %assign/vec4 v0x7f8507803880_0, 0;
T_13.9 ;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078036b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507803750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507803880_0, 0;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8507804050;
T_14 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507804660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507804920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078049b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507804ac0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f8507804460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7f85078046f0_0;
    %load/vec4 v0x7f85078047c0_0;
    %cmp/u;
    %jmp/0xz  T_14.4, 5;
    %load/vec4 v0x7f85078046f0_0;
    %assign/vec4 v0x7f8507804920_0, 0;
    %load/vec4 v0x7f85078047c0_0;
    %assign/vec4 v0x7f85078049b0_0, 0;
    %load/vec4 v0x7f8507804850_0;
    %assign/vec4 v0x7f8507804ac0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7f85078047c0_0;
    %assign/vec4 v0x7f8507804920_0, 0;
    %load/vec4 v0x7f85078046f0_0;
    %assign/vec4 v0x7f85078049b0_0, 0;
    %load/vec4 v0x7f8507804850_0;
    %assign/vec4 v0x7f8507804ac0_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f8507804460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507804850_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x7f85078046f0_0;
    %load/vec4 v0x7f85078047c0_0;
    %cmp/u;
    %jmp/0xz  T_14.8, 5;
    %load/vec4 v0x7f85078047c0_0;
    %assign/vec4 v0x7f8507804920_0, 0;
    %load/vec4 v0x7f85078046f0_0;
    %assign/vec4 v0x7f85078049b0_0, 0;
    %load/vec4 v0x7f8507804850_0;
    %assign/vec4 v0x7f8507804ac0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x7f85078046f0_0;
    %assign/vec4 v0x7f8507804920_0, 0;
    %load/vec4 v0x7f85078047c0_0;
    %assign/vec4 v0x7f85078049b0_0, 0;
    %load/vec4 v0x7f8507804850_0;
    %assign/vec4 v0x7f8507804ac0_0, 0;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507804920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078049b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507804ac0_0, 0;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8507805260;
T_15 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507805840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507805a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507805b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507805c40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f8507805670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7f85078058d0_0;
    %load/vec4 v0x7f8507805960_0;
    %cmp/u;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0x7f85078058d0_0;
    %assign/vec4 v0x7f8507805a80_0, 0;
    %load/vec4 v0x7f8507805960_0;
    %assign/vec4 v0x7f8507805b30_0, 0;
    %load/vec4 v0x7f85078059f0_0;
    %assign/vec4 v0x7f8507805c40_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7f8507805960_0;
    %assign/vec4 v0x7f8507805a80_0, 0;
    %load/vec4 v0x7f85078058d0_0;
    %assign/vec4 v0x7f8507805b30_0, 0;
    %load/vec4 v0x7f85078059f0_0;
    %assign/vec4 v0x7f8507805c40_0, 0;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f8507805670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f85078059f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x7f85078058d0_0;
    %load/vec4 v0x7f8507805960_0;
    %cmp/u;
    %jmp/0xz  T_15.8, 5;
    %load/vec4 v0x7f8507805960_0;
    %assign/vec4 v0x7f8507805a80_0, 0;
    %load/vec4 v0x7f85078058d0_0;
    %assign/vec4 v0x7f8507805b30_0, 0;
    %load/vec4 v0x7f85078059f0_0;
    %assign/vec4 v0x7f8507805c40_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x7f85078058d0_0;
    %assign/vec4 v0x7f8507805a80_0, 0;
    %load/vec4 v0x7f8507805960_0;
    %assign/vec4 v0x7f8507805b30_0, 0;
    %load/vec4 v0x7f85078059f0_0;
    %assign/vec4 v0x7f8507805c40_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507805a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507805b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507805c40_0, 0;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f8507808320;
T_16 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507808880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507808ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507808b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507808c90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f85078086c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7f8507808910_0;
    %load/vec4 v0x7f85078089a0_0;
    %cmp/u;
    %jmp/0xz  T_16.4, 5;
    %load/vec4 v0x7f8507808910_0;
    %assign/vec4 v0x7f8507808ad0_0, 0;
    %load/vec4 v0x7f85078089a0_0;
    %assign/vec4 v0x7f8507808b80_0, 0;
    %load/vec4 v0x7f8507808a30_0;
    %assign/vec4 v0x7f8507808c90_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7f85078089a0_0;
    %assign/vec4 v0x7f8507808ad0_0, 0;
    %load/vec4 v0x7f8507808910_0;
    %assign/vec4 v0x7f8507808b80_0, 0;
    %load/vec4 v0x7f8507808a30_0;
    %assign/vec4 v0x7f8507808c90_0, 0;
T_16.5 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7f85078086c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507808a30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x7f8507808910_0;
    %load/vec4 v0x7f85078089a0_0;
    %cmp/u;
    %jmp/0xz  T_16.8, 5;
    %load/vec4 v0x7f85078089a0_0;
    %assign/vec4 v0x7f8507808ad0_0, 0;
    %load/vec4 v0x7f8507808910_0;
    %assign/vec4 v0x7f8507808b80_0, 0;
    %load/vec4 v0x7f8507808a30_0;
    %assign/vec4 v0x7f8507808c90_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x7f8507808910_0;
    %assign/vec4 v0x7f8507808ad0_0, 0;
    %load/vec4 v0x7f85078089a0_0;
    %assign/vec4 v0x7f8507808b80_0, 0;
    %load/vec4 v0x7f8507808a30_0;
    %assign/vec4 v0x7f8507808c90_0, 0;
T_16.9 ;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507808ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507808b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507808c90_0, 0;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f8507809450;
T_17 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507809a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507809c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507809d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507809e40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f8507809860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7f8507809ac0_0;
    %load/vec4 v0x7f8507809b50_0;
    %cmp/u;
    %jmp/0xz  T_17.4, 5;
    %load/vec4 v0x7f8507809ac0_0;
    %assign/vec4 v0x7f8507809c70_0, 0;
    %load/vec4 v0x7f8507809b50_0;
    %assign/vec4 v0x7f8507809d10_0, 0;
    %load/vec4 v0x7f8507809be0_0;
    %assign/vec4 v0x7f8507809e40_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x7f8507809b50_0;
    %assign/vec4 v0x7f8507809c70_0, 0;
    %load/vec4 v0x7f8507809ac0_0;
    %assign/vec4 v0x7f8507809d10_0, 0;
    %load/vec4 v0x7f8507809be0_0;
    %assign/vec4 v0x7f8507809e40_0, 0;
T_17.5 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7f8507809860_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507809be0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x7f8507809ac0_0;
    %load/vec4 v0x7f8507809b50_0;
    %cmp/u;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v0x7f8507809b50_0;
    %assign/vec4 v0x7f8507809c70_0, 0;
    %load/vec4 v0x7f8507809ac0_0;
    %assign/vec4 v0x7f8507809d10_0, 0;
    %load/vec4 v0x7f8507809be0_0;
    %assign/vec4 v0x7f8507809e40_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x7f8507809ac0_0;
    %assign/vec4 v0x7f8507809c70_0, 0;
    %load/vec4 v0x7f8507809b50_0;
    %assign/vec4 v0x7f8507809d10_0, 0;
    %load/vec4 v0x7f8507809be0_0;
    %assign/vec4 v0x7f8507809e40_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507809c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507809d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507809e40_0, 0;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f850780b670;
T_18 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f850780bbd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780be10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780bec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f850780bfd0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f850780ba10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x7f850780bc60_0;
    %load/vec4 v0x7f850780bcf0_0;
    %cmp/u;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0x7f850780bc60_0;
    %assign/vec4 v0x7f850780be10_0, 0;
    %load/vec4 v0x7f850780bcf0_0;
    %assign/vec4 v0x7f850780bec0_0, 0;
    %load/vec4 v0x7f850780bd80_0;
    %assign/vec4 v0x7f850780bfd0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7f850780bcf0_0;
    %assign/vec4 v0x7f850780be10_0, 0;
    %load/vec4 v0x7f850780bc60_0;
    %assign/vec4 v0x7f850780bec0_0, 0;
    %load/vec4 v0x7f850780bd80_0;
    %assign/vec4 v0x7f850780bfd0_0, 0;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7f850780ba10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f850780bd80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x7f850780bc60_0;
    %load/vec4 v0x7f850780bcf0_0;
    %cmp/u;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0x7f850780bcf0_0;
    %assign/vec4 v0x7f850780be10_0, 0;
    %load/vec4 v0x7f850780bc60_0;
    %assign/vec4 v0x7f850780bec0_0, 0;
    %load/vec4 v0x7f850780bd80_0;
    %assign/vec4 v0x7f850780bfd0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x7f850780bc60_0;
    %assign/vec4 v0x7f850780be10_0, 0;
    %load/vec4 v0x7f850780bcf0_0;
    %assign/vec4 v0x7f850780bec0_0, 0;
    %load/vec4 v0x7f850780bd80_0;
    %assign/vec4 v0x7f850780bfd0_0, 0;
T_18.9 ;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780be10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780bec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f850780bfd0_0, 0;
T_18.7 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f850780c780;
T_19 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f850780cd60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780d020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f850780d1c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f850780cb90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x7f850780cdf0_0;
    %load/vec4 v0x7f850780ce80_0;
    %cmp/u;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0x7f850780cdf0_0;
    %assign/vec4 v0x7f850780d020_0, 0;
    %load/vec4 v0x7f850780ce80_0;
    %assign/vec4 v0x7f850780d0b0_0, 0;
    %load/vec4 v0x7f850780cf10_0;
    %assign/vec4 v0x7f850780d1c0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x7f850780ce80_0;
    %assign/vec4 v0x7f850780d020_0, 0;
    %load/vec4 v0x7f850780cdf0_0;
    %assign/vec4 v0x7f850780d0b0_0, 0;
    %load/vec4 v0x7f850780cf10_0;
    %assign/vec4 v0x7f850780d1c0_0, 0;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7f850780cb90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f850780cf10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x7f850780cdf0_0;
    %load/vec4 v0x7f850780ce80_0;
    %cmp/u;
    %jmp/0xz  T_19.8, 5;
    %load/vec4 v0x7f850780ce80_0;
    %assign/vec4 v0x7f850780d020_0, 0;
    %load/vec4 v0x7f850780cdf0_0;
    %assign/vec4 v0x7f850780d0b0_0, 0;
    %load/vec4 v0x7f850780cf10_0;
    %assign/vec4 v0x7f850780d1c0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x7f850780cdf0_0;
    %assign/vec4 v0x7f850780d020_0, 0;
    %load/vec4 v0x7f850780ce80_0;
    %assign/vec4 v0x7f850780d0b0_0, 0;
    %load/vec4 v0x7f850780cf10_0;
    %assign/vec4 v0x7f850780d1c0_0, 0;
T_19.9 ;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780d020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f850780d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f850780d1c0_0, 0;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f850780f890;
T_20 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f850780fdf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507810040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078100f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507810200_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f850780fc30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x7f850780fe80_0;
    %load/vec4 v0x7f850780ff10_0;
    %cmp/u;
    %jmp/0xz  T_20.4, 5;
    %load/vec4 v0x7f850780fe80_0;
    %assign/vec4 v0x7f8507810040_0, 0;
    %load/vec4 v0x7f850780ff10_0;
    %assign/vec4 v0x7f85078100f0_0, 0;
    %load/vec4 v0x7f850780ffa0_0;
    %assign/vec4 v0x7f8507810200_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7f850780ff10_0;
    %assign/vec4 v0x7f8507810040_0, 0;
    %load/vec4 v0x7f850780fe80_0;
    %assign/vec4 v0x7f85078100f0_0, 0;
    %load/vec4 v0x7f850780ffa0_0;
    %assign/vec4 v0x7f8507810200_0, 0;
T_20.5 ;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7f850780fc30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f850780ffa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7f850780fe80_0;
    %load/vec4 v0x7f850780ff10_0;
    %cmp/u;
    %jmp/0xz  T_20.8, 5;
    %load/vec4 v0x7f850780ff10_0;
    %assign/vec4 v0x7f8507810040_0, 0;
    %load/vec4 v0x7f850780fe80_0;
    %assign/vec4 v0x7f85078100f0_0, 0;
    %load/vec4 v0x7f850780ffa0_0;
    %assign/vec4 v0x7f8507810200_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x7f850780fe80_0;
    %assign/vec4 v0x7f8507810040_0, 0;
    %load/vec4 v0x7f850780ff10_0;
    %assign/vec4 v0x7f85078100f0_0, 0;
    %load/vec4 v0x7f850780ffa0_0;
    %assign/vec4 v0x7f8507810200_0, 0;
T_20.9 ;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507810040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078100f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507810200_0, 0;
T_20.7 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f8507811910;
T_21 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507811e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078120f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507812180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507812290_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f8507811cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x7f8507811f00_0;
    %load/vec4 v0x7f8507811f90_0;
    %cmp/u;
    %jmp/0xz  T_21.4, 5;
    %load/vec4 v0x7f8507811f00_0;
    %assign/vec4 v0x7f85078120f0_0, 0;
    %load/vec4 v0x7f8507811f90_0;
    %assign/vec4 v0x7f8507812180_0, 0;
    %load/vec4 v0x7f8507812020_0;
    %assign/vec4 v0x7f8507812290_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x7f8507811f90_0;
    %assign/vec4 v0x7f85078120f0_0, 0;
    %load/vec4 v0x7f8507811f00_0;
    %assign/vec4 v0x7f8507812180_0, 0;
    %load/vec4 v0x7f8507812020_0;
    %assign/vec4 v0x7f8507812290_0, 0;
T_21.5 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7f8507811cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507812020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x7f8507811f00_0;
    %load/vec4 v0x7f8507811f90_0;
    %cmp/u;
    %jmp/0xz  T_21.8, 5;
    %load/vec4 v0x7f8507811f90_0;
    %assign/vec4 v0x7f85078120f0_0, 0;
    %load/vec4 v0x7f8507811f00_0;
    %assign/vec4 v0x7f8507812180_0, 0;
    %load/vec4 v0x7f8507812020_0;
    %assign/vec4 v0x7f8507812290_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x7f8507811f00_0;
    %assign/vec4 v0x7f85078120f0_0, 0;
    %load/vec4 v0x7f8507811f90_0;
    %assign/vec4 v0x7f8507812180_0, 0;
    %load/vec4 v0x7f8507812020_0;
    %assign/vec4 v0x7f8507812290_0, 0;
T_21.9 ;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078120f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507812180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507812290_0, 0;
T_21.7 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f8507813ba0;
T_22 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f8507814100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078143c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507814450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507814560_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f8507813f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x7f8507814190_0;
    %load/vec4 v0x7f8507814220_0;
    %cmp/u;
    %jmp/0xz  T_22.4, 5;
    %load/vec4 v0x7f8507814190_0;
    %assign/vec4 v0x7f85078143c0_0, 0;
    %load/vec4 v0x7f8507814220_0;
    %assign/vec4 v0x7f8507814450_0, 0;
    %load/vec4 v0x7f85078142b0_0;
    %assign/vec4 v0x7f8507814560_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7f8507814220_0;
    %assign/vec4 v0x7f85078143c0_0, 0;
    %load/vec4 v0x7f8507814190_0;
    %assign/vec4 v0x7f8507814450_0, 0;
    %load/vec4 v0x7f85078142b0_0;
    %assign/vec4 v0x7f8507814560_0, 0;
T_22.5 ;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7f8507813f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f85078142b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x7f8507814190_0;
    %load/vec4 v0x7f8507814220_0;
    %cmp/u;
    %jmp/0xz  T_22.8, 5;
    %load/vec4 v0x7f8507814220_0;
    %assign/vec4 v0x7f85078143c0_0, 0;
    %load/vec4 v0x7f8507814190_0;
    %assign/vec4 v0x7f8507814450_0, 0;
    %load/vec4 v0x7f85078142b0_0;
    %assign/vec4 v0x7f8507814560_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x7f8507814190_0;
    %assign/vec4 v0x7f85078143c0_0, 0;
    %load/vec4 v0x7f8507814220_0;
    %assign/vec4 v0x7f8507814450_0, 0;
    %load/vec4 v0x7f85078142b0_0;
    %assign/vec4 v0x7f8507814560_0, 0;
T_22.9 ;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078143c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507814450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8507814560_0, 0;
T_22.7 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f8507815c60;
T_23 ;
    %wait E_0x7f8505dc8c30;
    %load/vec4 v0x7f85078161c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507816400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078164b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f85078165c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7f8507816000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x7f8507816250_0;
    %load/vec4 v0x7f85078162e0_0;
    %cmp/u;
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v0x7f8507816250_0;
    %assign/vec4 v0x7f8507816400_0, 0;
    %load/vec4 v0x7f85078162e0_0;
    %assign/vec4 v0x7f85078164b0_0, 0;
    %load/vec4 v0x7f8507816370_0;
    %assign/vec4 v0x7f85078165c0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x7f85078162e0_0;
    %assign/vec4 v0x7f8507816400_0, 0;
    %load/vec4 v0x7f8507816250_0;
    %assign/vec4 v0x7f85078164b0_0, 0;
    %load/vec4 v0x7f8507816370_0;
    %assign/vec4 v0x7f85078165c0_0, 0;
T_23.5 ;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7f8507816000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8507816370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x7f8507816250_0;
    %load/vec4 v0x7f85078162e0_0;
    %cmp/u;
    %jmp/0xz  T_23.8, 5;
    %load/vec4 v0x7f85078162e0_0;
    %assign/vec4 v0x7f8507816400_0, 0;
    %load/vec4 v0x7f8507816250_0;
    %assign/vec4 v0x7f85078164b0_0, 0;
    %load/vec4 v0x7f8507816370_0;
    %assign/vec4 v0x7f85078165c0_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x7f8507816250_0;
    %assign/vec4 v0x7f8507816400_0, 0;
    %load/vec4 v0x7f85078162e0_0;
    %assign/vec4 v0x7f85078164b0_0, 0;
    %load/vec4 v0x7f8507816370_0;
    %assign/vec4 v0x7f85078165c0_0, 0;
T_23.9 ;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8507816400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f85078164b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f85078165c0_0, 0;
T_23.7 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f8505da7bb0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f850781ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f850781b1d0_0, 0, 1;
    %vpi_call 2 27 "$readmemh", "sort.mem", v0x7f850781b040 {0 0 0};
    %vpi_call 2 28 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f850781ae30_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x7f850781ae30_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7f850781ae30_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_24.1, 8;
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x7f850781b040, v0x7f850781ae30_0 > {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x7f850781b310, v0x7f850781ae30_0 > {0 0 0};
    %load/vec4 v0x7f850781ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f850781ae30_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_0x7f8505da7bb0;
T_25 ;
    %delay 10, 0;
    %load/vec4 v0x7f850781ad90_0;
    %inv;
    %store/vec4 v0x7f850781ad90_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f8505da7bb0;
T_26 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f850781aee0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7f8505da7bb0;
T_27 ;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f850781aee0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7f8505da7bb0;
T_28 ;
    %delay 10000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "sort_tb.v";
    "./sort.v";
    "./sort_stage.v";
    "./bm.v";
    "./bm_chann.v";
    "./bm_chann_unit.v";
    "./cae.v";
