// Seed: 4114710394
module module_0 ();
  wire id_1;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    input tri0 id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7
);
  wor  id_9;
  wire id_10;
  always_latch assert (id_6);
  always disable id_11;
  assign id_11 = id_5;
  assign id_1  = id_2 < 1'b0;
  if (id_2) begin : LABEL_0
    assign id_9 = id_11;
    wire id_12;
  end
  id_13 :
  assert property (@(posedge 1) id_9 & 1)
  else;
  wire id_14;
  module_0 modCall_1 ();
  id_15(
      .id_0("")
  );
endmodule
