// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_PE_4_14_s_HH_
#define _kernel0_PE_4_14_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kernel0_kernel0_fdiv_32ns_32ns_32_12_1.h"

namespace ap_rtl {

struct kernel0_PE_4_14_s : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fifo_V_in_V_dout;
    sc_in< sc_logic > fifo_V_in_V_empty_n;
    sc_out< sc_logic > fifo_V_in_V_read;
    sc_out< sc_lv<32> > fifo_V_out_V_din;
    sc_in< sc_logic > fifo_V_out_V_full_n;
    sc_out< sc_logic > fifo_V_out_V_write;
    sc_in< sc_lv<32> > fifo_U_tmp_1_in_V_dout;
    sc_in< sc_logic > fifo_U_tmp_1_in_V_empty_n;
    sc_out< sc_logic > fifo_U_tmp_1_in_V_read;
    sc_out< sc_lv<32> > fifo_U_tmp_1_out_V_din;
    sc_in< sc_logic > fifo_U_tmp_1_out_V_full_n;
    sc_out< sc_logic > fifo_U_tmp_1_out_V_write;
    sc_out< sc_lv<32> > fifo_L_drain_out_V_din;
    sc_in< sc_logic > fifo_L_drain_out_V_full_n;
    sc_out< sc_logic > fifo_L_drain_out_V_write;


    // Module declarations
    kernel0_PE_4_14_s(sc_module_name name);
    SC_HAS_PROCESS(kernel0_PE_4_14_s);

    ~kernel0_PE_4_14_s();

    sc_trace_file* mVcdFile;

    kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U1161;
    kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U1162;
    kernel0_kernel0_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* kernel0_fdiv_32ns_32ns_32_12_1_U1163;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_V_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431;
    sc_signal< sc_logic > fifo_V_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter25_reg;
    sc_signal< sc_logic > fifo_U_tmp_1_in_V_blk_n;
    sc_signal< sc_logic > fifo_U_tmp_1_out_V_blk_n;
    sc_signal< sc_logic > fifo_L_drain_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter13_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_predicate_op140_write_state16;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter2_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter3_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter4_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter5_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter6_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter7_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter8_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter9_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter10_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter11_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_134_pp0_iter12_reg;
    sc_signal< sc_lv<32> > local_L_tmp_14_0_0595_reg_146;
    sc_signal< sc_lv<32> > local_L_tmp_13_0_0594_reg_157;
    sc_signal< sc_lv<32> > local_L_tmp_12_0_0593_reg_168;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_0592_reg_179;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_0591_reg_190;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_0590_reg_201;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_0589_reg_212;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_0588_reg_223;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_0587_reg_234;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_0586_reg_245;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_0585_reg_256;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_0584_reg_267;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_0583_reg_278;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_0582_reg_289;
    sc_signal< sc_lv<32> > local_L_tmp_14_0_2_reg_349;
    sc_signal< sc_lv<32> > local_L_tmp_13_0_2_reg_404;
    sc_signal< sc_lv<32> > local_L_tmp_12_0_2_reg_459;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_2_reg_514;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_2_reg_569;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_2_reg_624;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_2_reg_679;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_2_reg_734;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_2_reg_789;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_2_reg_844;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_2_reg_899;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_2_reg_954;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_2_reg_1009;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_2_reg_1064;
    sc_signal< sc_lv<1> > icmp_ln315_fu_1131_p2;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1431_pp0_iter12_reg;
    sc_signal< sc_lv<5> > c2_V_fu_1137_p2;
    sc_signal< sc_lv<5> > c2_V_reg_1435;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_759_reg_1440;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_759_reg_1440_pp0_iter18_reg;
    sc_signal< sc_lv<5> > add_ln323_fu_1149_p2;
    sc_signal< sc_lv<5> > add_ln323_reg_1445;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter2_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter3_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter4_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter5_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter6_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter7_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter8_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter9_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter10_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter11_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter12_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1445_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln323_fu_1155_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1463_pp0_iter13_reg;
    sc_signal< sc_lv<32> > select_ln323_fu_1161_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_1468;
    sc_signal< sc_lv<32> > tmp_761_reg_1473;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_761_reg_1473_pp0_iter14_reg;
    sc_signal< sc_lv<32> > select_ln333_fu_1169_p3;
    sc_signal< sc_lv<32> > select_ln333_reg_1478;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1177_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1483_pp0_iter12_reg;
    sc_signal< sc_lv<32> > grp_fu_1127_p2;
    sc_signal< sc_lv<32> > tmp_152_reg_1492;
    sc_signal< sc_lv<1> > icmp_ln343_fu_1206_p2;
    sc_signal< sc_lv<1> > icmp_ln343_reg_1497;
    sc_signal< sc_lv<1> > icmp_ln891_fu_1211_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1502_pp0_iter24_reg;
    sc_signal< sc_lv<32> > select_ln343_824_fu_1398_p3;
    sc_signal< sc_lv<32> > select_ln343_824_reg_1506;
    sc_signal< sc_lv<32> > grp_fu_1123_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1511;
    sc_signal< sc_lv<32> > grp_fu_1119_p2;
    sc_signal< sc_lv<32> > tmp_62_reg_1516;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter13_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<5> > ap_phi_mux_p_0410_0_phi_fu_138_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_150_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_161_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_172_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_183_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_194_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_205_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_216_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_227_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_238_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_249_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_260_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_271_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_282_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_293_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln341_phi_fu_303_p30;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_phi_ln341_reg_300;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_14_0_2_reg_349;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_13_0_2_reg_404;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_12_0_2_reg_459;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_514;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_569;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_624;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_679;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_734;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_789;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_844;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_899;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_954;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_1009;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_1064;
    sc_signal< sc_lv<32> > local_prev_V_0_0_0579_fu_84;
    sc_signal< sc_lv<32> > local_U_tmp_0_1_0580_fu_88;
    sc_signal< sc_lv<32> > tmp_fu_92;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_local_L_tmp_0_0_0581_load;
    sc_signal< sc_lv<32> > tmp_758_fu_96;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > select_ln343_fu_1223_p3;
    sc_signal< sc_lv<1> > icmp_ln343_741_fu_1237_p2;
    sc_signal< sc_lv<32> > select_ln343_811_fu_1230_p3;
    sc_signal< sc_lv<1> > icmp_ln343_742_fu_1250_p2;
    sc_signal< sc_lv<32> > select_ln343_812_fu_1242_p3;
    sc_signal< sc_lv<1> > icmp_ln343_743_fu_1263_p2;
    sc_signal< sc_lv<32> > select_ln343_813_fu_1255_p3;
    sc_signal< sc_lv<1> > icmp_ln343_744_fu_1276_p2;
    sc_signal< sc_lv<32> > select_ln343_814_fu_1268_p3;
    sc_signal< sc_lv<1> > icmp_ln343_745_fu_1289_p2;
    sc_signal< sc_lv<32> > select_ln343_815_fu_1281_p3;
    sc_signal< sc_lv<1> > icmp_ln343_746_fu_1302_p2;
    sc_signal< sc_lv<32> > select_ln343_816_fu_1294_p3;
    sc_signal< sc_lv<1> > icmp_ln343_747_fu_1315_p2;
    sc_signal< sc_lv<32> > select_ln343_817_fu_1307_p3;
    sc_signal< sc_lv<1> > icmp_ln343_748_fu_1328_p2;
    sc_signal< sc_lv<32> > select_ln343_818_fu_1320_p3;
    sc_signal< sc_lv<1> > icmp_ln343_749_fu_1341_p2;
    sc_signal< sc_lv<32> > select_ln343_819_fu_1333_p3;
    sc_signal< sc_lv<1> > icmp_ln343_750_fu_1354_p2;
    sc_signal< sc_lv<32> > select_ln343_820_fu_1346_p3;
    sc_signal< sc_lv<1> > icmp_ln343_751_fu_1367_p2;
    sc_signal< sc_lv<32> > select_ln343_821_fu_1359_p3;
    sc_signal< sc_lv<1> > icmp_ln343_752_fu_1380_p2;
    sc_signal< sc_lv<32> > select_ln343_822_fu_1372_p3;
    sc_signal< sc_lv<1> > icmp_ln343_753_fu_1393_p2;
    sc_signal< sc_lv<32> > select_ln343_823_fu_1385_p3;
    sc_signal< sc_logic > grp_fu_1119_ce;
    sc_signal< sc_logic > grp_fu_1123_ce;
    sc_signal< sc_logic > grp_fu_1127_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1262;
    sc_signal< bool > ap_condition_608;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln323_fu_1149_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_1262();
    void thread_ap_condition_608();
    void thread_ap_condition_pp0_exit_iter13_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_194_p4();
    void thread_ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_183_p4();
    void thread_ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_172_p4();
    void thread_ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_161_p4();
    void thread_ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_150_p4();
    void thread_ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_293_p4();
    void thread_ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_282_p4();
    void thread_ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_271_p4();
    void thread_ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_260_p4();
    void thread_ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_249_p4();
    void thread_ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_238_p4();
    void thread_ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_227_p4();
    void thread_ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_216_p4();
    void thread_ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_205_p4();
    void thread_ap_phi_mux_p_0410_0_phi_fu_138_p4();
    void thread_ap_phi_mux_phi_ln341_phi_fu_303_p30();
    void thread_ap_phi_reg_pp0_iter0_phi_ln341_reg_300();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_569();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_514();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_12_0_2_reg_459();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_13_0_2_reg_404();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_14_0_2_reg_349();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_1064();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_1009();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_954();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_899();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_844();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_789();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_734();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_679();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_624();
    void thread_ap_predicate_op140_write_state16();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_local_L_tmp_0_0_0581_load();
    void thread_c2_V_fu_1137_p2();
    void thread_fifo_L_drain_out_V_blk_n();
    void thread_fifo_L_drain_out_V_din();
    void thread_fifo_L_drain_out_V_write();
    void thread_fifo_U_tmp_1_in_V_blk_n();
    void thread_fifo_U_tmp_1_in_V_read();
    void thread_fifo_U_tmp_1_out_V_blk_n();
    void thread_fifo_U_tmp_1_out_V_din();
    void thread_fifo_U_tmp_1_out_V_write();
    void thread_fifo_V_in_V_blk_n();
    void thread_fifo_V_in_V_read();
    void thread_fifo_V_out_V_blk_n();
    void thread_fifo_V_out_V_din();
    void thread_fifo_V_out_V_write();
    void thread_grp_fu_1119_ce();
    void thread_grp_fu_1123_ce();
    void thread_grp_fu_1127_ce();
    void thread_icmp_ln315_fu_1131_p2();
    void thread_icmp_ln323_fu_1155_p2();
    void thread_icmp_ln343_741_fu_1237_p2();
    void thread_icmp_ln343_742_fu_1250_p2();
    void thread_icmp_ln343_743_fu_1263_p2();
    void thread_icmp_ln343_744_fu_1276_p2();
    void thread_icmp_ln343_745_fu_1289_p2();
    void thread_icmp_ln343_746_fu_1302_p2();
    void thread_icmp_ln343_747_fu_1315_p2();
    void thread_icmp_ln343_748_fu_1328_p2();
    void thread_icmp_ln343_749_fu_1341_p2();
    void thread_icmp_ln343_750_fu_1354_p2();
    void thread_icmp_ln343_751_fu_1367_p2();
    void thread_icmp_ln343_752_fu_1380_p2();
    void thread_icmp_ln343_753_fu_1393_p2();
    void thread_icmp_ln343_fu_1206_p2();
    void thread_icmp_ln879_fu_1177_p2();
    void thread_icmp_ln891_fu_1211_p2();
    void thread_select_ln323_fu_1161_p3();
    void thread_select_ln333_fu_1169_p3();
    void thread_select_ln343_811_fu_1230_p3();
    void thread_select_ln343_812_fu_1242_p3();
    void thread_select_ln343_813_fu_1255_p3();
    void thread_select_ln343_814_fu_1268_p3();
    void thread_select_ln343_815_fu_1281_p3();
    void thread_select_ln343_816_fu_1294_p3();
    void thread_select_ln343_817_fu_1307_p3();
    void thread_select_ln343_818_fu_1320_p3();
    void thread_select_ln343_819_fu_1333_p3();
    void thread_select_ln343_820_fu_1346_p3();
    void thread_select_ln343_821_fu_1359_p3();
    void thread_select_ln343_822_fu_1372_p3();
    void thread_select_ln343_823_fu_1385_p3();
    void thread_select_ln343_824_fu_1398_p3();
    void thread_select_ln343_fu_1223_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
