/* May only be included by generated_dts_board.h */

/* SPDX-License-Identifier: Apache-2.0 */

/* Board level DTS fixup file */

#define DT_ETH_E1000_BASE_ADDRESS	DT_INTEL_E1000_FEBC0000_BASE_ADDRESS
#define DT_ETH_E1000_IRQ		DT_INTEL_E1000_FEBC0000_IRQ_0
#define DT_ETH_E1000_IRQ_PRIORITY	DT_INTEL_E1000_FEBC0000_IRQ_0_PRIORITY
#define DT_ETH_E1000_IRQ_FLAGS	DT_INTEL_E1000_FEBC0000_IRQ_0_SENSE

#define DT_FLASH_DEV_NAME	DT_ZEPHYR_SIM_FLASH_SIM_FLASH_LABEL

#define DT_FLASH_SIM_BASE_ADDRESS	DT_SOC_NV_FLASH_0_BASE_ADDRESS
#define DT_FLASH_SIM_ERASE_BLOCK_SIZE	DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE
#define DT_FLASH_SIM_SIZE		DT_SOC_NV_FLASH_0_SIZE
#define DT_FLASH_SIM_WRITE_BLOCK_SIZE	DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE

#define DT_FLASH_ERASE_BLOCK_SIZE	DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE
#define DT_FLASH_WRITE_BLOCK_SIZE	DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE

/* End of Board Level DTS fixup file */
/* SPDX-License-Identifier: Apache-2.0 */

/* SoC level DTS fixup file */

#define DT_UART_NS16550_PORT_0_BASE_ADDR	DT_NS16550_3F8_BASE_ADDRESS
#define DT_UART_NS16550_PORT_0_BAUD_RATE	DT_NS16550_3F8_CURRENT_SPEED
#define DT_UART_NS16550_PORT_0_NAME		DT_NS16550_3F8_LABEL
#define DT_UART_NS16550_PORT_0_IRQ		DT_NS16550_3F8_IRQ_0
#define DT_UART_NS16550_PORT_0_IRQ_PRI		DT_NS16550_3F8_IRQ_0_PRIORITY
#define DT_UART_NS16550_PORT_0_IRQ_FLAGS	DT_NS16550_3F8_IRQ_0_SENSE
#define DT_UART_NS16550_PORT_0_CLK_FREQ	DT_NS16550_3F8_CLOCK_FREQUENCY

#define DT_UART_NS16550_PORT_1_BASE_ADDR	DT_NS16550_2F8_BASE_ADDRESS
#define DT_UART_NS16550_PORT_1_BAUD_RATE	DT_NS16550_2F8_CURRENT_SPEED
#define DT_UART_NS16550_PORT_1_NAME		DT_NS16550_2F8_LABEL
#define DT_UART_NS16550_PORT_1_IRQ		DT_NS16550_2F8_IRQ_0
#define DT_UART_NS16550_PORT_1_IRQ_PRI		DT_NS16550_2F8_IRQ_0_PRIORITY
#define DT_UART_NS16550_PORT_1_IRQ_FLAGS	DT_NS16550_2F8_IRQ_0_SENSE
#define DT_UART_NS16550_PORT_1_CLK_FREQ	DT_NS16550_2F8_CLOCK_FREQUENCY

#define DT_PHYS_RAM_ADDR			CONFIG_SRAM_BASE_ADDRESS

#define DT_PHYS_LOAD_ADDR			CONFIG_FLASH_BASE_ADDRESS

#define DT_RAM_SIZE				CONFIG_SRAM_SIZE

#define DT_ROM_SIZE				CONFIG_FLASH_SIZE


#define DT_IOAPIC_BASE_ADDRESS		DT_INTEL_IOAPIC_FEC00000_BASE_ADDRESS

/* End of SoC Level DTS fixup file */
