# SHAâ€‘256 Hardware Implementation

A SystemVerilog hardware implementation of the SHAâ€‘256 cryptographic hash function with:

-  Preprocessing and control finiteâ€‘state machine (FSM)
-  Compression core implementing the SHAâ€‘256 round logic
-  Integrated and synthesized design for ICE40 FPGAs using Yosys / nextpnr
-  Verified functionality via comprehensive simulation and testbenches

This project targets FPGA hardware and is intended as a synthesizable core for learning, research, and integration into larger systems.

# ðŸ§  Overview

SHAâ€‘256 is a widely used cryptographic hash algorithm in the SHAâ€‘2 family that takes an arbitraryâ€‘length input and produces a fixed 256â€‘bit digest used for integrity, authentication, and digital signatures. 
Wikipedia

This implementation translates the standard SHAâ€‘256 algorithm into hardware logic, enabling accelerated hash computation without software overhead â€” ideal for embedded and securityâ€‘critical designs.

# ðŸš€ Features

- SystemVerilog RTL implementation

- Preprocessing block handling message padding and partitioning into 512â€‘bit blocks

- Control FSM sequencing the rounds of SHAâ€‘256

- Compression core that performs the 64â€‘round transform per message block

- Simulation testbenches exercising functionality for correctness

- Synthesis support with Yosys/nextpnr for ICE40 platforms

# ðŸ§ª Testing & Verification

Testbenches are included to verify:

- Correct SHAâ€‘256 output for known test vectors

- FSM control sequencing

- Compression core round consistency

- Run your simulator of choice with the provided testbenches to validate changes.
