<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2138" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2138{left:402px;bottom:68px;letter-spacing:0.1px;}
#t2_2138{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2138{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2138{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2138{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2138{left:359px;bottom:754px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2138{left:69px;bottom:671px;letter-spacing:-0.13px;}
#t8_2138{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t9_2138{left:69px;bottom:631px;letter-spacing:-0.18px;word-spacing:-0.77px;}
#ta_2138{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tb_2138{left:69px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tc_2138{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2138{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#te_2138{left:69px;bottom:535px;letter-spacing:-0.19px;}
#tf_2138{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tg_2138{left:69px;bottom:495px;letter-spacing:-0.3px;word-spacing:-0.86px;}
#th_2138{left:173px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#ti_2138{left:69px;bottom:478px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#tj_2138{left:69px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_2138{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tl_2138{left:69px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_2138{left:69px;bottom:399px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tn_2138{left:69px;bottom:382px;letter-spacing:-0.14px;}
#to_2138{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tp_2138{left:96px;bottom:336px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tq_2138{left:197px;bottom:343px;}
#tr_2138{left:206px;bottom:343px;}
#ts_2138{left:218px;bottom:336px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tt_2138{left:367px;bottom:343px;}
#tu_2138{left:376px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tv_2138{left:95px;bottom:313px;letter-spacing:-0.21px;word-spacing:-0.86px;}
#tw_2138{left:95px;bottom:290px;letter-spacing:-0.17px;}
#tx_2138{left:69px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#ty_2138{left:218px;bottom:274px;}
#tz_2138{left:233px;bottom:267px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t10_2138{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t11_2138{left:69px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t12_2138{left:69px;bottom:205px;letter-spacing:-0.17px;word-spacing:-0.67px;}
#t13_2138{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t14_2138{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t15_2138{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t16_2138{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t17_2138{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2138{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t19_2138{left:358px;bottom:1034px;letter-spacing:-0.15px;}
#t1a_2138{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1b_2138{left:432px;bottom:1050px;letter-spacing:-0.12px;}
#t1c_2138{left:557px;bottom:1065px;letter-spacing:-0.13px;}
#t1d_2138{left:78px;bottom:1011px;letter-spacing:-0.29px;word-spacing:0.17px;}
#t1e_2138{left:78px;bottom:995px;letter-spacing:-0.25px;}
#t1f_2138{left:169px;bottom:995px;letter-spacing:-0.21px;}
#t1g_2138{left:250px;bottom:995px;letter-spacing:-0.27px;}
#t1h_2138{left:78px;bottom:978px;letter-spacing:-0.23px;}
#t1i_2138{left:174px;bottom:978px;letter-spacing:-0.58px;}
#t1j_2138{left:313px;bottom:1011px;}
#t1k_2138{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1l_2138{left:432px;bottom:1011px;letter-spacing:-0.13px;}
#t1m_2138{left:432px;bottom:995px;letter-spacing:-0.15px;}
#t1n_2138{left:557px;bottom:1011px;letter-spacing:-0.13px;}
#t1o_2138{left:557px;bottom:995px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t1p_2138{left:557px;bottom:978px;letter-spacing:-0.11px;}
#t1q_2138{left:557px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_2138{left:78px;bottom:938px;letter-spacing:-0.29px;word-spacing:0.17px;}
#t1s_2138{left:78px;bottom:921px;letter-spacing:-0.25px;}
#t1t_2138{left:169px;bottom:921px;letter-spacing:-0.21px;}
#t1u_2138{left:250px;bottom:921px;letter-spacing:-0.26px;}
#t1v_2138{left:78px;bottom:904px;letter-spacing:-0.23px;}
#t1w_2138{left:174px;bottom:904px;letter-spacing:-0.58px;}
#t1x_2138{left:313px;bottom:938px;}
#t1y_2138{left:358px;bottom:938px;letter-spacing:-0.11px;}
#t1z_2138{left:432px;bottom:938px;letter-spacing:-0.13px;}
#t20_2138{left:432px;bottom:921px;letter-spacing:-0.15px;}
#t21_2138{left:557px;bottom:938px;letter-spacing:-0.13px;}
#t22_2138{left:557px;bottom:921px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t23_2138{left:557px;bottom:904px;letter-spacing:-0.11px;}
#t24_2138{left:557px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_2138{left:78px;bottom:865px;letter-spacing:-0.29px;word-spacing:0.17px;}
#t26_2138{left:78px;bottom:848px;letter-spacing:-0.25px;}
#t27_2138{left:168px;bottom:848px;letter-spacing:-0.21px;}
#t28_2138{left:248px;bottom:848px;letter-spacing:-0.25px;}
#t29_2138{left:78px;bottom:831px;letter-spacing:-0.24px;}
#t2a_2138{left:171px;bottom:831px;letter-spacing:-0.17px;}
#t2b_2138{left:207px;bottom:831px;letter-spacing:-0.55px;}
#t2c_2138{left:313px;bottom:865px;}
#t2d_2138{left:358px;bottom:865px;letter-spacing:-0.11px;}
#t2e_2138{left:432px;bottom:865px;letter-spacing:-0.15px;}
#t2f_2138{left:557px;bottom:865px;letter-spacing:-0.13px;}
#t2g_2138{left:557px;bottom:848px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t2h_2138{left:557px;bottom:831px;letter-spacing:-0.11px;}
#t2i_2138{left:557px;bottom:814px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_2138{left:83px;bottom:733px;letter-spacing:-0.15px;}
#t2k_2138{left:164px;bottom:733px;letter-spacing:-0.14px;}
#t2l_2138{left:269px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2m_2138{left:422px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2n_2138{left:581px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2o_2138{left:739px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2p_2138{left:98px;bottom:709px;}
#t2q_2138{left:171px;bottom:709px;letter-spacing:-0.09px;}
#t2r_2138{left:258px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_2138{left:413px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2t_2138{left:589px;bottom:709px;letter-spacing:-0.12px;}
#t2u_2138{left:760px;bottom:709px;letter-spacing:-0.12px;}

.s1_2138{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2138{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2138{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2138{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2138{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2138{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2138{font-size:11px;font-family:Verdana_5kr;color:#000;}
.s8_2138{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s9_2138{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_2138{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.t.v0_2138{transform:scaleX(0.96);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2138" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

@font-face {
	font-family: Verdana_5kr;
	src: url("fonts/Verdana_5kr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2138Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2138" style="-webkit-user-select: none;"><object width="935" height="1210" data="2138/2138.svg" type="image/svg+xml" id="pdf2138" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2138" class="t s1_2138">VRNDSCALEPH—Round Packed FP16 Values to Include a Given Number of Fraction Bits </span>
<span id="t2_2138" class="t s2_2138">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2138" class="t s1_2138">5-662 </span><span id="t4_2138" class="t s1_2138">Vol. 2C </span>
<span id="t5_2138" class="t s3_2138">VRNDSCALEPH—Round Packed FP16 Values to Include a Given Number of Fraction Bits </span>
<span id="t6_2138" class="t s4_2138">Instruction Operand Encoding </span>
<span id="t7_2138" class="t s5_2138">Description </span>
<span id="t8_2138" class="t s6_2138">This instruction rounds the FP16 values in the source operand by the rounding mode specified in the immediate </span>
<span id="t9_2138" class="t s6_2138">operand (see Table 5-22) and places the result in the destination operand. The destination operand is conditionally </span>
<span id="ta_2138" class="t s6_2138">updated according to the writemask. </span>
<span id="tb_2138" class="t s6_2138">The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by </span>
<span id="tc_2138" class="t s6_2138">imm8[7:4] (to be included in the result), and returns the result as an FP16 value. </span>
<span id="td_2138" class="t s6_2138">Note that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] </span>
<span id="te_2138" class="t s6_2138">value). </span>
<span id="tf_2138" class="t s6_2138">The immediate operand also specifies control fields for the rounding operation. Three bit fields are defined and </span>
<span id="tg_2138" class="t s6_2138">shown in Table </span><span id="th_2138" class="t s6_2138">5-22, “Imm8 Controls for VRNDSCALEPH/VRNDSCALESH.” Bit 3 of the immediate byte controls the </span>
<span id="ti_2138" class="t s6_2138">processor behavior for a precision exception, bit 2 selects the source of rounding mode control, and bits 1:0 specify </span>
<span id="tj_2138" class="t s6_2138">a non-sticky rounding-mode value. </span>
<span id="tk_2138" class="t s6_2138">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="tl_2138" class="t s6_2138">SNaN then it will be converted to a QNaN. </span>
<span id="tm_2138" class="t s6_2138">The sign of the result of this instruction is preserved, including the sign of zero. Special cases are described in Table </span>
<span id="tn_2138" class="t s6_2138">5-23. </span>
<span id="to_2138" class="t s6_2138">The formula of the operation on each data element for VRNDSCALEPH is </span>
<span id="tp_2138" class="t s6_2138">ROUND(x) = 2 </span>
<span id="tq_2138" class="t s7_2138">−</span><span id="tr_2138" class="t s8_2138">M </span>
<span id="ts_2138" class="t s6_2138">*Round_to_INT(x * 2 </span>
<span id="tt_2138" class="t s8_2138">M </span>
<span id="tu_2138" class="t s6_2138">, round_ctrl), </span>
<span id="tv_2138" class="t s6_2138">round_ctrl = imm[3:0]; </span>
<span id="tw_2138" class="t s6_2138">M=imm[7:4]; </span>
<span id="tx_2138" class="t s6_2138">The operation of x * 2 </span>
<span id="ty_2138" class="t s8_2138">M </span>
<span id="tz_2138" class="t s6_2138">is computed as if the exponent range is unlimited (i.e., no overflow ever occurs). </span>
<span id="t10_2138" class="t s6_2138">If this instruction encoding’s SPE bit (bit 3) in the immediate operand is 1, VRNDSCALEPH can set MXCSR.UE </span>
<span id="t11_2138" class="t s6_2138">without MXCSR.PE. </span>
<span id="t12_2138" class="t s6_2138">EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="t13_2138" class="t s9_2138">Opcode/ </span>
<span id="t14_2138" class="t s9_2138">Instruction </span>
<span id="t15_2138" class="t s9_2138">Op/ </span>
<span id="t16_2138" class="t s9_2138">En </span>
<span id="t17_2138" class="t s9_2138">64/32 </span>
<span id="t18_2138" class="t s9_2138">bit Mode </span>
<span id="t19_2138" class="t s9_2138">Support </span>
<span id="t1a_2138" class="t s9_2138">CPUID Feature </span>
<span id="t1b_2138" class="t s9_2138">Flag </span>
<span id="t1c_2138" class="t s9_2138">Description </span>
<span id="t1d_2138" class="t sa_2138">EVEX.128.NP.0F3A.W0 08 /r /ib </span>
<span id="t1e_2138" class="t v0_2138 sa_2138">VRNDSCALEPH </span><span id="t1f_2138" class="t v0_2138 sa_2138">xmm1{k1}{z}, </span><span id="t1g_2138" class="t v0_2138 sa_2138">xmm2/ </span>
<span id="t1h_2138" class="t v0_2138 sa_2138">m128/m16bcst, </span><span id="t1i_2138" class="t v0_2138 sa_2138">imm8 </span>
<span id="t1j_2138" class="t sa_2138">A </span><span id="t1k_2138" class="t sa_2138">V/V </span><span id="t1l_2138" class="t sa_2138">AVX512-FP16 </span>
<span id="t1m_2138" class="t sa_2138">AVX512VL </span>
<span id="t1n_2138" class="t sa_2138">Round packed FP16 values in xmm2/m128/ </span>
<span id="t1o_2138" class="t sa_2138">m16bcst to a number of fraction bits specified by </span>
<span id="t1p_2138" class="t sa_2138">the imm8 field. Store the result in xmm1 subject </span>
<span id="t1q_2138" class="t sa_2138">to writemask k1. </span>
<span id="t1r_2138" class="t sa_2138">EVEX.256.NP.0F3A.W0 08 /r /ib </span>
<span id="t1s_2138" class="t v0_2138 sa_2138">VRNDSCALEPH </span><span id="t1t_2138" class="t v0_2138 sa_2138">ymm1{k1}{z}, </span><span id="t1u_2138" class="t v0_2138 sa_2138">ymm2/ </span>
<span id="t1v_2138" class="t v0_2138 sa_2138">m256/m16bcst, </span><span id="t1w_2138" class="t v0_2138 sa_2138">imm8 </span>
<span id="t1x_2138" class="t sa_2138">A </span><span id="t1y_2138" class="t sa_2138">V/V </span><span id="t1z_2138" class="t sa_2138">AVX512-FP16 </span>
<span id="t20_2138" class="t sa_2138">AVX512VL </span>
<span id="t21_2138" class="t sa_2138">Round packed FP16 values in ymm2/m256/ </span>
<span id="t22_2138" class="t sa_2138">m16bcst to a number of fraction bits specified by </span>
<span id="t23_2138" class="t sa_2138">the imm8 field. Store the result in ymm1 subject </span>
<span id="t24_2138" class="t sa_2138">to writemask k1. </span>
<span id="t25_2138" class="t sa_2138">EVEX.512.NP.0F3A.W0 08 /r /ib </span>
<span id="t26_2138" class="t v0_2138 sa_2138">VRNDSCALEPH </span><span id="t27_2138" class="t v0_2138 sa_2138">zmm1{k1}{z}, </span><span id="t28_2138" class="t v0_2138 sa_2138">zmm2/ </span>
<span id="t29_2138" class="t v0_2138 sa_2138">m512/m16bcst </span><span id="t2a_2138" class="t v0_2138 sa_2138">{sae}, </span><span id="t2b_2138" class="t v0_2138 sa_2138">imm8 </span>
<span id="t2c_2138" class="t sa_2138">A </span><span id="t2d_2138" class="t sa_2138">V/V </span><span id="t2e_2138" class="t sa_2138">AVX512-FP16 </span><span id="t2f_2138" class="t sa_2138">Round packed FP16 values in zmm2/m512/ </span>
<span id="t2g_2138" class="t sa_2138">m16bcst to a number of fraction bits specified by </span>
<span id="t2h_2138" class="t sa_2138">the imm8 field. Store the result in zmm1 subject </span>
<span id="t2i_2138" class="t sa_2138">to writemask k1. </span>
<span id="t2j_2138" class="t s9_2138">Op/En </span><span id="t2k_2138" class="t s9_2138">Tuple </span><span id="t2l_2138" class="t s9_2138">Operand 1 </span><span id="t2m_2138" class="t s9_2138">Operand 2 </span><span id="t2n_2138" class="t s9_2138">Operand 3 </span><span id="t2o_2138" class="t s9_2138">Operand 4 </span>
<span id="t2p_2138" class="t sa_2138">A </span><span id="t2q_2138" class="t sa_2138">Full </span><span id="t2r_2138" class="t sa_2138">ModRM:reg (w) </span><span id="t2s_2138" class="t sa_2138">ModRM:r/m (r) </span><span id="t2t_2138" class="t sa_2138">imm8 (r) </span><span id="t2u_2138" class="t sa_2138">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
