Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Apr 12 01:23:13 2025
| Host         : LAPTOP-KQ544FO5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mainDesign_wrapper_methodology_drc_routed.rpt -pb mainDesign_wrapper_methodology_drc_routed.pb -rpx mainDesign_wrapper_methodology_drc_routed.rpx
| Design       : mainDesign_wrapper
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -waveform {0.000 5.000} [get_ports CLK100MHZ] (Source: D:/Vivado projects/constraint_file/example/Nexys-Video-Master.xdc (Line: 9))
Previous: create_clock -period 10.000 [get_ports CLK100MHZ] (Source: d:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.xdc (Line: 53))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -waveform {0.000 5.000} [get_ports CLK100MHZ] (Source: D:/Vivado projects/constraint_file/example/Nexys-Video-Master.xdc (Line: 9))
Previous: create_clock -period 10.000 [get_ports CLK100MHZ] (Source: d:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.xdc (Line: 53))
Related violations: <none>


