 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : vlsu_cam_top
Version: U-2022.12
Date   : Mon Jul  3 19:44:39 2023
****************************************

Operating Conditions: SSG_0P81V_0P00V_0P00V_0P00V_125C   Library: gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
Wire Load Model Mode: enclosed

  Startpoint: read_data_i[1][45]
              (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  read_data_i[1][45] (in)                                 0.00       0.30 r
  asic_model_gen.memory_core/read_data_i[1][45] (memory_core_instance)
                                                          0.00       0.30 r
  asic_model_gen.memory_core/U777/X (HDBSLT20_INV_1)      0.06       0.36 f
  asic_model_gen.memory_core/U779/X (HDBSLT20_BUF_1)      0.04       0.40 f
  asic_model_gen.memory_core/U3084/X (HDBSLT20_OAI22_MM_0P5)
                                                          0.01       0.41 r
  asic_model_gen.memory_core/U3085/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.43 f
  asic_model_gen.memory_core/U3086/X (HDBSLT20_OAI221_1)
                                                          0.01       0.44 r
  asic_model_gen.memory_core/U3087/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.46 f
  asic_model_gen.memory_core/U303/X (HDBSLT20_ND4_MM_1)
                                                          0.01       0.47 r
  asic_model_gen.memory_core/U3119/X (HDBSLT20_NR4_0P75)
                                                          0.01       0.48 f
  asic_model_gen.memory_core/match_line[1][10] (memory_core_instance)
                                                          0.00       0.48 f
  U1690/X (HDBSLT20_ND2_1)                                0.01       0.49 r
  U2213/X (HDBSLT20_OAI22_MM_0P5)                         0.01       0.51 f
  U2217/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U1531/X (HDBSLT20_AOI221_0P5)                           0.03       0.57 f
  U1825/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2306/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2307/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U2309/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1605/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1604/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1601/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1598/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1596/X (HDBSLT20_NR2_1)                                0.01       0.69 r
  U1595/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1591/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1590/X (HDBSLT20_ND2_MM_1)                             0.01       0.73 f
  U1588/X (HDBSLT20_NR2_1)                                0.01       0.74 r
  U1586/X (HDBSLT20_ND2_MM_1)                             0.01       0.75 f
  U1584/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U2378/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1580/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1762/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U1577/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U1575/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1573/X (HDBSLT20_NR2_1)                                0.01       0.84 r
  U2121/X (HDBSLT20_AN2_1)                                0.02       0.86 r
  U2396/X (HDBSLT20_AOI31_1)                              0.02       0.87 f
  U2398/X (HDBSLT20_ND4_2)                                0.01       0.89 r
  U1523/X (HDBSLT20_ND2_2)                                0.01       0.90 f
  U1553/X (HDBSLT20_OAI21_1P5)                            0.01       0.91 r
  U1747/X (HDBSLT20_AOI21_2)                              0.01       0.92 f
  U1743/X (HDBSLT20_OAI21_1P5)                            0.01       0.93 r
  U2400/X (HDBSLT20_EN2_V2_1)                             0.02       0.94 r
  U2126/X (HDBSLT20_AN2_1)                                0.01       0.96 r
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.96 r
  data arrival time                                                  0.96

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  head_i[1] (in)                                          0.00       0.30 r
  U1539/X (HDBSLT20_NR2_1)                                0.01       0.31 f
  U1547/X (HDBSLT20_AN2_1)                                0.07       0.38 f
  U2163/X (HDBSLT20_INV_1)                                0.10       0.48 r
  U2539/X (HDBSLT20_OAI22_MM_0P5)                         0.03       0.51 f
  U1910/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U2547/X (HDBSLT20_AOI221_0P5)                           0.03       0.56 f
  U1827/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2548/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2549/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U1612/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1787/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1785/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1599/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1597/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1529/X (HDBSLT20_NR2_MM_1)                             0.01       0.68 r
  U1593/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1592/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1589/X (HDBSLT20_ND2_1)                                0.01       0.72 f
  U1587/X (HDBSLT20_NR2_1)                                0.01       0.73 r
  U1585/X (HDBSLT20_ND2_1)                                0.01       0.75 f
  U1528/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U1583/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1527/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1761/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U2633/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U2636/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1757/X (HDBSLT20_NR2_1P5)                              0.01       0.84 r
  U2116/X (HDBSLT20_AN2_1)                                0.02       0.85 r
  U2639/X (HDBSLT20_AOI31_1)                              0.01       0.86 f
  U1752/X (HDBSLT20_ND4_MM_1)                             0.01       0.88 r
  U1558/X (HDBSLT20_ND2_MM_1)                             0.01       0.89 f
  U1555/X (HDBSLT20_INV_0P75)                             0.01       0.90 r
  U1746/X (HDBSLT20_AOI21_2)                              0.01       0.91 f
  U1744/X (HDBSLT20_OAI21_2)                              0.01       0.92 r
  U1742/X (HDBSLT20_AOI21_1)                              0.01       0.93 f
  U2654/X (HDBSLT20_EN2_V2_1)                             0.01       0.94 r
  U2125/X (HDBSLT20_AN2_1)                                0.01       0.96 r
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.96 r
  data arrival time                                                  0.96

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  head_i[1] (in)                                          0.00       0.30 r
  U1539/X (HDBSLT20_NR2_1)                                0.01       0.31 f
  U1547/X (HDBSLT20_AN2_1)                                0.07       0.38 f
  U2163/X (HDBSLT20_INV_1)                                0.10       0.48 r
  U2539/X (HDBSLT20_OAI22_MM_0P5)                         0.03       0.51 f
  U1910/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U2547/X (HDBSLT20_AOI221_0P5)                           0.03       0.56 f
  U1827/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2548/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2549/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U1612/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1787/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1785/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1599/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1597/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1529/X (HDBSLT20_NR2_MM_1)                             0.01       0.68 r
  U1593/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1592/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1589/X (HDBSLT20_ND2_1)                                0.01       0.72 f
  U1587/X (HDBSLT20_NR2_1)                                0.01       0.73 r
  U1585/X (HDBSLT20_ND2_1)                                0.01       0.75 f
  U1528/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U1583/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1527/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1761/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U2633/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U2636/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1757/X (HDBSLT20_NR2_1P5)                              0.01       0.84 r
  U2116/X (HDBSLT20_AN2_1)                                0.02       0.85 r
  U2639/X (HDBSLT20_AOI31_1)                              0.01       0.86 f
  U1752/X (HDBSLT20_ND4_MM_1)                             0.01       0.88 r
  U1558/X (HDBSLT20_ND2_MM_1)                             0.01       0.89 f
  U1555/X (HDBSLT20_INV_0P75)                             0.01       0.90 r
  U1746/X (HDBSLT20_AOI21_2)                              0.01       0.91 f
  U1744/X (HDBSLT20_OAI21_2)                              0.01       0.92 r
  U2859/X (HDBSLT20_EN2_V2_1)                             0.02       0.93 r
  U2860/X (HDBSLT20_AN2_1)                                0.01       0.95 r
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.95 r
  data arrival time                                                  0.95

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: read_data_i[1][45]
              (input port clocked by clk_core)
  Endpoint: mdata_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  read_data_i[1][45] (in)                                 0.00       0.30 r
  asic_model_gen.memory_core/read_data_i[1][45] (memory_core_instance)
                                                          0.00       0.30 r
  asic_model_gen.memory_core/U777/X (HDBSLT20_INV_1)      0.06       0.36 f
  asic_model_gen.memory_core/U779/X (HDBSLT20_BUF_1)      0.04       0.40 f
  asic_model_gen.memory_core/U3084/X (HDBSLT20_OAI22_MM_0P5)
                                                          0.01       0.41 r
  asic_model_gen.memory_core/U3085/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.43 f
  asic_model_gen.memory_core/U3086/X (HDBSLT20_OAI221_1)
                                                          0.01       0.44 r
  asic_model_gen.memory_core/U3087/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.46 f
  asic_model_gen.memory_core/U303/X (HDBSLT20_ND4_MM_1)
                                                          0.01       0.47 r
  asic_model_gen.memory_core/U3119/X (HDBSLT20_NR4_0P75)
                                                          0.01       0.48 f
  asic_model_gen.memory_core/match_line[1][10] (memory_core_instance)
                                                          0.00       0.48 f
  U1690/X (HDBSLT20_ND2_1)                                0.01       0.49 r
  U2213/X (HDBSLT20_OAI22_MM_0P5)                         0.01       0.51 f
  U2217/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U1531/X (HDBSLT20_AOI221_0P5)                           0.03       0.57 f
  U1825/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2306/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2307/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U2309/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1605/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1604/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1601/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1598/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1596/X (HDBSLT20_NR2_1)                                0.01       0.69 r
  U1595/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1591/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1590/X (HDBSLT20_ND2_MM_1)                             0.01       0.73 f
  U1588/X (HDBSLT20_NR2_1)                                0.01       0.74 r
  U1586/X (HDBSLT20_ND2_MM_1)                             0.01       0.75 f
  U1584/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U2378/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1580/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1762/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U1577/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U1575/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1573/X (HDBSLT20_NR2_1)                                0.01       0.84 r
  U2121/X (HDBSLT20_AN2_1)                                0.02       0.86 r
  U2396/X (HDBSLT20_AOI31_1)                              0.02       0.87 f
  U2398/X (HDBSLT20_ND4_2)                                0.01       0.89 r
  U1749/X (HDBSLT20_NR2_2)                                0.01       0.89 f
  U1518/X (HDBSLT20_INV_0P75)                             0.01       0.90 r
  U1549/X (HDBSLT20_AOI21_1)                              0.01       0.91 f
  U2857/X (HDBSLT20_EO2_V2_1)                             0.01       0.93 r
  U2858/X (HDBSLT20_AN2_1)                                0.02       0.94 r
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: read_data_i[0][19]
              (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 f
  read_data_i[0][19] (in)                                 0.00       0.30 f
  asic_model_gen.memory_core/read_data_i[0][19] (memory_core_instance)
                                                          0.00       0.30 f
  asic_model_gen.memory_core/U929/X (HDBSLT20_INV_1)      0.05       0.35 r
  asic_model_gen.memory_core/U930/X (HDBSLT20_BUF_1)      0.05       0.40 r
  asic_model_gen.memory_core/U3361/X (HDBSLT20_OAI22_MM_0P5)
                                                          0.02       0.42 f
  asic_model_gen.memory_core/U3362/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.44 r
  asic_model_gen.memory_core/U3363/X (HDBSLT20_OAI221_1)
                                                          0.02       0.46 f
  asic_model_gen.memory_core/U3364/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.48 r
  asic_model_gen.memory_core/U251/X (HDBSLT20_ND4_MM_1)
                                                          0.02       0.50 f
  asic_model_gen.memory_core/U3401/X (HDBSLT20_NR4_0P75)
                                                          0.02       0.52 r
  asic_model_gen.memory_core/match_line[0][12] (memory_core_instance)
                                                          0.00       0.52 r
  U1714/X (HDBSLT20_ND2_1)                                0.03       0.55 f
  U2778/X (HDBSLT20_INV_0P75)                             0.01       0.56 r
  U2779/X (HDBSLT20_AOI2222_V2_0P5)                       0.03       0.59 f
  U2780/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.60 r
  U2781/X (HDBSLT20_OA21B_1)                              0.01       0.61 f
  U2835/X (HDBSLT20_OAI211_0P75)                          0.01       0.62 r
  U2836/X (HDBSLT20_OAI32_1)                              0.02       0.64 f
  U1613/X (HDBSLT20_AOI31_0P75)                           0.01       0.65 r
  U2838/X (HDBSLT20_OAOI211_1)                            0.01       0.66 f
  U2839/X (HDBSLT20_NR2_1)                                0.01       0.67 r
  U2840/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.68 f
  U2841/X (HDBSLT20_AOAI211_1)                            0.01       0.70 r
  U2843/X (HDBSLT20_AOAI211_1)                            0.02       0.71 f
  U2845/X (HDBSLT20_AOAI211_1)                            0.01       0.73 r
  U2846/X (HDBSLT20_AOAI211_1)                            0.02       0.74 f
  U2847/X (HDBSLT20_AOAI211_1)                            0.01       0.76 r
  U2848/X (HDBSLT20_AOAI211_1)                            0.02       0.78 f
  U2849/X (HDBSLT20_AOAI211_1)                            0.01       0.79 r
  U1774/X (HDBSLT20_AOI21_1)                              0.01       0.80 f
  U1525/X (HDBSLT20_NR2_MM_1)                             0.02       0.83 r
  U2854/X (HDBSLT20_MAJI3_1)                              0.02       0.85 f
  U2124/CO (HDBSLT20_ADDF_V1_1)                           0.03       0.88 f
  U2865/CO (HDBSLT20_ADDF_V1_1)                           0.03       0.90 f
  U2866/X (HDBSLT20_EO2_V2_1)                             0.01       0.91 r
  U1758/X (HDBSLT20_AOAI211_0P75)                         0.01       0.93 f
  U1572/X (HDBSLT20_AOI31_0P75)                           0.01       0.94 r
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: read_data_i[1][45]
              (input port clocked by clk_core)
  Endpoint: mdata_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  read_data_i[1][45] (in)                                 0.00       0.30 r
  asic_model_gen.memory_core/read_data_i[1][45] (memory_core_instance)
                                                          0.00       0.30 r
  asic_model_gen.memory_core/U777/X (HDBSLT20_INV_1)      0.06       0.36 f
  asic_model_gen.memory_core/U779/X (HDBSLT20_BUF_1)      0.04       0.40 f
  asic_model_gen.memory_core/U3084/X (HDBSLT20_OAI22_MM_0P5)
                                                          0.01       0.41 r
  asic_model_gen.memory_core/U3085/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.43 f
  asic_model_gen.memory_core/U3086/X (HDBSLT20_OAI221_1)
                                                          0.01       0.44 r
  asic_model_gen.memory_core/U3087/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.46 f
  asic_model_gen.memory_core/U303/X (HDBSLT20_ND4_MM_1)
                                                          0.01       0.47 r
  asic_model_gen.memory_core/U3119/X (HDBSLT20_NR4_0P75)
                                                          0.01       0.48 f
  asic_model_gen.memory_core/match_line[1][10] (memory_core_instance)
                                                          0.00       0.48 f
  U1690/X (HDBSLT20_ND2_1)                                0.01       0.49 r
  U2213/X (HDBSLT20_OAI22_MM_0P5)                         0.01       0.51 f
  U2217/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U1531/X (HDBSLT20_AOI221_0P5)                           0.03       0.57 f
  U1825/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2306/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2307/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U2309/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1605/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1604/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1601/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1598/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1596/X (HDBSLT20_NR2_1)                                0.01       0.69 r
  U1595/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1591/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1590/X (HDBSLT20_ND2_MM_1)                             0.01       0.73 f
  U1588/X (HDBSLT20_NR2_1)                                0.01       0.74 r
  U1586/X (HDBSLT20_ND2_MM_1)                             0.01       0.75 f
  U1584/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U2378/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1580/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1762/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U1577/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U1575/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1573/X (HDBSLT20_NR2_1)                                0.01       0.84 r
  U2121/X (HDBSLT20_AN2_1)                                0.02       0.86 r
  U2396/X (HDBSLT20_AOI31_1)                              0.02       0.87 f
  U2398/X (HDBSLT20_ND4_2)                                0.01       0.89 r
  U1523/X (HDBSLT20_ND2_2)                                0.01       0.90 f
  U1553/X (HDBSLT20_OAI21_1P5)                            0.01       0.91 r
  U1747/X (HDBSLT20_AOI21_2)                              0.01       0.92 f
  U2861/X (HDBSLT20_EO2_V2_1)                             0.01       0.93 r
  U2862/X (HDBSLT20_AN2_1)                                0.02       0.94 r
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: read_data_i[1][45]
              (input port clocked by clk_core)
  Endpoint: mdata_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  read_data_i[1][45] (in)                                 0.00       0.30 r
  asic_model_gen.memory_core/read_data_i[1][45] (memory_core_instance)
                                                          0.00       0.30 r
  asic_model_gen.memory_core/U777/X (HDBSLT20_INV_1)      0.06       0.36 f
  asic_model_gen.memory_core/U779/X (HDBSLT20_BUF_1)      0.04       0.40 f
  asic_model_gen.memory_core/U3084/X (HDBSLT20_OAI22_MM_0P5)
                                                          0.01       0.41 r
  asic_model_gen.memory_core/U3085/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.43 f
  asic_model_gen.memory_core/U3086/X (HDBSLT20_OAI221_1)
                                                          0.01       0.44 r
  asic_model_gen.memory_core/U3087/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.46 f
  asic_model_gen.memory_core/U303/X (HDBSLT20_ND4_MM_1)
                                                          0.01       0.47 r
  asic_model_gen.memory_core/U3119/X (HDBSLT20_NR4_0P75)
                                                          0.01       0.48 f
  asic_model_gen.memory_core/match_line[1][10] (memory_core_instance)
                                                          0.00       0.48 f
  U1690/X (HDBSLT20_ND2_1)                                0.01       0.49 r
  U2213/X (HDBSLT20_OAI22_MM_0P5)                         0.01       0.51 f
  U2217/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U1531/X (HDBSLT20_AOI221_0P5)                           0.03       0.57 f
  U1825/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2306/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2307/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U2309/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1605/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1604/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1601/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1598/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1596/X (HDBSLT20_NR2_1)                                0.01       0.69 r
  U1595/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1591/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1590/X (HDBSLT20_ND2_MM_1)                             0.01       0.73 f
  U1588/X (HDBSLT20_NR2_1)                                0.01       0.74 r
  U1586/X (HDBSLT20_ND2_MM_1)                             0.01       0.75 f
  U1584/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U2378/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1580/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1762/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U1577/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U1575/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1573/X (HDBSLT20_NR2_1)                                0.01       0.84 r
  U2121/X (HDBSLT20_AN2_1)                                0.02       0.86 r
  U2396/X (HDBSLT20_AOI31_1)                              0.02       0.87 f
  U2398/X (HDBSLT20_ND4_2)                                0.01       0.89 r
  U1749/X (HDBSLT20_NR2_2)                                0.01       0.89 f
  U1518/X (HDBSLT20_INV_0P75)                             0.01       0.90 r
  U1548/X (HDBSLT20_ND2_1)                                0.01       0.91 f
  U2709/X (HDBSLT20_EN2_V2_1)                             0.01       0.92 r
  U2710/X (HDBSLT20_AN2_1)                                0.01       0.94 r
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  head_i[1] (in)                                          0.00       0.30 r
  U1539/X (HDBSLT20_NR2_1)                                0.01       0.31 f
  U1547/X (HDBSLT20_AN2_1)                                0.07       0.38 f
  U2163/X (HDBSLT20_INV_1)                                0.10       0.48 r
  U2539/X (HDBSLT20_OAI22_MM_0P5)                         0.03       0.51 f
  U1910/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U2547/X (HDBSLT20_AOI221_0P5)                           0.03       0.56 f
  U1827/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2548/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2549/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U1612/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1787/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1785/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1599/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1597/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1529/X (HDBSLT20_NR2_MM_1)                             0.01       0.68 r
  U1593/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1592/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1589/X (HDBSLT20_ND2_1)                                0.01       0.72 f
  U1587/X (HDBSLT20_NR2_1)                                0.01       0.73 r
  U1585/X (HDBSLT20_ND2_1)                                0.01       0.75 f
  U1528/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U1583/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1527/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1761/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U2633/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U2636/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1757/X (HDBSLT20_NR2_1P5)                              0.01       0.84 r
  U2116/X (HDBSLT20_AN2_1)                                0.02       0.85 r
  U2639/X (HDBSLT20_AOI31_1)                              0.01       0.86 f
  U1752/X (HDBSLT20_ND4_MM_1)                             0.01       0.88 r
  U1558/X (HDBSLT20_ND2_MM_1)                             0.01       0.89 f
  U1555/X (HDBSLT20_INV_0P75)                             0.01       0.90 r
  U1746/X (HDBSLT20_AOI21_2)                              0.01       0.91 f
  U2852/X (HDBSLT20_EO2_V2_1)                             0.01       0.92 r
  U2853/X (HDBSLT20_AN2_1)                                0.02       0.93 r
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.93 r
  data arrival time                                                  0.93

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  head_i[1] (in)                                          0.00       0.30 r
  U1539/X (HDBSLT20_NR2_1)                                0.01       0.31 f
  U1547/X (HDBSLT20_AN2_1)                                0.07       0.38 f
  U2163/X (HDBSLT20_INV_1)                                0.10       0.48 r
  U2539/X (HDBSLT20_OAI22_MM_0P5)                         0.03       0.51 f
  U1910/X (HDBSLT20_NR4_0P75)                             0.03       0.54 r
  U2547/X (HDBSLT20_AOI221_0P5)                           0.03       0.56 f
  U1827/X (HDBSLT20_AOI21_0P75)                           0.01       0.58 r
  U2548/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.59 f
  U2549/X (HDBSLT20_NR2_1)                                0.01       0.61 r
  U1612/X (HDBSLT20_ND2_MM_1)                             0.01       0.62 f
  U1787/X (HDBSLT20_NR2B_1)                               0.01       0.63 r
  U1785/X (HDBSLT20_ND3_1)                                0.02       0.65 f
  U1599/X (HDBSLT20_NR2B_1)                               0.01       0.66 r
  U1597/X (HDBSLT20_ND2_1)                                0.01       0.67 f
  U1529/X (HDBSLT20_NR2_MM_1)                             0.01       0.68 r
  U1593/X (HDBSLT20_ND2B_V1_1)                            0.01       0.70 f
  U1592/X (HDBSLT20_NR2_1)                                0.01       0.71 r
  U1589/X (HDBSLT20_ND2_1)                                0.01       0.72 f
  U1587/X (HDBSLT20_NR2_1)                                0.01       0.73 r
  U1585/X (HDBSLT20_ND2_1)                                0.01       0.75 f
  U1528/X (HDBSLT20_NR2B_1)                               0.01       0.76 r
  U1583/X (HDBSLT20_ND2_1)                                0.01       0.77 f
  U1527/X (HDBSLT20_NR2_1)                                0.01       0.79 r
  U1761/X (HDBSLT20_ND2_MM_1)                             0.01       0.80 f
  U2633/X (HDBSLT20_NR2_1)                                0.01       0.81 r
  U2636/X (HDBSLT20_ND2_1)                                0.01       0.83 f
  U1757/X (HDBSLT20_NR2_1P5)                              0.01       0.84 r
  U2116/X (HDBSLT20_AN2_1)                                0.02       0.85 r
  U2639/X (HDBSLT20_AOI31_1)                              0.01       0.86 f
  U1752/X (HDBSLT20_ND4_MM_1)                             0.01       0.88 r
  U2117/X (HDBSLT20_OR2_1)                                0.02       0.89 r
  U1748/X (HDBSLT20_ND2_MM_1)                             0.01       0.91 f
  U2707/X (HDBSLT20_EN2_V2_1)                             0.01       0.92 r
  U2708/X (HDBSLT20_AN2_1)                                0.01       0.93 r
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.93 r
  data arrival time                                                  0.93

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: read_data_i[0][19]
              (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_core)
  Path Group: I2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 f
  read_data_i[0][19] (in)                                 0.00       0.30 f
  asic_model_gen.memory_core/read_data_i[0][19] (memory_core_instance)
                                                          0.00       0.30 f
  asic_model_gen.memory_core/U929/X (HDBSLT20_INV_1)      0.05       0.35 r
  asic_model_gen.memory_core/U930/X (HDBSLT20_BUF_1)      0.05       0.40 r
  asic_model_gen.memory_core/U3361/X (HDBSLT20_OAI22_MM_0P5)
                                                          0.02       0.42 f
  asic_model_gen.memory_core/U3362/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.44 r
  asic_model_gen.memory_core/U3363/X (HDBSLT20_OAI221_1)
                                                          0.02       0.46 f
  asic_model_gen.memory_core/U3364/X (HDBSLT20_AOI221_0P5)
                                                          0.02       0.48 r
  asic_model_gen.memory_core/U251/X (HDBSLT20_ND4_MM_1)
                                                          0.02       0.50 f
  asic_model_gen.memory_core/U3401/X (HDBSLT20_NR4_0P75)
                                                          0.02       0.52 r
  asic_model_gen.memory_core/match_line[0][12] (memory_core_instance)
                                                          0.00       0.52 r
  U1714/X (HDBSLT20_ND2_1)                                0.03       0.55 f
  U2778/X (HDBSLT20_INV_0P75)                             0.01       0.56 r
  U2779/X (HDBSLT20_AOI2222_V2_0P5)                       0.03       0.59 f
  U2780/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.60 r
  U2781/X (HDBSLT20_OA21B_1)                              0.01       0.61 f
  U2835/X (HDBSLT20_OAI211_0P75)                          0.01       0.62 r
  U2836/X (HDBSLT20_OAI32_1)                              0.02       0.64 f
  U1613/X (HDBSLT20_AOI31_0P75)                           0.01       0.65 r
  U2838/X (HDBSLT20_OAOI211_1)                            0.01       0.66 f
  U2839/X (HDBSLT20_NR2_1)                                0.01       0.67 r
  U2840/X (HDBSLT20_OAI21_MM_0P5)                         0.01       0.68 f
  U2841/X (HDBSLT20_AOAI211_1)                            0.01       0.70 r
  U2843/X (HDBSLT20_AOAI211_1)                            0.02       0.71 f
  U2845/X (HDBSLT20_AOAI211_1)                            0.01       0.73 r
  U2846/X (HDBSLT20_AOAI211_1)                            0.02       0.74 f
  U2847/X (HDBSLT20_AOAI211_1)                            0.01       0.76 r
  U2848/X (HDBSLT20_AOAI211_1)                            0.02       0.78 f
  U2849/X (HDBSLT20_AOAI211_1)                            0.01       0.79 r
  U1774/X (HDBSLT20_AOI21_1)                              0.01       0.80 f
  U1525/X (HDBSLT20_NR2_MM_1)                             0.02       0.83 r
  U2854/X (HDBSLT20_MAJI3_1)                              0.02       0.85 f
  U2124/CO (HDBSLT20_ADDF_V1_1)                           0.03       0.88 f
  U2865/S (HDBSLT20_ADDF_V1_1)                            0.02       0.90 f
  U1576/X (HDBSLT20_NR2_1)                                0.01       0.91 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)                0.00       0.91 r
  data arrival time                                                  0.91

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.03       0.97
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.97 r
  library setup time                                     -0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: mdata_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[1][4]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[1][4]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[1][4] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[1][3]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[1][3]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[1][3] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[1][2]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[1][2]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[1][2] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[1][1]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[1][1]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[1][1] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[1][0]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[1][0]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[1][0] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[0][4]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[0][4]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[0][4] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[0][3]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[0][3]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[0][3] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[0][2]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[0][2]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[0][2] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[0][1]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[0][1]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[0][1] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: mdata_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: match_data_o[0][0]
            (output port clocked by clk_core)
  Path Group: R2O
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)               0.00       0.00 r
  mdata_reg[0][0]/Q (HDBSLT20_FDPRBQ_V2_1)                0.04       0.04 f
  match_data_o[0][0] (out)                                0.00       0.04 f
  data arrival time                                                  0.04

  clock clk_core (rise edge)                              1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[10].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][10]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][10]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][10] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1075/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[10].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[10].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[9].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][9]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][9]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][9] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1076/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[9].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[9].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[8].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][8]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][8]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][8] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1077/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[8].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[8].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[7].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][7]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][7]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][7] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1078/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[7].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[7].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[6].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][6]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][6]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][6] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1079/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[6].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[6].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][5] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1080/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[4].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][4] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1081/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[4].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[4].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[3].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][3] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1082/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[3].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[3].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[2].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][2] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1083/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[2].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[2].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[1].memory_cell/cam_memory_reg
            (positive level-sensitive latch clocked by clk_core)
  Path Group: R2R
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vlsu_cam_top       ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C
  memory_core_instance
                     ZeroWLM               gf22nsdvlogl20hdl116a_SSG_0P81V_0P00V_0P00V_0P00V_125C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asic_model_gen.write_data_ffs/data_delayed_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                          0.00       0.00 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                          0.04       0.04 f
  asic_model_gen.memory_core/write_data_i[0][1] (memory_core_instance)
                                                          0.00       0.04 f
  asic_model_gen.memory_core/U1084/X (HDBSLT20_BUF_D_4)
                                                          0.02       0.06 f
  asic_model_gen.memory_core/word[0].word_bits[1].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_core (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.03      -0.03
  asic_model_gen.memory_core/word[0].word_bits[1].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                          0.00      -0.03 r
  time borrowed from endpoint                             0.09       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_core nominal pulse width                            0.50   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         0.49   
  --------------------------------------------------------------
  actual time borrow                                      0.09   
  clock uncertainty                                      -0.03   
  --------------------------------------------------------------
  time given to startpoint                                0.06   
  --------------------------------------------------------------


1
