
f0discovery-drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000898  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000958  08000958  00010958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000964  08000964  0001096c  2**0
                  CONTENTS
  4 .ARM          00000000  08000964  08000964  0001096c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000964  0800096c  0001096c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000964  08000964  00010964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000968  08000968  00010968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001096c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800096c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800096c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001096c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001727  00000000  00000000  00010994  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000041a  00000000  00000000  000120bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000150  00000000  00000000  000124d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000118  00000000  00000000  00012628  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001fd2  00000000  00000000  00012740  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000011b9  00000000  00000000  00014712  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000086a5  00000000  00000000  000158cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001df70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003e0  00000000  00000000  0001dfec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000940 	.word	0x08000940

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	08000940 	.word	0x08000940

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <delay>:
 * ALT function mode: 0
 */


void delay(void)
{
 8000118:	b580      	push	{r7, lr}
 800011a:	b082      	sub	sp, #8
 800011c:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 800011e:	2300      	movs	r3, #0
 8000120:	607b      	str	r3, [r7, #4]
 8000122:	e002      	b.n	800012a <delay+0x12>
 8000124:	687b      	ldr	r3, [r7, #4]
 8000126:	3301      	adds	r3, #1
 8000128:	607b      	str	r3, [r7, #4]
 800012a:	687b      	ldr	r3, [r7, #4]
 800012c:	4a03      	ldr	r2, [pc, #12]	; (800013c <delay+0x24>)
 800012e:	4293      	cmp	r3, r2
 8000130:	d9f8      	bls.n	8000124 <delay+0xc>
}
 8000132:	46c0      	nop			; (mov r8, r8)
 8000134:	46bd      	mov	sp, r7
 8000136:	b002      	add	sp, #8
 8000138:	bd80      	pop	{r7, pc}
 800013a:	46c0      	nop			; (mov r8, r8)
 800013c:	0003d08f 	.word	0x0003d08f

08000140 <SPI2_GPIOInits>:

void SPI2_GPIOInits(void)
{
 8000140:	b580      	push	{r7, lr}
 8000142:	b084      	sub	sp, #16
 8000144:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 8000146:	1d3b      	adds	r3, r7, #4
 8000148:	4a14      	ldr	r2, [pc, #80]	; (800019c <SPI2_GPIOInits+0x5c>)
 800014a:	601a      	str	r2, [r3, #0]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800014c:	1d3b      	adds	r3, r7, #4
 800014e:	2202      	movs	r2, #2
 8000150:	715a      	strb	r2, [r3, #5]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 0;
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	725a      	strb	r2, [r3, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000158:	1d3b      	adds	r3, r7, #4
 800015a:	2200      	movs	r2, #0
 800015c:	721a      	strb	r2, [r3, #8]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPPD;
 800015e:	1d3b      	adds	r3, r7, #4
 8000160:	2200      	movs	r2, #0
 8000162:	71da      	strb	r2, [r3, #7]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000164:	1d3b      	adds	r3, r7, #4
 8000166:	2202      	movs	r2, #2
 8000168:	719a      	strb	r2, [r3, #6]

	/* SCLK */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 800016a:	1d3b      	adds	r3, r7, #4
 800016c:	220d      	movs	r2, #13
 800016e:	711a      	strb	r2, [r3, #4]
	GPIO_Init(&SPIPins);
 8000170:	1d3b      	adds	r3, r7, #4
 8000172:	0018      	movs	r0, r3
 8000174:	f000 f914 	bl	80003a0 <GPIO_Init>

	/* MOSI */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000178:	1d3b      	adds	r3, r7, #4
 800017a:	220f      	movs	r2, #15
 800017c:	711a      	strb	r2, [r3, #4]
	GPIO_Init(&SPIPins);
 800017e:	1d3b      	adds	r3, r7, #4
 8000180:	0018      	movs	r0, r3
 8000182:	f000 f90d 	bl	80003a0 <GPIO_Init>
	/* MISO */
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
	//GPIO_Init(&SPIPins);

	/* NSS */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000186:	1d3b      	adds	r3, r7, #4
 8000188:	220c      	movs	r2, #12
 800018a:	711a      	strb	r2, [r3, #4]
	GPIO_Init(&SPIPins);
 800018c:	1d3b      	adds	r3, r7, #4
 800018e:	0018      	movs	r0, r3
 8000190:	f000 f906 	bl	80003a0 <GPIO_Init>
}
 8000194:	46c0      	nop			; (mov r8, r8)
 8000196:	46bd      	mov	sp, r7
 8000198:	b004      	add	sp, #16
 800019a:	bd80      	pop	{r7, pc}
 800019c:	48000400 	.word	0x48000400

080001a0 <SPI2_Inits>:

void SPI2_Inits(void)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b084      	sub	sp, #16
 80001a4:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 80001a6:	1d3b      	adds	r3, r7, #4
 80001a8:	4a0f      	ldr	r2, [pc, #60]	; (80001e8 <SPI2_Inits+0x48>)
 80001aa:	601a      	str	r2, [r3, #0]
	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 80001ac:	1d3b      	adds	r3, r7, #4
 80001ae:	2201      	movs	r2, #1
 80001b0:	715a      	strb	r2, [r3, #5]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 80001b2:	1d3b      	adds	r3, r7, #4
 80001b4:	2201      	movs	r2, #1
 80001b6:	711a      	strb	r2, [r3, #4]
	SPI2Handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2202      	movs	r2, #2
 80001bc:	719a      	strb	r2, [r3, #6]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 80001be:	1d3b      	adds	r3, r7, #4
 80001c0:	2200      	movs	r2, #0
 80001c2:	71da      	strb	r2, [r3, #7]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	721a      	strb	r2, [r3, #8]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 80001ca:	1d3b      	adds	r3, r7, #4
 80001cc:	2200      	movs	r2, #0
 80001ce:	725a      	strb	r2, [r3, #9]
	SPI2Handle.SPIConfig.SPI_SSM = SPI_SSM_DI; /* hardware slave management is enabled*/
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	2200      	movs	r2, #0
 80001d4:	729a      	strb	r2, [r3, #10]

	SPI_Init(&SPI2Handle);
 80001d6:	1d3b      	adds	r3, r7, #4
 80001d8:	0018      	movs	r0, r3
 80001da:	f000 fab9 	bl	8000750 <SPI_Init>
}
 80001de:	46c0      	nop			; (mov r8, r8)
 80001e0:	46bd      	mov	sp, r7
 80001e2:	b004      	add	sp, #16
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	46c0      	nop			; (mov r8, r8)
 80001e8:	40003800 	.word	0x40003800

080001ec <main>:

	GPIO_Init(&gpioButton);
}

int main(void)
{
 80001ec:	b590      	push	{r4, r7, lr}
 80001ee:	b085      	sub	sp, #20
 80001f0:	af00      	add	r7, sp, #0
	char user_data[] = "Hello world";
 80001f2:	003b      	movs	r3, r7
 80001f4:	4a21      	ldr	r2, [pc, #132]	; (800027c <main+0x90>)
 80001f6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80001f8:	c313      	stmia	r3!, {r0, r1, r4}

	/*This function is used to initialize the GPIO pins to behave as SPI2 pins*/
	SPI2_GPIOInits();
 80001fa:	f7ff ffa1 	bl	8000140 <SPI2_GPIOInits>

	SPI2_Inits();
 80001fe:	f7ff ffcf 	bl	80001a0 <SPI2_Inits>
	 * making SSOE 1 does NSS output enable.
	 * The NSS pin is automatically managed by the hardware.
	 * i.e. when SPE=1, NSS will be pulled to low
	 * and NSS pin will be high when SPE=0
	 */
	SPI_SSOEConfig(SPI2, ENABLE);
 8000202:	4b1f      	ldr	r3, [pc, #124]	; (8000280 <main+0x94>)
 8000204:	2101      	movs	r1, #1
 8000206:	0018      	movs	r0, r3
 8000208:	f000 fb58 	bl	80008bc <SPI_SSOEConfig>

	while(1)
	{

		while( !GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0) );
 800020c:	46c0      	nop			; (mov r8, r8)
 800020e:	2390      	movs	r3, #144	; 0x90
 8000210:	05db      	lsls	r3, r3, #23
 8000212:	2100      	movs	r1, #0
 8000214:	0018      	movs	r0, r3
 8000216:	f000 fa55 	bl	80006c4 <GPIO_ReadFromInputPin>
 800021a:	1e03      	subs	r3, r0, #0
 800021c:	d0f7      	beq.n	800020e <main+0x22>

		delay();
 800021e:	f7ff ff7b 	bl	8000118 <delay>

		/* Enable the SPI2 peripheral */
		SPI_PeripheralControl(SPI2, ENABLE);
 8000222:	4b17      	ldr	r3, [pc, #92]	; (8000280 <main+0x94>)
 8000224:	2101      	movs	r1, #1
 8000226:	0018      	movs	r0, r3
 8000228:	f000 fb2b 	bl	8000882 <SPI_PeripheralControl>

		// first send length information
		uint8_t dataLen = strlen(user_data);
 800022c:	003b      	movs	r3, r7
 800022e:	0018      	movs	r0, r3
 8000230:	f7ff ff6a 	bl	8000108 <strlen>
 8000234:	0002      	movs	r2, r0
 8000236:	210f      	movs	r1, #15
 8000238:	187b      	adds	r3, r7, r1
 800023a:	701a      	strb	r2, [r3, #0]
		SPI_SendData(SPI2, dataLen, 1);
 800023c:	187b      	adds	r3, r7, r1
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	0019      	movs	r1, r3
 8000242:	4b0f      	ldr	r3, [pc, #60]	; (8000280 <main+0x94>)
 8000244:	2201      	movs	r2, #1
 8000246:	0018      	movs	r0, r3
 8000248:	f000 fae5 	bl	8000816 <SPI_SendData>

		SPI_SendData(SPI2, (uint8_t*)user_data, strlen(user_data));
 800024c:	003b      	movs	r3, r7
 800024e:	0018      	movs	r0, r3
 8000250:	f7ff ff5a 	bl	8000108 <strlen>
 8000254:	0002      	movs	r2, r0
 8000256:	003b      	movs	r3, r7
 8000258:	4809      	ldr	r0, [pc, #36]	; (8000280 <main+0x94>)
 800025a:	0019      	movs	r1, r3
 800025c:	f000 fadb 	bl	8000816 <SPI_SendData>

		while( SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG) );
 8000260:	46c0      	nop			; (mov r8, r8)
 8000262:	4b07      	ldr	r3, [pc, #28]	; (8000280 <main+0x94>)
 8000264:	2180      	movs	r1, #128	; 0x80
 8000266:	0018      	movs	r0, r3
 8000268:	f000 fac4 	bl	80007f4 <SPI_GetFlagStatus>
 800026c:	1e03      	subs	r3, r0, #0
 800026e:	d1f8      	bne.n	8000262 <main+0x76>

		SPI_PeripheralControl(SPI2, DISABLE);
 8000270:	4b03      	ldr	r3, [pc, #12]	; (8000280 <main+0x94>)
 8000272:	2100      	movs	r1, #0
 8000274:	0018      	movs	r0, r3
 8000276:	f000 fb04 	bl	8000882 <SPI_PeripheralControl>
	{
 800027a:	e7c7      	b.n	800020c <main+0x20>
 800027c:	08000958 	.word	0x08000958
 8000280:	40003800 	.word	0x40003800

08000284 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000284:	480d      	ldr	r0, [pc, #52]	; (80002bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000286:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000288:	e000      	b.n	800028c <Reset_Handler+0x8>
 800028a:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800028c:	480c      	ldr	r0, [pc, #48]	; (80002c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800028e:	490d      	ldr	r1, [pc, #52]	; (80002c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000290:	4a0d      	ldr	r2, [pc, #52]	; (80002c8 <LoopForever+0xe>)
  movs r3, #0
 8000292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000294:	e002      	b.n	800029c <LoopCopyDataInit>

08000296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029a:	3304      	adds	r3, #4

0800029c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800029c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800029e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a0:	d3f9      	bcc.n	8000296 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a2:	4a0a      	ldr	r2, [pc, #40]	; (80002cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a4:	4c0a      	ldr	r4, [pc, #40]	; (80002d0 <LoopForever+0x16>)
  movs r3, #0
 80002a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002a8:	e001      	b.n	80002ae <LoopFillZerobss>

080002aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002ac:	3204      	adds	r2, #4

080002ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b0:	d3fb      	bcc.n	80002aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b2:	f000 fb21 	bl	80008f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002b6:	f7ff ff99 	bl	80001ec <main>

080002ba <LoopForever>:

LoopForever:
    b LoopForever
 80002ba:	e7fe      	b.n	80002ba <LoopForever>
  ldr   r0, =_estack
 80002bc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80002c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002c8:	0800096c 	.word	0x0800096c
  ldr r2, =_sbss
 80002cc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d0:	2000001c 	.word	0x2000001c

080002d4 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d4:	e7fe      	b.n	80002d4 <ADC_COMP_IRQHandler>
	...

080002d8 <GPIO_PeriClockControl>:
 * @return 			- none
 *
 * @Note			- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	000a      	movs	r2, r1
 80002e2:	1cfb      	adds	r3, r7, #3
 80002e4:	701a      	strb	r2, [r3, #0]
	if(EnorDi == ENABLE)
 80002e6:	1cfb      	adds	r3, r7, #3
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d147      	bne.n	800037e <GPIO_PeriClockControl+0xa6>
	{
		if(pGPIOx == GPIOA)
 80002ee:	687a      	ldr	r2, [r7, #4]
 80002f0:	2390      	movs	r3, #144	; 0x90
 80002f2:	05db      	lsls	r3, r3, #23
 80002f4:	429a      	cmp	r2, r3
 80002f6:	d107      	bne.n	8000308 <GPIO_PeriClockControl+0x30>
		{
			GPIOA_PCLOCK_ENABLE();
 80002f8:	4b23      	ldr	r3, [pc, #140]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 80002fa:	695a      	ldr	r2, [r3, #20]
 80002fc:	4b22      	ldr	r3, [pc, #136]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 80002fe:	2180      	movs	r1, #128	; 0x80
 8000300:	0289      	lsls	r1, r1, #10
 8000302:	430a      	orrs	r2, r1
 8000304:	615a      	str	r2, [r3, #20]
	}
	else
	{
		// use macros to disable as in above code
	}
}
 8000306:	e03a      	b.n	800037e <GPIO_PeriClockControl+0xa6>
		else if(pGPIOx == GPIOB)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a20      	ldr	r2, [pc, #128]	; (800038c <GPIO_PeriClockControl+0xb4>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d107      	bne.n	8000320 <GPIO_PeriClockControl+0x48>
			GPIOB_PCLOCK_ENABLE();
 8000310:	4b1d      	ldr	r3, [pc, #116]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 8000312:	695a      	ldr	r2, [r3, #20]
 8000314:	4b1c      	ldr	r3, [pc, #112]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 8000316:	2180      	movs	r1, #128	; 0x80
 8000318:	02c9      	lsls	r1, r1, #11
 800031a:	430a      	orrs	r2, r1
 800031c:	615a      	str	r2, [r3, #20]
}
 800031e:	e02e      	b.n	800037e <GPIO_PeriClockControl+0xa6>
		else if(pGPIOx == GPIOC)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	4a1b      	ldr	r2, [pc, #108]	; (8000390 <GPIO_PeriClockControl+0xb8>)
 8000324:	4293      	cmp	r3, r2
 8000326:	d107      	bne.n	8000338 <GPIO_PeriClockControl+0x60>
			GPIOC_PCLOCK_ENABLE();
 8000328:	4b17      	ldr	r3, [pc, #92]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 800032a:	695a      	ldr	r2, [r3, #20]
 800032c:	4b16      	ldr	r3, [pc, #88]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 800032e:	2180      	movs	r1, #128	; 0x80
 8000330:	0309      	lsls	r1, r1, #12
 8000332:	430a      	orrs	r2, r1
 8000334:	615a      	str	r2, [r3, #20]
}
 8000336:	e022      	b.n	800037e <GPIO_PeriClockControl+0xa6>
		else if(pGPIOx == GPIOD)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a16      	ldr	r2, [pc, #88]	; (8000394 <GPIO_PeriClockControl+0xbc>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d107      	bne.n	8000350 <GPIO_PeriClockControl+0x78>
			GPIOD_PCLOCK_ENABLE();
 8000340:	4b11      	ldr	r3, [pc, #68]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 8000342:	695a      	ldr	r2, [r3, #20]
 8000344:	4b10      	ldr	r3, [pc, #64]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 8000346:	2180      	movs	r1, #128	; 0x80
 8000348:	0349      	lsls	r1, r1, #13
 800034a:	430a      	orrs	r2, r1
 800034c:	615a      	str	r2, [r3, #20]
}
 800034e:	e016      	b.n	800037e <GPIO_PeriClockControl+0xa6>
		else if(pGPIOx == GPIOE)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a11      	ldr	r2, [pc, #68]	; (8000398 <GPIO_PeriClockControl+0xc0>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d107      	bne.n	8000368 <GPIO_PeriClockControl+0x90>
			GPIOE_PCLOCK_ENABLE();
 8000358:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 800035a:	695a      	ldr	r2, [r3, #20]
 800035c:	4b0a      	ldr	r3, [pc, #40]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 800035e:	2180      	movs	r1, #128	; 0x80
 8000360:	0389      	lsls	r1, r1, #14
 8000362:	430a      	orrs	r2, r1
 8000364:	615a      	str	r2, [r3, #20]
}
 8000366:	e00a      	b.n	800037e <GPIO_PeriClockControl+0xa6>
		else if(pGPIOx == GPIOF)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	4a0c      	ldr	r2, [pc, #48]	; (800039c <GPIO_PeriClockControl+0xc4>)
 800036c:	4293      	cmp	r3, r2
 800036e:	d106      	bne.n	800037e <GPIO_PeriClockControl+0xa6>
			GPIOF_PCLOCK_ENABLE();
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 8000372:	695a      	ldr	r2, [r3, #20]
 8000374:	4b04      	ldr	r3, [pc, #16]	; (8000388 <GPIO_PeriClockControl+0xb0>)
 8000376:	2180      	movs	r1, #128	; 0x80
 8000378:	03c9      	lsls	r1, r1, #15
 800037a:	430a      	orrs	r2, r1
 800037c:	615a      	str	r2, [r3, #20]
}
 800037e:	46c0      	nop			; (mov r8, r8)
 8000380:	46bd      	mov	sp, r7
 8000382:	b002      	add	sp, #8
 8000384:	bd80      	pop	{r7, pc}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	40021000 	.word	0x40021000
 800038c:	48000400 	.word	0x48000400
 8000390:	48000800 	.word	0x48000800
 8000394:	48000c00 	.word	0x48000c00
 8000398:	48001000 	.word	0x48001000
 800039c:	48001400 	.word	0x48001400

080003a0 <GPIO_Init>:

/*
 * Init and De-Init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003a0:	b5b0      	push	{r4, r5, r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80003a8:	2300      	movs	r3, #0
 80003aa:	617b      	str	r3, [r7, #20]

	/* Enable the peripheral clock */
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2101      	movs	r1, #1
 80003b2:	0018      	movs	r0, r3
 80003b4:	f7ff ff90 	bl	80002d8 <GPIO_PeriClockControl>

	// 1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	795b      	ldrb	r3, [r3, #5]
 80003bc:	2b03      	cmp	r3, #3
 80003be:	d81f      	bhi.n	8000400 <GPIO_Init+0x60>
	{
		// non-interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	795b      	ldrb	r3, [r3, #5]
 80003c4:	001a      	movs	r2, r3
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	791b      	ldrb	r3, [r3, #4]
 80003ca:	005b      	lsls	r3, r3, #1
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0013      	movs	r3, r2
 80003d0:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	681a      	ldr	r2, [r3, #0]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	791b      	ldrb	r3, [r3, #4]
 80003dc:	0019      	movs	r1, r3
 80003de:	2303      	movs	r3, #3
 80003e0:	408b      	lsls	r3, r1
 80003e2:	43db      	mvns	r3, r3
 80003e4:	0019      	movs	r1, r3
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	400a      	ands	r2, r1
 80003ec:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	6819      	ldr	r1, [r3, #0]
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	697a      	ldr	r2, [r7, #20]
 80003fa:	430a      	orrs	r2, r1
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	e0a9      	b.n	8000554 <GPIO_Init+0x1b4>
	}
	else
	{
		if(GPIO_MODE_IT_FT == pGPIOHandle->GPIO_PinConfig.GPIO_PinMode)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	795b      	ldrb	r3, [r3, #5]
 8000404:	2b04      	cmp	r3, #4
 8000406:	d117      	bne.n	8000438 <GPIO_Init+0x98>
		{
			/* 1. Configure the FTSR */
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000408:	4ba6      	ldr	r3, [pc, #664]	; (80006a4 <GPIO_Init+0x304>)
 800040a:	68da      	ldr	r2, [r3, #12]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	791b      	ldrb	r3, [r3, #4]
 8000410:	0019      	movs	r1, r3
 8000412:	2301      	movs	r3, #1
 8000414:	408b      	lsls	r3, r1
 8000416:	0019      	movs	r1, r3
 8000418:	4ba2      	ldr	r3, [pc, #648]	; (80006a4 <GPIO_Init+0x304>)
 800041a:	430a      	orrs	r2, r1
 800041c:	60da      	str	r2, [r3, #12]
			/* Clear the corresponding RTSR bit */
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800041e:	4ba1      	ldr	r3, [pc, #644]	; (80006a4 <GPIO_Init+0x304>)
 8000420:	689a      	ldr	r2, [r3, #8]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	791b      	ldrb	r3, [r3, #4]
 8000426:	0019      	movs	r1, r3
 8000428:	2301      	movs	r3, #1
 800042a:	408b      	lsls	r3, r1
 800042c:	43db      	mvns	r3, r3
 800042e:	0019      	movs	r1, r3
 8000430:	4b9c      	ldr	r3, [pc, #624]	; (80006a4 <GPIO_Init+0x304>)
 8000432:	400a      	ands	r2, r1
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	e035      	b.n	80004a4 <GPIO_Init+0x104>
		}
		else if(GPIO_MODE_IT_RT == pGPIOHandle->GPIO_PinConfig.GPIO_PinMode)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	795b      	ldrb	r3, [r3, #5]
 800043c:	2b05      	cmp	r3, #5
 800043e:	d117      	bne.n	8000470 <GPIO_Init+0xd0>
		{
			/* 1. Configure the RTSR */
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000440:	4b98      	ldr	r3, [pc, #608]	; (80006a4 <GPIO_Init+0x304>)
 8000442:	689a      	ldr	r2, [r3, #8]
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	791b      	ldrb	r3, [r3, #4]
 8000448:	0019      	movs	r1, r3
 800044a:	2301      	movs	r3, #1
 800044c:	408b      	lsls	r3, r1
 800044e:	0019      	movs	r1, r3
 8000450:	4b94      	ldr	r3, [pc, #592]	; (80006a4 <GPIO_Init+0x304>)
 8000452:	430a      	orrs	r2, r1
 8000454:	609a      	str	r2, [r3, #8]
			/* Clear the corresponding RTSR bit */
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000456:	4b93      	ldr	r3, [pc, #588]	; (80006a4 <GPIO_Init+0x304>)
 8000458:	68da      	ldr	r2, [r3, #12]
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	0019      	movs	r1, r3
 8000460:	2301      	movs	r3, #1
 8000462:	408b      	lsls	r3, r1
 8000464:	43db      	mvns	r3, r3
 8000466:	0019      	movs	r1, r3
 8000468:	4b8e      	ldr	r3, [pc, #568]	; (80006a4 <GPIO_Init+0x304>)
 800046a:	400a      	ands	r2, r1
 800046c:	60da      	str	r2, [r3, #12]
 800046e:	e019      	b.n	80004a4 <GPIO_Init+0x104>
		}
		else if(GPIO_MODE_IT_RFT == pGPIOHandle->GPIO_PinConfig.GPIO_PinMode)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	795b      	ldrb	r3, [r3, #5]
 8000474:	2b06      	cmp	r3, #6
 8000476:	d115      	bne.n	80004a4 <GPIO_Init+0x104>
		{
			/* 1. Configure the FTSR and RTSR */
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000478:	4b8a      	ldr	r3, [pc, #552]	; (80006a4 <GPIO_Init+0x304>)
 800047a:	68da      	ldr	r2, [r3, #12]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	791b      	ldrb	r3, [r3, #4]
 8000480:	0019      	movs	r1, r3
 8000482:	2301      	movs	r3, #1
 8000484:	408b      	lsls	r3, r1
 8000486:	0019      	movs	r1, r3
 8000488:	4b86      	ldr	r3, [pc, #536]	; (80006a4 <GPIO_Init+0x304>)
 800048a:	430a      	orrs	r2, r1
 800048c:	60da      	str	r2, [r3, #12]
			/* Clear the corresponding RTSR bit */
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800048e:	4b85      	ldr	r3, [pc, #532]	; (80006a4 <GPIO_Init+0x304>)
 8000490:	689a      	ldr	r2, [r3, #8]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	791b      	ldrb	r3, [r3, #4]
 8000496:	0019      	movs	r1, r3
 8000498:	2301      	movs	r3, #1
 800049a:	408b      	lsls	r3, r1
 800049c:	0019      	movs	r1, r3
 800049e:	4b81      	ldr	r3, [pc, #516]	; (80006a4 <GPIO_Init+0x304>)
 80004a0:	430a      	orrs	r2, r1
 80004a2:	609a      	str	r2, [r3, #8]
		}

		/* 2. Configure the GPIO port selection in SYSCFG_EXTICR */
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	791a      	ldrb	r2, [r3, #4]
 80004a8:	2313      	movs	r3, #19
 80004aa:	18fb      	adds	r3, r7, r3
 80004ac:	0892      	lsrs	r2, r2, #2
 80004ae:	701a      	strb	r2, [r3, #0]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	791a      	ldrb	r2, [r3, #4]
 80004b4:	2312      	movs	r3, #18
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	2103      	movs	r1, #3
 80004ba:	400a      	ands	r2, r1
 80004bc:	701a      	strb	r2, [r3, #0]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	681a      	ldr	r2, [r3, #0]
 80004c2:	2390      	movs	r3, #144	; 0x90
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	429a      	cmp	r2, r3
 80004c8:	d024      	beq.n	8000514 <GPIO_Init+0x174>
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a76      	ldr	r2, [pc, #472]	; (80006a8 <GPIO_Init+0x308>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d01d      	beq.n	8000510 <GPIO_Init+0x170>
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a74      	ldr	r2, [pc, #464]	; (80006ac <GPIO_Init+0x30c>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d016      	beq.n	800050c <GPIO_Init+0x16c>
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4a73      	ldr	r2, [pc, #460]	; (80006b0 <GPIO_Init+0x310>)
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d00f      	beq.n	8000508 <GPIO_Init+0x168>
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a71      	ldr	r2, [pc, #452]	; (80006b4 <GPIO_Init+0x314>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d008      	beq.n	8000504 <GPIO_Init+0x164>
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a70      	ldr	r2, [pc, #448]	; (80006b8 <GPIO_Init+0x318>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d101      	bne.n	8000500 <GPIO_Init+0x160>
 80004fc:	2305      	movs	r3, #5
 80004fe:	e00a      	b.n	8000516 <GPIO_Init+0x176>
 8000500:	2300      	movs	r3, #0
 8000502:	e008      	b.n	8000516 <GPIO_Init+0x176>
 8000504:	2304      	movs	r3, #4
 8000506:	e006      	b.n	8000516 <GPIO_Init+0x176>
 8000508:	2303      	movs	r3, #3
 800050a:	e004      	b.n	8000516 <GPIO_Init+0x176>
 800050c:	2302      	movs	r3, #2
 800050e:	e002      	b.n	8000516 <GPIO_Init+0x176>
 8000510:	2301      	movs	r3, #1
 8000512:	e000      	b.n	8000516 <GPIO_Init+0x176>
 8000514:	2300      	movs	r3, #0
 8000516:	2111      	movs	r1, #17
 8000518:	187a      	adds	r2, r7, r1
 800051a:	7013      	strb	r3, [r2, #0]
		SYSCFG_PCLK_EN();
 800051c:	4b67      	ldr	r3, [pc, #412]	; (80006bc <GPIO_Init+0x31c>)
 800051e:	699b      	ldr	r3, [r3, #24]
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000520:	187b      	adds	r3, r7, r1
 8000522:	781a      	ldrb	r2, [r3, #0]
 8000524:	2312      	movs	r3, #18
 8000526:	18fb      	adds	r3, r7, r3
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	009b      	lsls	r3, r3, #2
 800052c:	409a      	lsls	r2, r3
 800052e:	0011      	movs	r1, r2
 8000530:	4a63      	ldr	r2, [pc, #396]	; (80006c0 <GPIO_Init+0x320>)
 8000532:	2313      	movs	r3, #19
 8000534:	18fb      	adds	r3, r7, r3
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	3302      	adds	r3, #2
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	5099      	str	r1, [r3, r2]

		/* 3. Enable the EXTI interrupt delivery using IMR */
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800053e:	4b59      	ldr	r3, [pc, #356]	; (80006a4 <GPIO_Init+0x304>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	791b      	ldrb	r3, [r3, #4]
 8000546:	0019      	movs	r1, r3
 8000548:	2301      	movs	r3, #1
 800054a:	408b      	lsls	r3, r1
 800054c:	0019      	movs	r1, r3
 800054e:	4b55      	ldr	r3, [pc, #340]	; (80006a4 <GPIO_Init+0x304>)
 8000550:	430a      	orrs	r2, r1
 8000552:	601a      	str	r2, [r3, #0]
	}


	temp = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	617b      	str	r3, [r7, #20]

	// 2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	799b      	ldrb	r3, [r3, #6]
 800055c:	001a      	movs	r2, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	791b      	ldrb	r3, [r3, #4]
 8000562:	005b      	lsls	r3, r3, #1
 8000564:	409a      	lsls	r2, r3
 8000566:	0013      	movs	r3, r2
 8000568:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	689a      	ldr	r2, [r3, #8]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	791b      	ldrb	r3, [r3, #4]
 8000574:	0019      	movs	r1, r3
 8000576:	2303      	movs	r3, #3
 8000578:	408b      	lsls	r3, r1
 800057a:	43db      	mvns	r3, r3
 800057c:	0019      	movs	r1, r3
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	400a      	ands	r2, r1
 8000584:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	6899      	ldr	r1, [r3, #8]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	697a      	ldr	r2, [r7, #20]
 8000592:	430a      	orrs	r2, r1
 8000594:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]

	// 3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	79db      	ldrb	r3, [r3, #7]
 800059e:	001a      	movs	r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	791b      	ldrb	r3, [r3, #4]
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	409a      	lsls	r2, r3
 80005a8:	0013      	movs	r3, r2
 80005aa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	68da      	ldr	r2, [r3, #12]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	791b      	ldrb	r3, [r3, #4]
 80005b6:	0019      	movs	r1, r3
 80005b8:	2303      	movs	r3, #3
 80005ba:	408b      	lsls	r3, r1
 80005bc:	43db      	mvns	r3, r3
 80005be:	0019      	movs	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	400a      	ands	r2, r1
 80005c6:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	68d9      	ldr	r1, [r3, #12]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	430a      	orrs	r2, r1
 80005d6:	60da      	str	r2, [r3, #12]

	temp = 0;
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]

	// 4.configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	7a1b      	ldrb	r3, [r3, #8]
 80005e0:	001a      	movs	r2, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	7a1b      	ldrb	r3, [r3, #8]
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	409a      	lsls	r2, r3
 80005ea:	0013      	movs	r3, r2
 80005ec:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	685a      	ldr	r2, [r3, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	791b      	ldrb	r3, [r3, #4]
 80005f8:	0019      	movs	r1, r3
 80005fa:	2303      	movs	r3, #3
 80005fc:	408b      	lsls	r3, r1
 80005fe:	43db      	mvns	r3, r3
 8000600:	0019      	movs	r1, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	400a      	ands	r2, r1
 8000608:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	6859      	ldr	r1, [r3, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	430a      	orrs	r2, r1
 8000618:	605a      	str	r2, [r3, #4]

	// 5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	795b      	ldrb	r3, [r3, #5]
 800061e:	2b02      	cmp	r3, #2
 8000620:	d13b      	bne.n	800069a <GPIO_Init+0x2fa>
	{
		// configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	791a      	ldrb	r2, [r3, #4]
 8000626:	2410      	movs	r4, #16
 8000628:	193b      	adds	r3, r7, r4
 800062a:	08d2      	lsrs	r2, r2, #3
 800062c:	701a      	strb	r2, [r3, #0]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	791a      	ldrb	r2, [r3, #4]
 8000632:	250f      	movs	r5, #15
 8000634:	197b      	adds	r3, r7, r5
 8000636:	2107      	movs	r1, #7
 8000638:	400a      	ands	r2, r1
 800063a:	701a      	strb	r2, [r3, #0]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	193a      	adds	r2, r7, r4
 8000642:	7812      	ldrb	r2, [r2, #0]
 8000644:	3208      	adds	r2, #8
 8000646:	0092      	lsls	r2, r2, #2
 8000648:	58d1      	ldr	r1, [r2, r3]
 800064a:	197b      	adds	r3, r7, r5
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	220f      	movs	r2, #15
 8000652:	409a      	lsls	r2, r3
 8000654:	0013      	movs	r3, r2
 8000656:	43db      	mvns	r3, r3
 8000658:	0018      	movs	r0, r3
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	193a      	adds	r2, r7, r4
 8000660:	7812      	ldrb	r2, [r2, #0]
 8000662:	4001      	ands	r1, r0
 8000664:	3208      	adds	r2, #8
 8000666:	0092      	lsls	r2, r2, #2
 8000668:	50d1      	str	r1, [r2, r3]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	193a      	adds	r2, r7, r4
 8000670:	7812      	ldrb	r2, [r2, #0]
 8000672:	3208      	adds	r2, #8
 8000674:	0092      	lsls	r2, r2, #2
 8000676:	58d1      	ldr	r1, [r2, r3]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	7a5b      	ldrb	r3, [r3, #9]
 800067c:	001a      	movs	r2, r3
 800067e:	197b      	adds	r3, r7, r5
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	409a      	lsls	r2, r3
 8000686:	0013      	movs	r3, r2
 8000688:	0018      	movs	r0, r3
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	193a      	adds	r2, r7, r4
 8000690:	7812      	ldrb	r2, [r2, #0]
 8000692:	4301      	orrs	r1, r0
 8000694:	3208      	adds	r2, #8
 8000696:	0092      	lsls	r2, r2, #2
 8000698:	50d1      	str	r1, [r2, r3]
	}
}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	b006      	add	sp, #24
 80006a0:	bdb0      	pop	{r4, r5, r7, pc}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	40010400 	.word	0x40010400
 80006a8:	48000400 	.word	0x48000400
 80006ac:	48000800 	.word	0x48000800
 80006b0:	48000c00 	.word	0x48000c00
 80006b4:	48001000 	.word	0x48001000
 80006b8:	48001400 	.word	0x48001400
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40010000 	.word	0x40010000

080006c4 <GPIO_ReadFromInputPin>:

/*
 * Data read and write
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	000a      	movs	r2, r1
 80006ce:	1cfb      	adds	r3, r7, #3
 80006d0:	701a      	strb	r2, [r3, #0]
	uint8_t value;
	value = ((pGPIOx->IDR >> PinNumber) & 0x00000001);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	691a      	ldr	r2, [r3, #16]
 80006d6:	1cfb      	adds	r3, r7, #3
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	40da      	lsrs	r2, r3
 80006dc:	0013      	movs	r3, r2
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	200f      	movs	r0, #15
 80006e2:	183b      	adds	r3, r7, r0
 80006e4:	2101      	movs	r1, #1
 80006e6:	400a      	ands	r2, r1
 80006e8:	701a      	strb	r2, [r3, #0]
	return value;
 80006ea:	183b      	adds	r3, r7, r0
 80006ec:	781b      	ldrb	r3, [r3, #0]
}
 80006ee:	0018      	movs	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b004      	add	sp, #16
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <SPI_PeriClockControl>:

/*
 * Peripheral Clock Setup
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	000a      	movs	r2, r1
 8000702:	1cfb      	adds	r3, r7, #3
 8000704:	701a      	strb	r2, [r3, #0]
	if(EnorDi == ENABLE)
 8000706:	1cfb      	adds	r3, r7, #3
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d116      	bne.n	800073c <SPI_PeriClockControl+0x44>
	{
		if(pSPIx == SPI1)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a0c      	ldr	r2, [pc, #48]	; (8000744 <SPI_PeriClockControl+0x4c>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d107      	bne.n	8000726 <SPI_PeriClockControl+0x2e>
		{
			SPI1_PCLOCK_EN();
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <SPI_PeriClockControl+0x50>)
 8000718:	699a      	ldr	r2, [r3, #24]
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <SPI_PeriClockControl+0x50>)
 800071c:	2180      	movs	r1, #128	; 0x80
 800071e:	0149      	lsls	r1, r1, #5
 8000720:	430a      	orrs	r2, r1
 8000722:	619a      	str	r2, [r3, #24]
	}
	else
	{
		// use macros to disable as in above code
	}
}
 8000724:	e00a      	b.n	800073c <SPI_PeriClockControl+0x44>
		else if(pSPIx == SPI2)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4a08      	ldr	r2, [pc, #32]	; (800074c <SPI_PeriClockControl+0x54>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d106      	bne.n	800073c <SPI_PeriClockControl+0x44>
			SPI2_PCLOCK_EN();
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <SPI_PeriClockControl+0x50>)
 8000730:	69da      	ldr	r2, [r3, #28]
 8000732:	4b05      	ldr	r3, [pc, #20]	; (8000748 <SPI_PeriClockControl+0x50>)
 8000734:	2180      	movs	r1, #128	; 0x80
 8000736:	01c9      	lsls	r1, r1, #7
 8000738:	430a      	orrs	r2, r1
 800073a:	61da      	str	r2, [r3, #28]
}
 800073c:	46c0      	nop			; (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	b002      	add	sp, #8
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40013000 	.word	0x40013000
 8000748:	40021000 	.word	0x40021000
 800074c:	40003800 	.word	0x40003800

08000750 <SPI_Init>:

/*
 * Init and De-Init
 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	/* Peripheral clock enable */
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2101      	movs	r1, #1
 800075e:	0018      	movs	r0, r3
 8000760:	f7ff ffca 	bl	80006f8 <SPI_PeriClockControl>

	/* First lets configure the SPI_CR1 register */
	uint32_t tempreg = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	60fb      	str	r3, [r7, #12]

	/* 1. Configure the device mode */
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	791b      	ldrb	r3, [r3, #4]
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	001a      	movs	r2, r3
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	4313      	orrs	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]

	/* 2. Configure the bus config */
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	795b      	ldrb	r3, [r3, #5]
 800077a:	2b01      	cmp	r3, #1
 800077c:	d104      	bne.n	8000788 <SPI_Init+0x38>
	{
		/* bidi mode should be cleared */
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE );
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	4a1b      	ldr	r2, [pc, #108]	; (80007f0 <SPI_Init+0xa0>)
 8000782:	4013      	ands	r3, r2
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	e016      	b.n	80007b6 <SPI_Init+0x66>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	795b      	ldrb	r3, [r3, #5]
 800078c:	2b02      	cmp	r3, #2
 800078e:	d105      	bne.n	800079c <SPI_Init+0x4c>
	{
		/* bidi mode should be set */
		tempreg |= ( 1 << SPI_CR1_BIDIMODE );
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	2280      	movs	r2, #128	; 0x80
 8000794:	0212      	lsls	r2, r2, #8
 8000796:	4313      	orrs	r3, r2
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	e00c      	b.n	80007b6 <SPI_Init+0x66>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	795b      	ldrb	r3, [r3, #5]
 80007a0:	2b03      	cmp	r3, #3
 80007a2:	d108      	bne.n	80007b6 <SPI_Init+0x66>
	{
		/* BIDI mode should be cleared */
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE );
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	4a12      	ldr	r2, [pc, #72]	; (80007f0 <SPI_Init+0xa0>)
 80007a8:	4013      	ands	r3, r2
 80007aa:	60fb      	str	r3, [r7, #12]
		/* RXONLY bit must be set */
		tempreg |= ( 1 << SPI_CR1_RXONLY );
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	2280      	movs	r2, #128	; 0x80
 80007b0:	00d2      	lsls	r2, r2, #3
 80007b2:	4313      	orrs	r3, r2
 80007b4:	60fb      	str	r3, [r7, #12]
	}

	/* 3. Configure the spi serial clock speed (baud rate) */
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	799b      	ldrb	r3, [r3, #6]
 80007ba:	00db      	lsls	r3, r3, #3
 80007bc:	001a      	movs	r2, r3
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]

	/* 4. Configure the DFF */
	//tempreg |= pSPIHandle->SPIConfig.SPI_DFF << 11;

	/* 5. Configure the CPOL */
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	7a1b      	ldrb	r3, [r3, #8]
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	001a      	movs	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4313      	orrs	r3, r2
 80007d0:	60fb      	str	r3, [r7, #12]

	/* 6. Configure the CPHA */
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	7a5b      	ldrb	r3, [r3, #9]
 80007d6:	001a      	movs	r2, r3
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	4313      	orrs	r3, r2
 80007dc:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	68fa      	ldr	r2, [r7, #12]
 80007e4:	601a      	str	r2, [r3, #0]
}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b004      	add	sp, #16
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	ffff7fff 	.word	0xffff7fff

080007f4 <SPI_GetFlagStatus>:
{
	//TODO
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t flagName)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & flagName)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	689b      	ldr	r3, [r3, #8]
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	4013      	ands	r3, r2
 8000806:	d001      	beq.n	800080c <SPI_GetFlagStatus+0x18>
	{
		return FLAG_SET;
 8000808:	2301      	movs	r3, #1
 800080a:	e000      	b.n	800080e <SPI_GetFlagStatus+0x1a>
	}
	return FLAG_RESET;
 800080c:	2300      	movs	r3, #0
}
 800080e:	0018      	movs	r0, r3
 8000810:	46bd      	mov	sp, r7
 8000812:	b002      	add	sp, #8
 8000814:	bd80      	pop	{r7, pc}

08000816 <SPI_SendData>:

/*
 * Data Send and Receive
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 8000816:	b580      	push	{r7, lr}
 8000818:	b084      	sub	sp, #16
 800081a:	af00      	add	r7, sp, #0
 800081c:	60f8      	str	r0, [r7, #12]
 800081e:	60b9      	str	r1, [r7, #8]
 8000820:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000822:	e027      	b.n	8000874 <SPI_SendData+0x5e>
	{
		/* 1. wait until TXE is set */
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	2102      	movs	r1, #2
 800082a:	0018      	movs	r0, r3
 800082c:	f7ff ffe2 	bl	80007f4 <SPI_GetFlagStatus>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d0f8      	beq.n	8000826 <SPI_SendData+0x10>

		/* 2. Check the DFF bit in CR1 */
		if((pSPIx->CR1 & (1 << SPI_CR1_CRCL)))
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	011b      	lsls	r3, r3, #4
 800083c:	4013      	ands	r3, r2
 800083e:	d00e      	beq.n	800085e <SPI_SendData+0x48>
		{
			// 16 bit DFF
			/* 1. load the data in to the DR */
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	001a      	movs	r2, r3
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	60da      	str	r2, [r3, #12]
			Len--;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	3b01      	subs	r3, #1
 800084e:	607b      	str	r3, [r7, #4]
			Len--;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3b01      	subs	r3, #1
 8000854:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	3301      	adds	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	e00a      	b.n	8000874 <SPI_SendData+0x5e>
		}
		else
		{
			// 8 bit DFF
			pSPIx->DR = *(pTxBuffer);
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	001a      	movs	r2, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	60da      	str	r2, [r3, #12]
			Len--;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	3b01      	subs	r3, #1
 800086c:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	3301      	adds	r3, #1
 8000872:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d1d4      	bne.n	8000824 <SPI_SendData+0xe>
		}
	}
}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b004      	add	sp, #16
 8000880:	bd80      	pop	{r7, pc}

08000882 <SPI_PeripheralControl>:
{

}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b082      	sub	sp, #8
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
 800088a:	000a      	movs	r2, r1
 800088c:	1cfb      	adds	r3, r7, #3
 800088e:	701a      	strb	r2, [r3, #0]
	if(EnOrDi == ENABLE)
 8000890:	1cfb      	adds	r3, r7, #3
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b01      	cmp	r3, #1
 8000896:	d106      	bne.n	80008a6 <SPI_PeripheralControl+0x24>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2240      	movs	r2, #64	; 0x40
 800089e:	431a      	orrs	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 80008a4:	e006      	b.n	80008b4 <SPI_PeripheralControl+0x32>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2240      	movs	r2, #64	; 0x40
 80008ac:	4393      	bics	r3, r2
 80008ae:	001a      	movs	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	601a      	str	r2, [r3, #0]
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b002      	add	sp, #8
 80008ba:	bd80      	pop	{r7, pc}

080008bc <SPI_SSOEConfig>:
	}
}


void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	000a      	movs	r2, r1
 80008c6:	1cfb      	adds	r3, r7, #3
 80008c8:	701a      	strb	r2, [r3, #0]
	if(EnOrDi == ENABLE)
 80008ca:	1cfb      	adds	r3, r7, #3
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d106      	bne.n	80008e0 <SPI_SSOEConfig+0x24>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	2204      	movs	r2, #4
 80008d8:	431a      	orrs	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 80008de:	e006      	b.n	80008ee <SPI_SSOEConfig+0x32>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	2204      	movs	r2, #4
 80008e6:	4393      	bics	r3, r2
 80008e8:	001a      	movs	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	605a      	str	r2, [r3, #4]
}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b002      	add	sp, #8
 80008f4:	bd80      	pop	{r7, pc}
	...

080008f8 <__libc_init_array>:
 80008f8:	b570      	push	{r4, r5, r6, lr}
 80008fa:	2600      	movs	r6, #0
 80008fc:	4d0c      	ldr	r5, [pc, #48]	; (8000930 <__libc_init_array+0x38>)
 80008fe:	4c0d      	ldr	r4, [pc, #52]	; (8000934 <__libc_init_array+0x3c>)
 8000900:	1b64      	subs	r4, r4, r5
 8000902:	10a4      	asrs	r4, r4, #2
 8000904:	42a6      	cmp	r6, r4
 8000906:	d109      	bne.n	800091c <__libc_init_array+0x24>
 8000908:	2600      	movs	r6, #0
 800090a:	f000 f819 	bl	8000940 <_init>
 800090e:	4d0a      	ldr	r5, [pc, #40]	; (8000938 <__libc_init_array+0x40>)
 8000910:	4c0a      	ldr	r4, [pc, #40]	; (800093c <__libc_init_array+0x44>)
 8000912:	1b64      	subs	r4, r4, r5
 8000914:	10a4      	asrs	r4, r4, #2
 8000916:	42a6      	cmp	r6, r4
 8000918:	d105      	bne.n	8000926 <__libc_init_array+0x2e>
 800091a:	bd70      	pop	{r4, r5, r6, pc}
 800091c:	00b3      	lsls	r3, r6, #2
 800091e:	58eb      	ldr	r3, [r5, r3]
 8000920:	4798      	blx	r3
 8000922:	3601      	adds	r6, #1
 8000924:	e7ee      	b.n	8000904 <__libc_init_array+0xc>
 8000926:	00b3      	lsls	r3, r6, #2
 8000928:	58eb      	ldr	r3, [r5, r3]
 800092a:	4798      	blx	r3
 800092c:	3601      	adds	r6, #1
 800092e:	e7f2      	b.n	8000916 <__libc_init_array+0x1e>
 8000930:	08000964 	.word	0x08000964
 8000934:	08000964 	.word	0x08000964
 8000938:	08000964 	.word	0x08000964
 800093c:	08000968 	.word	0x08000968

08000940 <_init>:
 8000940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000946:	bc08      	pop	{r3}
 8000948:	469e      	mov	lr, r3
 800094a:	4770      	bx	lr

0800094c <_fini>:
 800094c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000952:	bc08      	pop	{r3}
 8000954:	469e      	mov	lr, r3
 8000956:	4770      	bx	lr
