0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_rx_tb.v,1709957142,verilog,,,,uart_byte_rx_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sources_1/new/uart_byte_rx.v,1709969935,verilog,,D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_rx_tb.v,,uart_byte_rx,,,,,,,,
