/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter  -link  -multisrs  /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/FIR_comp.srs  -osyn  /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/FIR_mult.srs  -log  /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synlog/FIR_multi_srs_gen.srr 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter -link -multisrs ../synwork/FIR_comp.srs -osyn ../synwork/FIR_mult.srs -log ../synlog/FIR_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/FIR_comp.srs|io:i|time:1709319632|size:4576|exec:0|csum:DEBC9EBC05E8CDBA8DF77F89B73873AB
file:../synwork/FIR_mult.srs|io:o|time:1709319633|size:4237|exec:0|csum:
file:../synlog/FIR_multi_srs_gen.srr|io:o|time:1709319633|size:1537|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/syn_nfilter|io:i|time:1543382463|size:12202632|exec:1|csum:2CF5CA82A12C53A85C3E36D57C2461DC
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter|io:i|time:1543382354|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
