===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2553.5036 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.5494 (  0.2%)    9.5494 (  0.4%)  FIR Parser
  5053.5097 ( 99.4%)  2529.0317 ( 99.0%)  'firrtl.circuit' Pipeline
    2.9019 (  0.1%)    1.6188 (  0.1%)    'firrtl.module' Pipeline
    2.6015 (  0.1%)    1.4529 (  0.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3004 (  0.0%)    0.1659 (  0.0%)      LowerCHIRRTL
    0.2630 (  0.0%)    0.2630 (  0.0%)    InferWidths
    1.3253 (  0.0%)    1.3253 (  0.1%)    InferResets
    0.0695 (  0.0%)    0.0695 (  0.0%)      (A) circt::firrtl::InstanceGraph
    1.7144 (  0.0%)    1.7144 (  0.1%)    LowerFIRRTLTypes
  3784.5948 ( 74.4%)  2448.3802 ( 95.9%)    'firrtl.module' Pipeline
    3.7147 (  0.1%)    2.0596 (  0.1%)      ExpandWhens
  3780.8800 ( 74.3%)  2446.3206 ( 95.8%)      Canonicalizer
    0.2813 (  0.0%)    0.2813 (  0.0%)    Inliner
    0.9625 (  0.0%)    0.9625 (  0.0%)    IMConstProp
    0.0349 (  0.0%)    0.0349 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
  133.1536 (  2.6%)   74.4792 (  2.9%)    'firrtl.module' Pipeline
  133.1536 (  2.6%)   74.4792 (  2.9%)      Canonicalizer
    1.6790 (  0.0%)    1.6790 (  0.1%)  LowerFIRRTLToHW
    0.9153 (  0.0%)    0.9153 (  0.0%)  HWMemSimImpl
   16.4579 (  0.3%)    8.9614 (  0.4%)  'hw.module' Pipeline
    0.1553 (  0.0%)    0.0832 (  0.0%)    HWCleanup
    1.4918 (  0.0%)    0.8029 (  0.0%)    CSE
    0.0075 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
   14.7340 (  0.3%)    8.0471 (  0.3%)    Canonicalizer
    0.0123 (  0.0%)    0.0063 (  0.0%)    HWLegalizeModules
    0.8412 (  0.0%)    0.8412 (  0.0%)  HWLegalizeNames
    1.2153 (  0.0%)    0.6417 (  0.0%)  'hw.module' Pipeline
    1.1897 (  0.0%)    0.6294 (  0.0%)    PrettifyVerilog
    1.8572 (  0.0%)    1.8572 (  0.1%)  ExportVerilog emission
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
  5086.0518 (100.0%)  2553.5036 (100.0%)  Total

{
  totalTime: 2553.519,
  maxMemory: 971685888
}
