git clone --depth 1 --no-tags https://github.com/Yaswant-kowtha/State-Machine-Based-Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268535200
git clone --depth 1 --no-tags https://github.com/Alpha-UCAS/OpenRoad-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268566906
git clone --depth 1 --no-tags https://github.com/phucnamjose/robot_CPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268434759
git clone --depth 1 --no-tags https://github.com/Matthew-Cooke289/CWM-ECAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268409993
git clone --depth 1 --no-tags https://github.com/thesmallstar/Processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271260022
git clone --depth 1 --no-tags https://github.com/s3660898/EEET2612_ADD_Audio_Capture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270933514
git clone --depth 1 --no-tags https://github.com/JasmineMadonna/SuperScalar_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270920865
git clone --depth 1 --no-tags https://github.com/KhaledAmgad/ODE-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270906940
git clone --depth 1 --no-tags https://github.com/jackchen03/CA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271240627
git clone --depth 1 --no-tags https://github.com/thehanriver/VGA-Board-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266510998
git clone --depth 1 --no-tags https://github.com/nucfive/xilinx_ip_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273712823
git clone --depth 1 --no-tags https://github.com/vien20010/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273660276
git clone --depth 1 --no-tags https://github.com/andrescortes/ARMv-8Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273735066
git clone --depth 1 --no-tags https://github.com/tim1207/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270634830
git clone --depth 1 --no-tags https://github.com/tim1207/Seven-Segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270641272
git clone --depth 1 --no-tags https://github.com/tim1207/FML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270636581
git clone --depth 1 --no-tags https://github.com/gj-entertain/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271265171
git clone --depth 1 --no-tags https://github.com/tomchean/risc-v_cpu_implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269659231
git clone --depth 1 --no-tags https://github.com/cuongloveyou/paraller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270515734
git clone --depth 1 --no-tags https://github.com/RenJunsong/Verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270172903
git clone --depth 1 --no-tags https://github.com/vkrao100/modelsim_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270456271
git clone --depth 1 --no-tags https://github.com/prasadreddy86/coco-86.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270038436
git clone --depth 1 --no-tags https://github.com/AndrewCraddick/XADC_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274215743
git clone --depth 1 --no-tags https://github.com/DicardoX/CS145-Lab-for-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267362602
git clone --depth 1 --no-tags https://github.com/vishruthys/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266945353
git clone --depth 1 --no-tags https://github.com/Kiran760043/Parallel-In-Serial-Out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268387223
git clone --depth 1 --no-tags https://github.com/TahirT/Detyra_AOK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267170396
git clone --depth 1 --no-tags https://github.com/hongxutian/DES_verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267821506
git clone --depth 1 --no-tags https://github.com/wxhhw/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269341556
git clone --depth 1 --no-tags https://github.com/Liuyangfeixiao/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266683228
git clone --depth 1 --no-tags https://github.com/sreesai1412/A1-A3-A4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271239892
git clone --depth 1 --no-tags https://github.com/Nanaick/FPGA_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272201131
git clone --depth 1 --no-tags https://github.com/pbucukoglu/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272950671
git clone --depth 1 --no-tags https://github.com/dc-base/fpga-7_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269546613
git clone --depth 1 --no-tags https://github.com/NadeenAhmad/Pipelined-MIPS-datapath-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271843176
git clone --depth 1 --no-tags https://github.com/aroshanineshat/SAP1-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266725609
git clone --depth 1 --no-tags https://github.com/rykit-five/15bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266231952
git clone --depth 1 --no-tags https://github.com/YushchenkoAndrew/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270429906
git clone --depth 1 --no-tags https://github.com/hizircanbayram/NumberAnalyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270173195
git clone --depth 1 --no-tags https://github.com/iremkilinc99/Bil264L-dev2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266184518
git clone --depth 1 --no-tags https://github.com/mevlydehoxha/SingleCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267066038
git clone --depth 1 --no-tags https://github.com/atarayozuki/verilog_fp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269307498
git clone --depth 1 --no-tags https://github.com/phule0604/Volleyballcounter-useVerilog_Language_on_DE2i-150-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270895190
git clone --depth 1 --no-tags https://github.com/Kyp069/sdram-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271586051
git clone --depth 1 --no-tags https://github.com/jeanbrag/digitalelectronic-coffee-maker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266463215
git clone --depth 1 --no-tags https://github.com/benx45h/SincereMicro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267581993
git clone --depth 1 --no-tags https://github.com/Williamrjw/Yinger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268064381
git clone --depth 1 --no-tags https://github.com/JCloete/YODA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268882918
git clone --depth 1 --no-tags https://github.com/SakuLaQAQ/verilog_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266758529
git clone --depth 1 --no-tags https://github.com/Chang-213/Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274741282
git clone --depth 1 --no-tags https://github.com/Caspar21/CRC32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269573015
git clone --depth 1 --no-tags https://github.com/imbrem/flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274582680
git clone --depth 1 --no-tags https://github.com/LDMDS/FPGA-Xilinx-Virtex-TestTEMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273586792
git clone --depth 1 --no-tags https://github.com/dimamironov/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273698926
git clone --depth 1 --no-tags https://github.com/sivsnkr/ca_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268534418
git clone --depth 1 --no-tags https://github.com/austinhart61/bluberry-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267990064
git clone --depth 1 --no-tags https://github.com/nicomesa20/ARMV_8Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266227496
git clone --depth 1 --no-tags https://github.com/ymizushi/quartus-prjs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266510602
git clone --depth 1 --no-tags https://github.com/loboda4450/Infix_to_postfix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266601240
git clone --depth 1 --no-tags https://github.com/yehia2000000/sbqm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269033666
git clone --depth 1 --no-tags https://github.com/Sakthi-Sairaj/4-bit-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268992408
git clone --depth 1 --no-tags https://github.com/CEduardoSQUTEC/CA-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268677827
git clone --depth 1 --no-tags https://github.com/sankalpgambhir/petris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269413583
git clone --depth 1 --no-tags https://github.com/ahmeddibrahim/FULL-PIPELINED-RISCV-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269813921
git clone --depth 1 --no-tags https://github.com/Dhiraj03/MIPS-uPOWER_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268335147
git clone --depth 1 --no-tags https://github.com/divya-sri7v/HDLC-Framer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269949605
git clone --depth 1 --no-tags https://github.com/Priyanthat/Digital_Revolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271044418
git clone --depth 1 --no-tags https://github.com/a-msy/jikken-a2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270239792
git clone --depth 1 --no-tags https://github.com/realtiansu/Aruba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272365991
git clone --depth 1 --no-tags https://github.com/Learning-Jench2103/LSDLab_FinalProject_PedestrianTrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271485034
git clone --depth 1 --no-tags https://github.com/ALGCDG/smallCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270779054
git clone --depth 1 --no-tags https://github.com/zamanimatin/Computer-ArchitectureCA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274350756
git clone --depth 1 --no-tags https://github.com/v1c7or20/MIPS-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273945903
git clone --depth 1 --no-tags https://github.com/adhamosama/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274208324
git clone --depth 1 --no-tags https://github.com/Adnan-Shahid/Tron-Game-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275009150
git clone --depth 1 --no-tags https://github.com/xclwt/MIPS-20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274905329
git clone --depth 1 --no-tags https://github.com/HeuMindFusion/FPGA-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274561075
git clone --depth 1 --no-tags https://github.com/ECEN499-NASA/Libero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274576084
git clone --depth 1 --no-tags https://github.com/tintinmaster/sysarch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272897579
git clone --depth 1 --no-tags https://github.com/austinsbrown/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271304638
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/verilog-code-for-ultrasonic-sensor-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273275410
git clone --depth 1 --no-tags https://github.com/emn1249/Verilog_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273173636
git clone --depth 1 --no-tags https://github.com/raghulravichandran98/VerilogDump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267355139
git clone --depth 1 --no-tags https://github.com/dong-yf/singleCycleCPU_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266930085
git clone --depth 1 --no-tags https://github.com/yukaii2019/LogicDesignLab_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266040418
git clone --depth 1 --no-tags https://github.com/keltah2/DigitalSystemsDesign-AddersMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267746548
git clone --depth 1 --no-tags https://github.com/hurryingauto3/CS330-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274943795
git clone --depth 1 --no-tags https://github.com/luishg/jtdd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267807603
git clone --depth 1 --no-tags https://github.com/xxmlala/Music-elves.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267877970
git clone --depth 1 --no-tags https://github.com/ylber-gashi/MIPS_16bit_CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268652755
git clone --depth 1 --no-tags https://github.com/alvinox/myRiscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268680635
git clone --depth 1 --no-tags https://github.com/karthikgre273/256PointFFTDesignUsingJava.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266997628
git clone --depth 1 --no-tags https://github.com/swarnika12/Digital_swar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270322769
git clone --depth 1 --no-tags https://github.com/Shaurya140894/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270401558
git clone --depth 1 --no-tags https://github.com/pbucukoglu/264-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272948122
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/UART_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273265042
