# ----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.12
# platform  : Linux 3.10.0-1160.66.1.el7.x86_64
# version   : 2019.12p002 64 bits
# build date: 2020.02.27 18:30:54 PST
# ----------------------------------------
# started   : 2023-04-10 12:22:38 IST
# hostname  : compute-srv3.eda.atme.in.eda.atme.in
# pid       : 30377
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:34082' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEUAAAAAAAAB4A==' '-proj' '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2020 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jgproject/sessionLogs/session_0

/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jgproject/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_afl".
INFO: reading configuration file "/home/sgeuser56/.config/jasper/jaspergold.conf".
% check_superlint -init
INFO (INL204): Disabling pipeline elaboration since it is not supported in Superlint App.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% elaborate -top {jtag_top}
INFO (ISW003): Top module name is "jtag_top".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(220): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(72): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
jtag_top
[<embedded>] % get_clock_info -gui
[<embedded>] % clock TCK -factor 1 -phase 1
[<embedded>] % reset -expression {!(TRST)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "TRST".
[<embedded>] % clock TCK -both_edges -factor 1 -phase 1
WARNING (WCK021): Clock "TCK" is already declared. Re-declaring it with both_edges.
[<embedded>] % check_superlint -extract  -task  .
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 130 Info = 0
130
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% 
% 
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_top.sv} ; 
ERROR (ESW046): The file "/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_top.sv" does not exist.


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_reg_file.sv} ; 
ERROR (ESW046): The file "/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_reg_file.sv" does not exist.


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_op_mux.sv} ; 
ERROR (ESW046): The file "/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_op_mux.sv" does not exist.


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_ctrl.sv} ; 
ERROR (ESW046): The file "/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_mmr_ctrl.sv" does not exist.


% elaborate -top {zilla_interrupt_control}
INFO (ISW003): Top module name is "zilla_interrupt_control".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(357): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(2): compiling module 'zilla_interrupt_control'
[WARN (VERI-1063)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(227): instantiating unknown module 'zic_mmr_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(2): compiling module 'zic_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv(2): compiling module 'interrupt_recieve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(2): compiling module 'priority_resolve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(813): compiling module 'lvl_pr_compare'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(2): compiling module 'zic_irg'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(39): expression size 8 truncated to fit in target size 1
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(287): net 'dbg_hart_only_rst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(288): net 'dbg_ndmrst_i' does not have a driver
ERROR (ENL058): Unable to elaborate module/entity "zic_mmr_top" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m zic_mmr_top" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "zic_mmr_top" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m zic_mmr_top" if you want to black box this module/entity.
ERROR (ENL034): 1 errors detected in the design file(s).


% get_clock_info -gui
ERROR (ENL001): No design modules are defined.


% clock zic_clk -factor 1 -phase 1
ERROR (ENL001): No design modules are defined.


% reset -expression {!(zic_rst)};
ERROR (ENL001): No design modules are defined.


% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% 
% 
% 
% 
% 
% 
% 
% 
% 
% 
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv'
% elaborate -top {zilla_interrupt_control}
INFO (ISW003): Top module name is "zilla_interrupt_control".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(357): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(2): compiling module 'zilla_interrupt_control'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv(2): compiling module 'zic_mmr_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(2): compiling module 'zic_mmr_reg_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(284): compiling module 'zic_mmr_ack'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(478): compiling module 'wdt_mmr_csr'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(662): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(578): compiling module 'WDT_REG_FILE'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(332): compiling module 'zic_mmr_cfg'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(362): compiling module 'zic_mmr_info'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(391): compiling module 'zic_mmr_eoi'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(437): compiling module 'zic_mmr_nxtp'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(2): compiling module 'zic_mmr_ctrl'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000011,MMR_ATTR_ADDR=16'b01000000000010,MMR_IE_ADDR=16'b01000000000001,MMR_IP_ADDR=16'b01000000000000,LVL_PR_VAL=8'b11111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000111,MMR_ATTR_ADDR=16'b01000000000110,MMR_IE_ADDR=16'b01000000000101,MMR_IP_ADDR=16'b01000000000100,LVL_PR_VAL=8'b11111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001011,MMR_ATTR_ADDR=16'b01000000001010,MMR_IE_ADDR=16'b01000000001001,MMR_IP_ADDR=16'b01000000001000,LVL_PR_VAL=8'b11110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001111,MMR_ATTR_ADDR=16'b01000000001110,MMR_IE_ADDR=16'b01000000001101,MMR_IP_ADDR=16'b01000000001100,LVL_PR_VAL=8'b11110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010011,MMR_ATTR_ADDR=16'b01000000010010,MMR_IE_ADDR=16'b01000000010001,MMR_IP_ADDR=16'b01000000010000,LVL_PR_VAL=8'b11101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010111,MMR_ATTR_ADDR=16'b01000000010110,MMR_IE_ADDR=16'b01000000010101,MMR_IP_ADDR=16'b01000000010100,LVL_PR_VAL=8'b11101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011011,MMR_ATTR_ADDR=16'b01000000011010,MMR_IE_ADDR=16'b01000000011001,MMR_IP_ADDR=16'b01000000011000,LVL_PR_VAL=8'b11100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011111,MMR_ATTR_ADDR=16'b01000000011110,MMR_IE_ADDR=16'b01000000011101,MMR_IP_ADDR=16'b01000000011100,LVL_PR_VAL=8'b11011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100011,MMR_ATTR_ADDR=16'b01000000100010,MMR_IE_ADDR=16'b01000000100001,MMR_IP_ADDR=16'b01000000100000,LVL_PR_VAL=8'b11011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100111,MMR_ATTR_ADDR=16'b01000000100110,MMR_IE_ADDR=16'b01000000100101,MMR_IP_ADDR=16'b01000000100100,LVL_PR_VAL=8'b11010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101011,MMR_ATTR_ADDR=16'b01000000101010,MMR_IE_ADDR=16'b01000000101001,MMR_IP_ADDR=16'b01000000101000,LVL_PR_VAL=8'b11010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101111,MMR_ATTR_ADDR=16'b01000000101110,MMR_IE_ADDR=16'b01000000101101,MMR_IP_ADDR=16'b01000000101100,LVL_PR_VAL=8'b11001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110011,MMR_ATTR_ADDR=16'b01000000110010,MMR_IE_ADDR=16'b01000000110001,MMR_IP_ADDR=16'b01000000110000,LVL_PR_VAL=8'b11001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110111,MMR_ATTR_ADDR=16'b01000000110110,MMR_IE_ADDR=16'b01000000110101,MMR_IP_ADDR=16'b01000000110100,LVL_PR_VAL=8'b11000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111011,MMR_ATTR_ADDR=16'b01000000111010,MMR_IE_ADDR=16'b01000000111001,MMR_IP_ADDR=16'b01000000111000,LVL_PR_VAL=8'b10111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111111,MMR_ATTR_ADDR=16'b01000000111110,MMR_IE_ADDR=16'b01000000111101,MMR_IP_ADDR=16'b01000000111100,LVL_PR_VAL=8'b10111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000011,MMR_ATTR_ADDR=16'b01000001000010,MMR_IE_ADDR=16'b01000001000001,MMR_IP_ADDR=16'b01000001000000,LVL_PR_VAL=8'b10110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000111,MMR_ATTR_ADDR=16'b01000001000110,MMR_IE_ADDR=16'b01000001000101,MMR_IP_ADDR=16'b01000001000100,LVL_PR_VAL=8'b10110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001011,MMR_ATTR_ADDR=16'b01000001001010,MMR_IE_ADDR=16'b01000001001001,MMR_IP_ADDR=16'b01000001001000,LVL_PR_VAL=8'b10101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001111,MMR_ATTR_ADDR=16'b01000001001110,MMR_IE_ADDR=16'b01000001001101,MMR_IP_ADDR=16'b01000001001100,LVL_PR_VAL=8'b10101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010011,MMR_ATTR_ADDR=16'b01000001010010,MMR_IE_ADDR=16'b01000001010001,MMR_IP_ADDR=16'b01000001010000,LVL_PR_VAL=8'b10011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010111,MMR_ATTR_ADDR=16'b01000001010110,MMR_IE_ADDR=16'b01000001010101,MMR_IP_ADDR=16'b01000001010100,LVL_PR_VAL=8'b10011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011011,MMR_ATTR_ADDR=16'b01000001011010,MMR_IE_ADDR=16'b01000001011001,MMR_IP_ADDR=16'b01000001011000,LVL_PR_VAL=8'b10010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011111,MMR_ATTR_ADDR=16'b01000001011110,MMR_IE_ADDR=16'b01000001011101,MMR_IP_ADDR=16'b01000001011100,LVL_PR_VAL=8'b10010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100011,MMR_ATTR_ADDR=16'b01000001100010,MMR_IE_ADDR=16'b01000001100001,MMR_IP_ADDR=16'b01000001100000,LVL_PR_VAL=8'b10001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100111,MMR_ATTR_ADDR=16'b01000001100110,MMR_IE_ADDR=16'b01000001100101,MMR_IP_ADDR=16'b01000001100100,LVL_PR_VAL=8'b10001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101011,MMR_ATTR_ADDR=16'b01000001101010,MMR_IE_ADDR=16'b01000001101001,MMR_IP_ADDR=16'b01000001101000,LVL_PR_VAL=8'b10000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101111,MMR_ATTR_ADDR=16'b01000001101110,MMR_IE_ADDR=16'b01000001101101,MMR_IP_ADDR=16'b01000001101100,LVL_PR_VAL=8'b01111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110011,MMR_ATTR_ADDR=16'b01000001110010,MMR_IE_ADDR=16'b01000001110001,MMR_IP_ADDR=16'b01000001110000,LVL_PR_VAL=8'b01111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110111,MMR_ATTR_ADDR=16'b01000001110110,MMR_IE_ADDR=16'b01000001110101,MMR_IP_ADDR=16'b01000001110100,LVL_PR_VAL=8'b01110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111011,MMR_ATTR_ADDR=16'b01000001111010,MMR_IE_ADDR=16'b01000001111001,MMR_IP_ADDR=16'b01000001111000,LVL_PR_VAL=8'b01110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111111,MMR_ATTR_ADDR=16'b01000001111110,MMR_IE_ADDR=16'b01000001111101,MMR_IP_ADDR=16'b01000001111100,LVL_PR_VAL=8'b01101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000011,MMR_ATTR_ADDR=16'b01000010000010,MMR_IE_ADDR=16'b01000010000001,MMR_IP_ADDR=16'b01000010000000,LVL_PR_VAL=8'b01101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000111,MMR_ATTR_ADDR=16'b01000010000110,MMR_IE_ADDR=16'b01000010000101,MMR_IP_ADDR=16'b01000010000100,LVL_PR_VAL=8'b01100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001011,MMR_ATTR_ADDR=16'b01000010001010,MMR_IE_ADDR=16'b01000010001001,MMR_IP_ADDR=16'b01000010001000,LVL_PR_VAL=8'b01011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001111,MMR_ATTR_ADDR=16'b01000010001110,MMR_IE_ADDR=16'b01000010001101,MMR_IP_ADDR=16'b01000010001100,LVL_PR_VAL=8'b01011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010011,MMR_ATTR_ADDR=16'b01000010010010,MMR_IE_ADDR=16'b01000010010001,MMR_IP_ADDR=16'b01000010010000,LVL_PR_VAL=8'b01010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010111,MMR_ATTR_ADDR=16'b01000010010110,MMR_IE_ADDR=16'b01000010010101,MMR_IP_ADDR=16'b01000010010100,LVL_PR_VAL=8'b01010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011011,MMR_ATTR_ADDR=16'b01000010011010,MMR_IE_ADDR=16'b01000010011001,MMR_IP_ADDR=16'b01000010011000,LVL_PR_VAL=8'b01001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011111,MMR_ATTR_ADDR=16'b01000010011110,MMR_IE_ADDR=16'b01000010011101,MMR_IP_ADDR=16'b01000010011100,LVL_PR_VAL=8'b01001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100011,MMR_ATTR_ADDR=16'b01000010100010,MMR_IE_ADDR=16'b01000010100001,MMR_IP_ADDR=16'b01000010100000,LVL_PR_VAL=8'b01000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100111,MMR_ATTR_ADDR=16'b01000010100110,MMR_IE_ADDR=16'b01000010100101,MMR_IP_ADDR=16'b01000010100100,LVL_PR_VAL=8'b0111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101011,MMR_ATTR_ADDR=16'b01000010101010,MMR_IE_ADDR=16'b01000010101001,MMR_IP_ADDR=16'b01000010101000,LVL_PR_VAL=8'b0111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101111,MMR_ATTR_ADDR=16'b01000010101110,MMR_IE_ADDR=16'b01000010101101,MMR_IP_ADDR=16'b01000010101100,LVL_PR_VAL=8'b0110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110011,MMR_ATTR_ADDR=16'b01000010110010,MMR_IE_ADDR=16'b01000010110001,MMR_IP_ADDR=16'b01000010110000,LVL_PR_VAL=8'b0110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110111,MMR_ATTR_ADDR=16'b01000010110110,MMR_IE_ADDR=16'b01000010110101,MMR_IP_ADDR=16'b01000010110100,LVL_PR_VAL=8'b0101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111011,MMR_ATTR_ADDR=16'b01000010111010,MMR_IE_ADDR=16'b01000010111001,MMR_IP_ADDR=16'b01000010111000,LVL_PR_VAL=8'b0101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111111,MMR_ATTR_ADDR=16'b01000010111110,MMR_IE_ADDR=16'b01000010111101,MMR_IP_ADDR=16'b01000010111100,LVL_PR_VAL=8'b0100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv(2): compiling module 'zic_mmr_op_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(2): compiling module 'zic_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv(2): compiling module 'interrupt_recieve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(2): compiling module 'priority_resolve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(813): compiling module 'lvl_pr_compare'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(2): compiling module 'zic_irg'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(39): expression size 8 truncated to fit in target size 1
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(287): net 'dbg_hart_only_rst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(288): net 'dbg_ndmrst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(223): net 'dbg_hart_only_rst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(224): net 'dbg_ndmrst_i' does not have a driver
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
zilla_interrupt_control
[<embedded>] % get_clock_info -gui
[<embedded>] % clock zic_clk -factor 1 -phase 1
[<embedded>] % reset -expression {!(zic_rst)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "zic_rst".
[<embedded>] % check_superlint -extract  -task  .
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 155 Warnings = 1574 Info = 0
1729
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv'
% elaborate -top {zilla_interrupt_control}
INFO (ISW003): Top module name is "zilla_interrupt_control".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(357): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(2): compiling module 'zilla_interrupt_control'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv(2): compiling module 'zic_mmr_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(2): compiling module 'zic_mmr_reg_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(284): compiling module 'zic_mmr_ack'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(478): compiling module 'wdt_mmr_csr'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(662): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(578): compiling module 'WDT_REG_FILE'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(332): compiling module 'zic_mmr_cfg'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(362): compiling module 'zic_mmr_info'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(391): compiling module 'zic_mmr_eoi'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(437): compiling module 'zic_mmr_nxtp'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(2): compiling module 'zic_mmr_ctrl'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000011,MMR_ATTR_ADDR=16'b01000000000010,MMR_IE_ADDR=16'b01000000000001,MMR_IP_ADDR=16'b01000000000000,LVL_PR_VAL=8'b11111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000111,MMR_ATTR_ADDR=16'b01000000000110,MMR_IE_ADDR=16'b01000000000101,MMR_IP_ADDR=16'b01000000000100,LVL_PR_VAL=8'b11111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001011,MMR_ATTR_ADDR=16'b01000000001010,MMR_IE_ADDR=16'b01000000001001,MMR_IP_ADDR=16'b01000000001000,LVL_PR_VAL=8'b11110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001111,MMR_ATTR_ADDR=16'b01000000001110,MMR_IE_ADDR=16'b01000000001101,MMR_IP_ADDR=16'b01000000001100,LVL_PR_VAL=8'b11110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010011,MMR_ATTR_ADDR=16'b01000000010010,MMR_IE_ADDR=16'b01000000010001,MMR_IP_ADDR=16'b01000000010000,LVL_PR_VAL=8'b11101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010111,MMR_ATTR_ADDR=16'b01000000010110,MMR_IE_ADDR=16'b01000000010101,MMR_IP_ADDR=16'b01000000010100,LVL_PR_VAL=8'b11101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011011,MMR_ATTR_ADDR=16'b01000000011010,MMR_IE_ADDR=16'b01000000011001,MMR_IP_ADDR=16'b01000000011000,LVL_PR_VAL=8'b11100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011111,MMR_ATTR_ADDR=16'b01000000011110,MMR_IE_ADDR=16'b01000000011101,MMR_IP_ADDR=16'b01000000011100,LVL_PR_VAL=8'b11011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100011,MMR_ATTR_ADDR=16'b01000000100010,MMR_IE_ADDR=16'b01000000100001,MMR_IP_ADDR=16'b01000000100000,LVL_PR_VAL=8'b11011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100111,MMR_ATTR_ADDR=16'b01000000100110,MMR_IE_ADDR=16'b01000000100101,MMR_IP_ADDR=16'b01000000100100,LVL_PR_VAL=8'b11010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101011,MMR_ATTR_ADDR=16'b01000000101010,MMR_IE_ADDR=16'b01000000101001,MMR_IP_ADDR=16'b01000000101000,LVL_PR_VAL=8'b11010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101111,MMR_ATTR_ADDR=16'b01000000101110,MMR_IE_ADDR=16'b01000000101101,MMR_IP_ADDR=16'b01000000101100,LVL_PR_VAL=8'b11001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110011,MMR_ATTR_ADDR=16'b01000000110010,MMR_IE_ADDR=16'b01000000110001,MMR_IP_ADDR=16'b01000000110000,LVL_PR_VAL=8'b11001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110111,MMR_ATTR_ADDR=16'b01000000110110,MMR_IE_ADDR=16'b01000000110101,MMR_IP_ADDR=16'b01000000110100,LVL_PR_VAL=8'b11000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111011,MMR_ATTR_ADDR=16'b01000000111010,MMR_IE_ADDR=16'b01000000111001,MMR_IP_ADDR=16'b01000000111000,LVL_PR_VAL=8'b10111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111111,MMR_ATTR_ADDR=16'b01000000111110,MMR_IE_ADDR=16'b01000000111101,MMR_IP_ADDR=16'b01000000111100,LVL_PR_VAL=8'b10111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000011,MMR_ATTR_ADDR=16'b01000001000010,MMR_IE_ADDR=16'b01000001000001,MMR_IP_ADDR=16'b01000001000000,LVL_PR_VAL=8'b10110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000111,MMR_ATTR_ADDR=16'b01000001000110,MMR_IE_ADDR=16'b01000001000101,MMR_IP_ADDR=16'b01000001000100,LVL_PR_VAL=8'b10110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001011,MMR_ATTR_ADDR=16'b01000001001010,MMR_IE_ADDR=16'b01000001001001,MMR_IP_ADDR=16'b01000001001000,LVL_PR_VAL=8'b10101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001111,MMR_ATTR_ADDR=16'b01000001001110,MMR_IE_ADDR=16'b01000001001101,MMR_IP_ADDR=16'b01000001001100,LVL_PR_VAL=8'b10101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010011,MMR_ATTR_ADDR=16'b01000001010010,MMR_IE_ADDR=16'b01000001010001,MMR_IP_ADDR=16'b01000001010000,LVL_PR_VAL=8'b10011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010111,MMR_ATTR_ADDR=16'b01000001010110,MMR_IE_ADDR=16'b01000001010101,MMR_IP_ADDR=16'b01000001010100,LVL_PR_VAL=8'b10011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011011,MMR_ATTR_ADDR=16'b01000001011010,MMR_IE_ADDR=16'b01000001011001,MMR_IP_ADDR=16'b01000001011000,LVL_PR_VAL=8'b10010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011111,MMR_ATTR_ADDR=16'b01000001011110,MMR_IE_ADDR=16'b01000001011101,MMR_IP_ADDR=16'b01000001011100,LVL_PR_VAL=8'b10010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100011,MMR_ATTR_ADDR=16'b01000001100010,MMR_IE_ADDR=16'b01000001100001,MMR_IP_ADDR=16'b01000001100000,LVL_PR_VAL=8'b10001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100111,MMR_ATTR_ADDR=16'b01000001100110,MMR_IE_ADDR=16'b01000001100101,MMR_IP_ADDR=16'b01000001100100,LVL_PR_VAL=8'b10001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101011,MMR_ATTR_ADDR=16'b01000001101010,MMR_IE_ADDR=16'b01000001101001,MMR_IP_ADDR=16'b01000001101000,LVL_PR_VAL=8'b10000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101111,MMR_ATTR_ADDR=16'b01000001101110,MMR_IE_ADDR=16'b01000001101101,MMR_IP_ADDR=16'b01000001101100,LVL_PR_VAL=8'b01111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110011,MMR_ATTR_ADDR=16'b01000001110010,MMR_IE_ADDR=16'b01000001110001,MMR_IP_ADDR=16'b01000001110000,LVL_PR_VAL=8'b01111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110111,MMR_ATTR_ADDR=16'b01000001110110,MMR_IE_ADDR=16'b01000001110101,MMR_IP_ADDR=16'b01000001110100,LVL_PR_VAL=8'b01110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111011,MMR_ATTR_ADDR=16'b01000001111010,MMR_IE_ADDR=16'b01000001111001,MMR_IP_ADDR=16'b01000001111000,LVL_PR_VAL=8'b01110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111111,MMR_ATTR_ADDR=16'b01000001111110,MMR_IE_ADDR=16'b01000001111101,MMR_IP_ADDR=16'b01000001111100,LVL_PR_VAL=8'b01101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000011,MMR_ATTR_ADDR=16'b01000010000010,MMR_IE_ADDR=16'b01000010000001,MMR_IP_ADDR=16'b01000010000000,LVL_PR_VAL=8'b01101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000111,MMR_ATTR_ADDR=16'b01000010000110,MMR_IE_ADDR=16'b01000010000101,MMR_IP_ADDR=16'b01000010000100,LVL_PR_VAL=8'b01100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001011,MMR_ATTR_ADDR=16'b01000010001010,MMR_IE_ADDR=16'b01000010001001,MMR_IP_ADDR=16'b01000010001000,LVL_PR_VAL=8'b01011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001111,MMR_ATTR_ADDR=16'b01000010001110,MMR_IE_ADDR=16'b01000010001101,MMR_IP_ADDR=16'b01000010001100,LVL_PR_VAL=8'b01011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010011,MMR_ATTR_ADDR=16'b01000010010010,MMR_IE_ADDR=16'b01000010010001,MMR_IP_ADDR=16'b01000010010000,LVL_PR_VAL=8'b01010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010111,MMR_ATTR_ADDR=16'b01000010010110,MMR_IE_ADDR=16'b01000010010101,MMR_IP_ADDR=16'b01000010010100,LVL_PR_VAL=8'b01010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011011,MMR_ATTR_ADDR=16'b01000010011010,MMR_IE_ADDR=16'b01000010011001,MMR_IP_ADDR=16'b01000010011000,LVL_PR_VAL=8'b01001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011111,MMR_ATTR_ADDR=16'b01000010011110,MMR_IE_ADDR=16'b01000010011101,MMR_IP_ADDR=16'b01000010011100,LVL_PR_VAL=8'b01001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100011,MMR_ATTR_ADDR=16'b01000010100010,MMR_IE_ADDR=16'b01000010100001,MMR_IP_ADDR=16'b01000010100000,LVL_PR_VAL=8'b01000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100111,MMR_ATTR_ADDR=16'b01000010100110,MMR_IE_ADDR=16'b01000010100101,MMR_IP_ADDR=16'b01000010100100,LVL_PR_VAL=8'b0111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101011,MMR_ATTR_ADDR=16'b01000010101010,MMR_IE_ADDR=16'b01000010101001,MMR_IP_ADDR=16'b01000010101000,LVL_PR_VAL=8'b0111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101111,MMR_ATTR_ADDR=16'b01000010101110,MMR_IE_ADDR=16'b01000010101101,MMR_IP_ADDR=16'b01000010101100,LVL_PR_VAL=8'b0110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110011,MMR_ATTR_ADDR=16'b01000010110010,MMR_IE_ADDR=16'b01000010110001,MMR_IP_ADDR=16'b01000010110000,LVL_PR_VAL=8'b0110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110111,MMR_ATTR_ADDR=16'b01000010110110,MMR_IE_ADDR=16'b01000010110101,MMR_IP_ADDR=16'b01000010110100,LVL_PR_VAL=8'b0101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111011,MMR_ATTR_ADDR=16'b01000010111010,MMR_IE_ADDR=16'b01000010111001,MMR_IP_ADDR=16'b01000010111000,LVL_PR_VAL=8'b0101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111111,MMR_ATTR_ADDR=16'b01000010111110,MMR_IE_ADDR=16'b01000010111101,MMR_IP_ADDR=16'b01000010111100,LVL_PR_VAL=8'b0100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv(2): compiling module 'zic_mmr_op_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(2): compiling module 'zic_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv(2): compiling module 'interrupt_recieve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(2): compiling module 'priority_resolve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(813): compiling module 'lvl_pr_compare'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(2): compiling module 'zic_irg'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(39): expression size 8 truncated to fit in target size 1
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(223): net 'dbg_hart_only_rst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(224): net 'dbg_ndmrst_i' does not have a driver
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
zilla_interrupt_control
[<embedded>] % get_clock_info -gui
[<embedded>] % clock zic_clk -factor 1 -phase 1
[<embedded>] % reset -expression {!(zic_rst)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "zic_rst".
[<embedded>] % check_superlint -extract  -task  .
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 155 Warnings = 1568 Info = 0
1723
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv'
% elaborate -top {zilla_interrupt_control}
INFO (ISW003): Top module name is "zilla_interrupt_control".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(357): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(2): compiling module 'zilla_interrupt_control'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv(2): compiling module 'zic_mmr_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(2): compiling module 'zic_mmr_reg_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(284): compiling module 'zic_mmr_ack'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(478): compiling module 'wdt_mmr_csr'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(662): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(578): compiling module 'WDT_REG_FILE'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(332): compiling module 'zic_mmr_cfg'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(362): compiling module 'zic_mmr_info'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(391): compiling module 'zic_mmr_eoi'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(437): compiling module 'zic_mmr_nxtp'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(2): compiling module 'zic_mmr_ctrl'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000011,MMR_ATTR_ADDR=16'b01000000000010,MMR_IE_ADDR=16'b01000000000001,MMR_IP_ADDR=16'b01000000000000,LVL_PR_VAL=8'b11111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000111,MMR_ATTR_ADDR=16'b01000000000110,MMR_IE_ADDR=16'b01000000000101,MMR_IP_ADDR=16'b01000000000100,LVL_PR_VAL=8'b11111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001011,MMR_ATTR_ADDR=16'b01000000001010,MMR_IE_ADDR=16'b01000000001001,MMR_IP_ADDR=16'b01000000001000,LVL_PR_VAL=8'b11110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001111,MMR_ATTR_ADDR=16'b01000000001110,MMR_IE_ADDR=16'b01000000001101,MMR_IP_ADDR=16'b01000000001100,LVL_PR_VAL=8'b11110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010011,MMR_ATTR_ADDR=16'b01000000010010,MMR_IE_ADDR=16'b01000000010001,MMR_IP_ADDR=16'b01000000010000,LVL_PR_VAL=8'b11101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010111,MMR_ATTR_ADDR=16'b01000000010110,MMR_IE_ADDR=16'b01000000010101,MMR_IP_ADDR=16'b01000000010100,LVL_PR_VAL=8'b11101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011011,MMR_ATTR_ADDR=16'b01000000011010,MMR_IE_ADDR=16'b01000000011001,MMR_IP_ADDR=16'b01000000011000,LVL_PR_VAL=8'b11100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011111,MMR_ATTR_ADDR=16'b01000000011110,MMR_IE_ADDR=16'b01000000011101,MMR_IP_ADDR=16'b01000000011100,LVL_PR_VAL=8'b11011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100011,MMR_ATTR_ADDR=16'b01000000100010,MMR_IE_ADDR=16'b01000000100001,MMR_IP_ADDR=16'b01000000100000,LVL_PR_VAL=8'b11011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100111,MMR_ATTR_ADDR=16'b01000000100110,MMR_IE_ADDR=16'b01000000100101,MMR_IP_ADDR=16'b01000000100100,LVL_PR_VAL=8'b11010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101011,MMR_ATTR_ADDR=16'b01000000101010,MMR_IE_ADDR=16'b01000000101001,MMR_IP_ADDR=16'b01000000101000,LVL_PR_VAL=8'b11010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101111,MMR_ATTR_ADDR=16'b01000000101110,MMR_IE_ADDR=16'b01000000101101,MMR_IP_ADDR=16'b01000000101100,LVL_PR_VAL=8'b11001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110011,MMR_ATTR_ADDR=16'b01000000110010,MMR_IE_ADDR=16'b01000000110001,MMR_IP_ADDR=16'b01000000110000,LVL_PR_VAL=8'b11001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110111,MMR_ATTR_ADDR=16'b01000000110110,MMR_IE_ADDR=16'b01000000110101,MMR_IP_ADDR=16'b01000000110100,LVL_PR_VAL=8'b11000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111011,MMR_ATTR_ADDR=16'b01000000111010,MMR_IE_ADDR=16'b01000000111001,MMR_IP_ADDR=16'b01000000111000,LVL_PR_VAL=8'b10111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111111,MMR_ATTR_ADDR=16'b01000000111110,MMR_IE_ADDR=16'b01000000111101,MMR_IP_ADDR=16'b01000000111100,LVL_PR_VAL=8'b10111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000011,MMR_ATTR_ADDR=16'b01000001000010,MMR_IE_ADDR=16'b01000001000001,MMR_IP_ADDR=16'b01000001000000,LVL_PR_VAL=8'b10110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000111,MMR_ATTR_ADDR=16'b01000001000110,MMR_IE_ADDR=16'b01000001000101,MMR_IP_ADDR=16'b01000001000100,LVL_PR_VAL=8'b10110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001011,MMR_ATTR_ADDR=16'b01000001001010,MMR_IE_ADDR=16'b01000001001001,MMR_IP_ADDR=16'b01000001001000,LVL_PR_VAL=8'b10101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001111,MMR_ATTR_ADDR=16'b01000001001110,MMR_IE_ADDR=16'b01000001001101,MMR_IP_ADDR=16'b01000001001100,LVL_PR_VAL=8'b10101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010011,MMR_ATTR_ADDR=16'b01000001010010,MMR_IE_ADDR=16'b01000001010001,MMR_IP_ADDR=16'b01000001010000,LVL_PR_VAL=8'b10011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010111,MMR_ATTR_ADDR=16'b01000001010110,MMR_IE_ADDR=16'b01000001010101,MMR_IP_ADDR=16'b01000001010100,LVL_PR_VAL=8'b10011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011011,MMR_ATTR_ADDR=16'b01000001011010,MMR_IE_ADDR=16'b01000001011001,MMR_IP_ADDR=16'b01000001011000,LVL_PR_VAL=8'b10010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011111,MMR_ATTR_ADDR=16'b01000001011110,MMR_IE_ADDR=16'b01000001011101,MMR_IP_ADDR=16'b01000001011100,LVL_PR_VAL=8'b10010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100011,MMR_ATTR_ADDR=16'b01000001100010,MMR_IE_ADDR=16'b01000001100001,MMR_IP_ADDR=16'b01000001100000,LVL_PR_VAL=8'b10001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100111,MMR_ATTR_ADDR=16'b01000001100110,MMR_IE_ADDR=16'b01000001100101,MMR_IP_ADDR=16'b01000001100100,LVL_PR_VAL=8'b10001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101011,MMR_ATTR_ADDR=16'b01000001101010,MMR_IE_ADDR=16'b01000001101001,MMR_IP_ADDR=16'b01000001101000,LVL_PR_VAL=8'b10000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101111,MMR_ATTR_ADDR=16'b01000001101110,MMR_IE_ADDR=16'b01000001101101,MMR_IP_ADDR=16'b01000001101100,LVL_PR_VAL=8'b01111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110011,MMR_ATTR_ADDR=16'b01000001110010,MMR_IE_ADDR=16'b01000001110001,MMR_IP_ADDR=16'b01000001110000,LVL_PR_VAL=8'b01111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110111,MMR_ATTR_ADDR=16'b01000001110110,MMR_IE_ADDR=16'b01000001110101,MMR_IP_ADDR=16'b01000001110100,LVL_PR_VAL=8'b01110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111011,MMR_ATTR_ADDR=16'b01000001111010,MMR_IE_ADDR=16'b01000001111001,MMR_IP_ADDR=16'b01000001111000,LVL_PR_VAL=8'b01110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111111,MMR_ATTR_ADDR=16'b01000001111110,MMR_IE_ADDR=16'b01000001111101,MMR_IP_ADDR=16'b01000001111100,LVL_PR_VAL=8'b01101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000011,MMR_ATTR_ADDR=16'b01000010000010,MMR_IE_ADDR=16'b01000010000001,MMR_IP_ADDR=16'b01000010000000,LVL_PR_VAL=8'b01101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000111,MMR_ATTR_ADDR=16'b01000010000110,MMR_IE_ADDR=16'b01000010000101,MMR_IP_ADDR=16'b01000010000100,LVL_PR_VAL=8'b01100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001011,MMR_ATTR_ADDR=16'b01000010001010,MMR_IE_ADDR=16'b01000010001001,MMR_IP_ADDR=16'b01000010001000,LVL_PR_VAL=8'b01011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001111,MMR_ATTR_ADDR=16'b01000010001110,MMR_IE_ADDR=16'b01000010001101,MMR_IP_ADDR=16'b01000010001100,LVL_PR_VAL=8'b01011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010011,MMR_ATTR_ADDR=16'b01000010010010,MMR_IE_ADDR=16'b01000010010001,MMR_IP_ADDR=16'b01000010010000,LVL_PR_VAL=8'b01010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010111,MMR_ATTR_ADDR=16'b01000010010110,MMR_IE_ADDR=16'b01000010010101,MMR_IP_ADDR=16'b01000010010100,LVL_PR_VAL=8'b01010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011011,MMR_ATTR_ADDR=16'b01000010011010,MMR_IE_ADDR=16'b01000010011001,MMR_IP_ADDR=16'b01000010011000,LVL_PR_VAL=8'b01001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011111,MMR_ATTR_ADDR=16'b01000010011110,MMR_IE_ADDR=16'b01000010011101,MMR_IP_ADDR=16'b01000010011100,LVL_PR_VAL=8'b01001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100011,MMR_ATTR_ADDR=16'b01000010100010,MMR_IE_ADDR=16'b01000010100001,MMR_IP_ADDR=16'b01000010100000,LVL_PR_VAL=8'b01000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100111,MMR_ATTR_ADDR=16'b01000010100110,MMR_IE_ADDR=16'b01000010100101,MMR_IP_ADDR=16'b01000010100100,LVL_PR_VAL=8'b0111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101011,MMR_ATTR_ADDR=16'b01000010101010,MMR_IE_ADDR=16'b01000010101001,MMR_IP_ADDR=16'b01000010101000,LVL_PR_VAL=8'b0111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101111,MMR_ATTR_ADDR=16'b01000010101110,MMR_IE_ADDR=16'b01000010101101,MMR_IP_ADDR=16'b01000010101100,LVL_PR_VAL=8'b0110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110011,MMR_ATTR_ADDR=16'b01000010110010,MMR_IE_ADDR=16'b01000010110001,MMR_IP_ADDR=16'b01000010110000,LVL_PR_VAL=8'b0110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110111,MMR_ATTR_ADDR=16'b01000010110110,MMR_IE_ADDR=16'b01000010110101,MMR_IP_ADDR=16'b01000010110100,LVL_PR_VAL=8'b0101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111011,MMR_ATTR_ADDR=16'b01000010111010,MMR_IE_ADDR=16'b01000010111001,MMR_IP_ADDR=16'b01000010111000,LVL_PR_VAL=8'b0101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111111,MMR_ATTR_ADDR=16'b01000010111110,MMR_IE_ADDR=16'b01000010111101,MMR_IP_ADDR=16'b01000010111100,LVL_PR_VAL=8'b0100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv(2): compiling module 'zic_mmr_op_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(2): compiling module 'zic_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv(2): compiling module 'interrupt_recieve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(2): compiling module 'priority_resolve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(813): compiling module 'lvl_pr_compare'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(2): compiling module 'zic_irg'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(39): expression size 8 truncated to fit in target size 1
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(223): net 'dbg_hart_only_rst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(224): net 'dbg_ndmrst_i' does not have a driver
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
zilla_interrupt_control
[<embedded>] % get_clock_info -gui
[<embedded>] % clock zic_clk -factor 1 -phase 1
[<embedded>] % reset -expression {!(zic_rst)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "zic_rst".
[<embedded>] % check_superlint -extract  -task  .
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 155 Warnings = 1568 Info = 0
1723
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv'
% elaborate -top {zilla_interrupt_control}
INFO (ISW003): Top module name is "zilla_interrupt_control".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(357): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(2): compiling module 'zilla_interrupt_control'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv(2): compiling module 'zic_mmr_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(2): compiling module 'zic_mmr_reg_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(284): compiling module 'zic_mmr_ack'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(478): compiling module 'wdt_mmr_csr'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(662): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(578): compiling module 'WDT_REG_FILE'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(332): compiling module 'zic_mmr_cfg'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(362): compiling module 'zic_mmr_info'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(391): compiling module 'zic_mmr_eoi'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(437): compiling module 'zic_mmr_nxtp'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(2): compiling module 'zic_mmr_ctrl'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000011,MMR_ATTR_ADDR=16'b01000000000010,MMR_IE_ADDR=16'b01000000000001,MMR_IP_ADDR=16'b01000000000000,LVL_PR_VAL=8'b11111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000111,MMR_ATTR_ADDR=16'b01000000000110,MMR_IE_ADDR=16'b01000000000101,MMR_IP_ADDR=16'b01000000000100,LVL_PR_VAL=8'b11111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001011,MMR_ATTR_ADDR=16'b01000000001010,MMR_IE_ADDR=16'b01000000001001,MMR_IP_ADDR=16'b01000000001000,LVL_PR_VAL=8'b11110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001111,MMR_ATTR_ADDR=16'b01000000001110,MMR_IE_ADDR=16'b01000000001101,MMR_IP_ADDR=16'b01000000001100,LVL_PR_VAL=8'b11110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010011,MMR_ATTR_ADDR=16'b01000000010010,MMR_IE_ADDR=16'b01000000010001,MMR_IP_ADDR=16'b01000000010000,LVL_PR_VAL=8'b11101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010111,MMR_ATTR_ADDR=16'b01000000010110,MMR_IE_ADDR=16'b01000000010101,MMR_IP_ADDR=16'b01000000010100,LVL_PR_VAL=8'b11101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011011,MMR_ATTR_ADDR=16'b01000000011010,MMR_IE_ADDR=16'b01000000011001,MMR_IP_ADDR=16'b01000000011000,LVL_PR_VAL=8'b11100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011111,MMR_ATTR_ADDR=16'b01000000011110,MMR_IE_ADDR=16'b01000000011101,MMR_IP_ADDR=16'b01000000011100,LVL_PR_VAL=8'b11011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100011,MMR_ATTR_ADDR=16'b01000000100010,MMR_IE_ADDR=16'b01000000100001,MMR_IP_ADDR=16'b01000000100000,LVL_PR_VAL=8'b11011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100111,MMR_ATTR_ADDR=16'b01000000100110,MMR_IE_ADDR=16'b01000000100101,MMR_IP_ADDR=16'b01000000100100,LVL_PR_VAL=8'b11010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101011,MMR_ATTR_ADDR=16'b01000000101010,MMR_IE_ADDR=16'b01000000101001,MMR_IP_ADDR=16'b01000000101000,LVL_PR_VAL=8'b11010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101111,MMR_ATTR_ADDR=16'b01000000101110,MMR_IE_ADDR=16'b01000000101101,MMR_IP_ADDR=16'b01000000101100,LVL_PR_VAL=8'b11001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110011,MMR_ATTR_ADDR=16'b01000000110010,MMR_IE_ADDR=16'b01000000110001,MMR_IP_ADDR=16'b01000000110000,LVL_PR_VAL=8'b11001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110111,MMR_ATTR_ADDR=16'b01000000110110,MMR_IE_ADDR=16'b01000000110101,MMR_IP_ADDR=16'b01000000110100,LVL_PR_VAL=8'b11000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111011,MMR_ATTR_ADDR=16'b01000000111010,MMR_IE_ADDR=16'b01000000111001,MMR_IP_ADDR=16'b01000000111000,LVL_PR_VAL=8'b10111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111111,MMR_ATTR_ADDR=16'b01000000111110,MMR_IE_ADDR=16'b01000000111101,MMR_IP_ADDR=16'b01000000111100,LVL_PR_VAL=8'b10111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000011,MMR_ATTR_ADDR=16'b01000001000010,MMR_IE_ADDR=16'b01000001000001,MMR_IP_ADDR=16'b01000001000000,LVL_PR_VAL=8'b10110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000111,MMR_ATTR_ADDR=16'b01000001000110,MMR_IE_ADDR=16'b01000001000101,MMR_IP_ADDR=16'b01000001000100,LVL_PR_VAL=8'b10110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001011,MMR_ATTR_ADDR=16'b01000001001010,MMR_IE_ADDR=16'b01000001001001,MMR_IP_ADDR=16'b01000001001000,LVL_PR_VAL=8'b10101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001111,MMR_ATTR_ADDR=16'b01000001001110,MMR_IE_ADDR=16'b01000001001101,MMR_IP_ADDR=16'b01000001001100,LVL_PR_VAL=8'b10101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010011,MMR_ATTR_ADDR=16'b01000001010010,MMR_IE_ADDR=16'b01000001010001,MMR_IP_ADDR=16'b01000001010000,LVL_PR_VAL=8'b10011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010111,MMR_ATTR_ADDR=16'b01000001010110,MMR_IE_ADDR=16'b01000001010101,MMR_IP_ADDR=16'b01000001010100,LVL_PR_VAL=8'b10011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011011,MMR_ATTR_ADDR=16'b01000001011010,MMR_IE_ADDR=16'b01000001011001,MMR_IP_ADDR=16'b01000001011000,LVL_PR_VAL=8'b10010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011111,MMR_ATTR_ADDR=16'b01000001011110,MMR_IE_ADDR=16'b01000001011101,MMR_IP_ADDR=16'b01000001011100,LVL_PR_VAL=8'b10010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100011,MMR_ATTR_ADDR=16'b01000001100010,MMR_IE_ADDR=16'b01000001100001,MMR_IP_ADDR=16'b01000001100000,LVL_PR_VAL=8'b10001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100111,MMR_ATTR_ADDR=16'b01000001100110,MMR_IE_ADDR=16'b01000001100101,MMR_IP_ADDR=16'b01000001100100,LVL_PR_VAL=8'b10001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101011,MMR_ATTR_ADDR=16'b01000001101010,MMR_IE_ADDR=16'b01000001101001,MMR_IP_ADDR=16'b01000001101000,LVL_PR_VAL=8'b10000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101111,MMR_ATTR_ADDR=16'b01000001101110,MMR_IE_ADDR=16'b01000001101101,MMR_IP_ADDR=16'b01000001101100,LVL_PR_VAL=8'b01111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110011,MMR_ATTR_ADDR=16'b01000001110010,MMR_IE_ADDR=16'b01000001110001,MMR_IP_ADDR=16'b01000001110000,LVL_PR_VAL=8'b01111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110111,MMR_ATTR_ADDR=16'b01000001110110,MMR_IE_ADDR=16'b01000001110101,MMR_IP_ADDR=16'b01000001110100,LVL_PR_VAL=8'b01110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111011,MMR_ATTR_ADDR=16'b01000001111010,MMR_IE_ADDR=16'b01000001111001,MMR_IP_ADDR=16'b01000001111000,LVL_PR_VAL=8'b01110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111111,MMR_ATTR_ADDR=16'b01000001111110,MMR_IE_ADDR=16'b01000001111101,MMR_IP_ADDR=16'b01000001111100,LVL_PR_VAL=8'b01101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000011,MMR_ATTR_ADDR=16'b01000010000010,MMR_IE_ADDR=16'b01000010000001,MMR_IP_ADDR=16'b01000010000000,LVL_PR_VAL=8'b01101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000111,MMR_ATTR_ADDR=16'b01000010000110,MMR_IE_ADDR=16'b01000010000101,MMR_IP_ADDR=16'b01000010000100,LVL_PR_VAL=8'b01100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001011,MMR_ATTR_ADDR=16'b01000010001010,MMR_IE_ADDR=16'b01000010001001,MMR_IP_ADDR=16'b01000010001000,LVL_PR_VAL=8'b01011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001111,MMR_ATTR_ADDR=16'b01000010001110,MMR_IE_ADDR=16'b01000010001101,MMR_IP_ADDR=16'b01000010001100,LVL_PR_VAL=8'b01011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010011,MMR_ATTR_ADDR=16'b01000010010010,MMR_IE_ADDR=16'b01000010010001,MMR_IP_ADDR=16'b01000010010000,LVL_PR_VAL=8'b01010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010111,MMR_ATTR_ADDR=16'b01000010010110,MMR_IE_ADDR=16'b01000010010101,MMR_IP_ADDR=16'b01000010010100,LVL_PR_VAL=8'b01010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011011,MMR_ATTR_ADDR=16'b01000010011010,MMR_IE_ADDR=16'b01000010011001,MMR_IP_ADDR=16'b01000010011000,LVL_PR_VAL=8'b01001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011111,MMR_ATTR_ADDR=16'b01000010011110,MMR_IE_ADDR=16'b01000010011101,MMR_IP_ADDR=16'b01000010011100,LVL_PR_VAL=8'b01001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100011,MMR_ATTR_ADDR=16'b01000010100010,MMR_IE_ADDR=16'b01000010100001,MMR_IP_ADDR=16'b01000010100000,LVL_PR_VAL=8'b01000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100111,MMR_ATTR_ADDR=16'b01000010100110,MMR_IE_ADDR=16'b01000010100101,MMR_IP_ADDR=16'b01000010100100,LVL_PR_VAL=8'b0111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101011,MMR_ATTR_ADDR=16'b01000010101010,MMR_IE_ADDR=16'b01000010101001,MMR_IP_ADDR=16'b01000010101000,LVL_PR_VAL=8'b0111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101111,MMR_ATTR_ADDR=16'b01000010101110,MMR_IE_ADDR=16'b01000010101101,MMR_IP_ADDR=16'b01000010101100,LVL_PR_VAL=8'b0110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110011,MMR_ATTR_ADDR=16'b01000010110010,MMR_IE_ADDR=16'b01000010110001,MMR_IP_ADDR=16'b01000010110000,LVL_PR_VAL=8'b0110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110111,MMR_ATTR_ADDR=16'b01000010110110,MMR_IE_ADDR=16'b01000010110101,MMR_IP_ADDR=16'b01000010110100,LVL_PR_VAL=8'b0101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111011,MMR_ATTR_ADDR=16'b01000010111010,MMR_IE_ADDR=16'b01000010111001,MMR_IP_ADDR=16'b01000010111000,LVL_PR_VAL=8'b0101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111111,MMR_ATTR_ADDR=16'b01000010111110,MMR_IE_ADDR=16'b01000010111101,MMR_IP_ADDR=16'b01000010111100,LVL_PR_VAL=8'b0100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv(2): compiling module 'zic_mmr_op_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(2): compiling module 'zic_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv(2): compiling module 'interrupt_recieve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(2): compiling module 'priority_resolve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(813): compiling module 'lvl_pr_compare'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(2): compiling module 'zic_irg'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(39): expression size 8 truncated to fit in target size 1
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(223): net 'dbg_hart_only_rst_i' does not have a driver
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(224): net 'dbg_ndmrst_i' does not have a driver
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
zilla_interrupt_control
[<embedded>] % get_clock_info -gui
[<embedded>] % clock zic_clk -factor 1 -phase 1
[<embedded>] % reset -expression {!(zic_rst)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "zic_rst".
[<embedded>] % check_superlint -extract  -task  .
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 155 Warnings = 1568 Info = 0
1723
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv'
% elaborate -top {zilla_interrupt_control}
INFO (ISW003): Top module name is "zilla_interrupt_control".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(357): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zilla_interrupt_control.sv(2): compiling module 'zilla_interrupt_control'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_top.sv(2): compiling module 'zic_mmr_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(2): compiling module 'zic_mmr_reg_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(284): compiling module 'zic_mmr_ack'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(478): compiling module 'wdt_mmr_csr'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(662): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(578): compiling module 'WDT_REG_FILE'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(332): compiling module 'zic_mmr_cfg'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(362): compiling module 'zic_mmr_info'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(391): compiling module 'zic_mmr_eoi'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_reg_file.sv(437): compiling module 'zic_mmr_nxtp'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(2): compiling module 'zic_mmr_ctrl'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000011,MMR_ATTR_ADDR=16'b01000000000010,MMR_IE_ADDR=16'b01000000000001,MMR_IP_ADDR=16'b01000000000000,LVL_PR_VAL=8'b11111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000000111,MMR_ATTR_ADDR=16'b01000000000110,MMR_IE_ADDR=16'b01000000000101,MMR_IP_ADDR=16'b01000000000100,LVL_PR_VAL=8'b11111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001011,MMR_ATTR_ADDR=16'b01000000001010,MMR_IE_ADDR=16'b01000000001001,MMR_IP_ADDR=16'b01000000001000,LVL_PR_VAL=8'b11110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000001111,MMR_ATTR_ADDR=16'b01000000001110,MMR_IE_ADDR=16'b01000000001101,MMR_IP_ADDR=16'b01000000001100,LVL_PR_VAL=8'b11110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010011,MMR_ATTR_ADDR=16'b01000000010010,MMR_IE_ADDR=16'b01000000010001,MMR_IP_ADDR=16'b01000000010000,LVL_PR_VAL=8'b11101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000010111,MMR_ATTR_ADDR=16'b01000000010110,MMR_IE_ADDR=16'b01000000010101,MMR_IP_ADDR=16'b01000000010100,LVL_PR_VAL=8'b11101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011011,MMR_ATTR_ADDR=16'b01000000011010,MMR_IE_ADDR=16'b01000000011001,MMR_IP_ADDR=16'b01000000011000,LVL_PR_VAL=8'b11100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000011111,MMR_ATTR_ADDR=16'b01000000011110,MMR_IE_ADDR=16'b01000000011101,MMR_IP_ADDR=16'b01000000011100,LVL_PR_VAL=8'b11011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100011,MMR_ATTR_ADDR=16'b01000000100010,MMR_IE_ADDR=16'b01000000100001,MMR_IP_ADDR=16'b01000000100000,LVL_PR_VAL=8'b11011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000100111,MMR_ATTR_ADDR=16'b01000000100110,MMR_IE_ADDR=16'b01000000100101,MMR_IP_ADDR=16'b01000000100100,LVL_PR_VAL=8'b11010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101011,MMR_ATTR_ADDR=16'b01000000101010,MMR_IE_ADDR=16'b01000000101001,MMR_IP_ADDR=16'b01000000101000,LVL_PR_VAL=8'b11010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000101111,MMR_ATTR_ADDR=16'b01000000101110,MMR_IE_ADDR=16'b01000000101101,MMR_IP_ADDR=16'b01000000101100,LVL_PR_VAL=8'b11001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110011,MMR_ATTR_ADDR=16'b01000000110010,MMR_IE_ADDR=16'b01000000110001,MMR_IP_ADDR=16'b01000000110000,LVL_PR_VAL=8'b11001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000110111,MMR_ATTR_ADDR=16'b01000000110110,MMR_IE_ADDR=16'b01000000110101,MMR_IP_ADDR=16'b01000000110100,LVL_PR_VAL=8'b11000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111011,MMR_ATTR_ADDR=16'b01000000111010,MMR_IE_ADDR=16'b01000000111001,MMR_IP_ADDR=16'b01000000111000,LVL_PR_VAL=8'b10111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000000111111,MMR_ATTR_ADDR=16'b01000000111110,MMR_IE_ADDR=16'b01000000111101,MMR_IP_ADDR=16'b01000000111100,LVL_PR_VAL=8'b10111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000011,MMR_ATTR_ADDR=16'b01000001000010,MMR_IE_ADDR=16'b01000001000001,MMR_IP_ADDR=16'b01000001000000,LVL_PR_VAL=8'b10110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001000111,MMR_ATTR_ADDR=16'b01000001000110,MMR_IE_ADDR=16'b01000001000101,MMR_IP_ADDR=16'b01000001000100,LVL_PR_VAL=8'b10110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001011,MMR_ATTR_ADDR=16'b01000001001010,MMR_IE_ADDR=16'b01000001001001,MMR_IP_ADDR=16'b01000001001000,LVL_PR_VAL=8'b10101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001001111,MMR_ATTR_ADDR=16'b01000001001110,MMR_IE_ADDR=16'b01000001001101,MMR_IP_ADDR=16'b01000001001100,LVL_PR_VAL=8'b10101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010011,MMR_ATTR_ADDR=16'b01000001010010,MMR_IE_ADDR=16'b01000001010001,MMR_IP_ADDR=16'b01000001010000,LVL_PR_VAL=8'b10011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001010111,MMR_ATTR_ADDR=16'b01000001010110,MMR_IE_ADDR=16'b01000001010101,MMR_IP_ADDR=16'b01000001010100,LVL_PR_VAL=8'b10011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011011,MMR_ATTR_ADDR=16'b01000001011010,MMR_IE_ADDR=16'b01000001011001,MMR_IP_ADDR=16'b01000001011000,LVL_PR_VAL=8'b10010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001011111,MMR_ATTR_ADDR=16'b01000001011110,MMR_IE_ADDR=16'b01000001011101,MMR_IP_ADDR=16'b01000001011100,LVL_PR_VAL=8'b10010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100011,MMR_ATTR_ADDR=16'b01000001100010,MMR_IE_ADDR=16'b01000001100001,MMR_IP_ADDR=16'b01000001100000,LVL_PR_VAL=8'b10001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001100111,MMR_ATTR_ADDR=16'b01000001100110,MMR_IE_ADDR=16'b01000001100101,MMR_IP_ADDR=16'b01000001100100,LVL_PR_VAL=8'b10001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101011,MMR_ATTR_ADDR=16'b01000001101010,MMR_IE_ADDR=16'b01000001101001,MMR_IP_ADDR=16'b01000001101000,LVL_PR_VAL=8'b10000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001101111,MMR_ATTR_ADDR=16'b01000001101110,MMR_IE_ADDR=16'b01000001101101,MMR_IP_ADDR=16'b01000001101100,LVL_PR_VAL=8'b01111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110011,MMR_ATTR_ADDR=16'b01000001110010,MMR_IE_ADDR=16'b01000001110001,MMR_IP_ADDR=16'b01000001110000,LVL_PR_VAL=8'b01111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001110111,MMR_ATTR_ADDR=16'b01000001110110,MMR_IE_ADDR=16'b01000001110101,MMR_IP_ADDR=16'b01000001110100,LVL_PR_VAL=8'b01110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111011,MMR_ATTR_ADDR=16'b01000001111010,MMR_IE_ADDR=16'b01000001111001,MMR_IP_ADDR=16'b01000001111000,LVL_PR_VAL=8'b01110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000001111111,MMR_ATTR_ADDR=16'b01000001111110,MMR_IE_ADDR=16'b01000001111101,MMR_IP_ADDR=16'b01000001111100,LVL_PR_VAL=8'b01101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000011,MMR_ATTR_ADDR=16'b01000010000010,MMR_IE_ADDR=16'b01000010000001,MMR_IP_ADDR=16'b01000010000000,LVL_PR_VAL=8'b01101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010000111,MMR_ATTR_ADDR=16'b01000010000110,MMR_IE_ADDR=16'b01000010000101,MMR_IP_ADDR=16'b01000010000100,LVL_PR_VAL=8'b01100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001011,MMR_ATTR_ADDR=16'b01000010001010,MMR_IE_ADDR=16'b01000010001001,MMR_IP_ADDR=16'b01000010001000,LVL_PR_VAL=8'b01011111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010001111,MMR_ATTR_ADDR=16'b01000010001110,MMR_IE_ADDR=16'b01000010001101,MMR_IP_ADDR=16'b01000010001100,LVL_PR_VAL=8'b01011011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010011,MMR_ATTR_ADDR=16'b01000010010010,MMR_IE_ADDR=16'b01000010010001,MMR_IP_ADDR=16'b01000010010000,LVL_PR_VAL=8'b01010111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010010111,MMR_ATTR_ADDR=16'b01000010010110,MMR_IE_ADDR=16'b01000010010101,MMR_IP_ADDR=16'b01000010010100,LVL_PR_VAL=8'b01010011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011011,MMR_ATTR_ADDR=16'b01000010011010,MMR_IE_ADDR=16'b01000010011001,MMR_IP_ADDR=16'b01000010011000,LVL_PR_VAL=8'b01001111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010011111,MMR_ATTR_ADDR=16'b01000010011110,MMR_IE_ADDR=16'b01000010011101,MMR_IP_ADDR=16'b01000010011100,LVL_PR_VAL=8'b01001011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100011,MMR_ATTR_ADDR=16'b01000010100010,MMR_IE_ADDR=16'b01000010100001,MMR_IP_ADDR=16'b01000010100000,LVL_PR_VAL=8'b01000111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010100111,MMR_ATTR_ADDR=16'b01000010100110,MMR_IE_ADDR=16'b01000010100101,MMR_IP_ADDR=16'b01000010100100,LVL_PR_VAL=8'b0111111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101011,MMR_ATTR_ADDR=16'b01000010101010,MMR_IE_ADDR=16'b01000010101001,MMR_IP_ADDR=16'b01000010101000,LVL_PR_VAL=8'b0111011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010101111,MMR_ATTR_ADDR=16'b01000010101110,MMR_IE_ADDR=16'b01000010101101,MMR_IP_ADDR=16'b01000010101100,LVL_PR_VAL=8'b0110111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110011,MMR_ATTR_ADDR=16'b01000010110010,MMR_IE_ADDR=16'b01000010110001,MMR_IP_ADDR=16'b01000010110000,LVL_PR_VAL=8'b0110011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010110111,MMR_ATTR_ADDR=16'b01000010110110,MMR_IE_ADDR=16'b01000010110101,MMR_IP_ADDR=16'b01000010110100,LVL_PR_VAL=8'b0101111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111011,MMR_ATTR_ADDR=16'b01000010111010,MMR_IE_ADDR=16'b01000010111001,MMR_IP_ADDR=16'b01000010111000,LVL_PR_VAL=8'b0101011)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_ctrl.sv(1316): compiling module 'irq_ctrl:(MMR_CTL_ADDR=16'b01000010111111,MMR_ATTR_ADDR=16'b01000010111110,MMR_IE_ADDR=16'b01000010111101,MMR_IP_ADDR=16'b01000010111100,LVL_PR_VAL=8'b0100111)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/ZIC_MEM_MAP/RTL_SOURCE_FILES/zic_mmr_op_mux.sv(2): compiling module 'zic_mmr_op_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_top.sv(2): compiling module 'zic_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/interrupt_recieve.sv(2): compiling module 'interrupt_recieve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(2): compiling module 'priority_resolve'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/priority_resolve.sv(813): compiling module 'lvl_pr_compare'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(2): compiling module 'zic_irg'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/INTERRUPT_CONTROL/RTL_SOURCE_FILES/zic_irg.sv(39): expression size 8 truncated to fit in target size 1
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
zilla_interrupt_control
[<embedded>] % get_clock_info -gui
[<embedded>] % clock zic_clk -factor 1 -phase 1
[<embedded>] % reset -expression {!(zic_rst)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "zic_rst".
[<embedded>] % check_superlint -extract  -task  .
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 145 Warnings = 1564 Info = 0
1709
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv} ; analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv} ; analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv'
% elaborate -top {wdt_top}
INFO (ISW003): Top module name is "wdt_top".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(82): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(1): compiling module 'wdt_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv(1): compiling module 'WDT_COUNTER'
[WARN (VERI-1209)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv(51): expression size 32 truncated to fit in target size 16
[ERROR (VERI-2367)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(31): 'reload_count' is not found for implicit .* port connection
[WARN (VERI-9028)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(29): missing/open ports on instance wdt_counter_inst of module WDT_COUNTER
[INFO (VERI-1073)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(1): module 'wdt_top' remains a black box, due to errors in its contents
ERROR (ENL134): Unable to elaborate design as top module "wdt_top" is black boxed.
Summary of errors detected:
	[ERROR (VERI-2367)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(31): 'reload_count' is not found for implicit .* port connection
	ERROR (ENL134): Unable to elaborate design as top module "wdt_top" is black boxed.
ERROR (ENL034): 2 errors detected in the design file(s).


% get_clock_info -gui
ERROR (ENL001): No design modules are defined.


% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv} ; analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv} ; analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv'
% elaborate -top {wdt_top}
INFO (ISW003): Top module name is "wdt_top".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(80): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(1): compiling module 'wdt_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv(1): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv(1): compiling module 'WDT_REG_FILE'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
wdt_top
[<embedded>] % get_clock_info -gui
[<embedded>] % clock wdt_clk_i -factor 1 -phase 1
[<embedded>] % reset -expression {!(wdt_rst_i)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "wdt_rst_i".
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 75 Info = 0
75
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv} ; analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv} ; analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv'
% elaborate -top {wdt_top}
INFO (ISW003): Top module name is "wdt_top".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(80): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_TOP.sv(1): compiling module 'wdt_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_COUNTER.sv(1): compiling module 'WDT_COUNTER'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/WDT/RTL_SOURCE_FILES/WDT_REG_FILE.sv(1): compiling module 'WDT_REG_FILE'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
wdt_top
[<embedded>] % get_clock_info -gui
[<embedded>] % clock wdt_clk_i -factor 1 -phase 1
[<embedded>] % reset -expression {!(wdt_rst_i)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "wdt_rst_i".
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 73 Info = 0
73
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {apb_master}
INFO (ISW003): Top module name is "apb_master".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(188): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
apb_master
[<embedded>] % get_clock_info -gui
[<embedded>] % clock pclock -factor 1 -phase 1
[<embedded>] % reset -expression {!(presetn)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "presetn".
[<embedded>] % check_superlint -extract 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 40 Info = 0
40
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {apb_master}
INFO (ISW003): Top module name is "apb_master".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(188): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
apb_master
[<embedded>] % get_clock_info -gui
[<embedded>] % clock pclock -factor 1 -phase 1
[<embedded>] % reset -expression {!(presetn)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "presetn".
[<embedded>] % check_superlint -extract 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 30 Info = 0
30
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/multiplier_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/multiplier_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/carry_skip_4bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/carry_skip_4bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/carry_skip_48bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/carry_skip_48bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_4bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_4bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_6bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_6bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_12bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_12bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_8bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_8bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_16bit.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_16bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_24bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_24bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/csa_48bit.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/csa_48bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/csa_96bit.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/csa_96bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/full_adder.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/full_adder.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/half_adder.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/half_adder.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_2x2.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_2x2.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_4x4.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_4x4.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_8x8.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_8x8.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_16x16.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_16x16.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_32x32.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_32x32.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_64x64.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_64x64.sv'
% elaborate -top {z_multiplier}
INFO (ISW003): Top module name is "z_multiplier".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/multiplier_top.sv(63): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/multiplier_top.sv(6): compiling module 'z_multiplier'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_32x32.sv(4): compiling module 'vedic_32x32'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_16x16.sv(4): compiling module 'vedic_16x16'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_8x8.sv(4): compiling module 'vedic_8x8'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_4x4.sv(4): compiling module 'vedic_4x4'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/vedic_2x2.sv(6): compiling module 'vedic_2x2'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/half_adder.sv(4): compiling module 'half_adder'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_6bit.sv(4): compiling module 'cla_adder_6bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_4bit.sv(4): compiling module 'cla_adder_4bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_12bit.sv(4): compiling module 'cla_adder_12bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_8bit.sv(4): compiling module 'cla_adder_8bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_24bit.sv(4): compiling module 'cla_adder_24bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/cla_adder_16bit.sv(4): compiling module 'cla_adder_16bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/csa_48bit.sv(4): compiling module 'csa_48bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/full_adder.sv(4): compiling module 'full_adder'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/carry_skip_48bit.sv(4): compiling module 'carry_skip_48bit'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/MULTIPLIER/RTL_SOURCE_FILES/carry_skip_4bit.sv(4): compiling module 'carry_skip_4bit'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
z_multiplier
[<embedded>] % get_clock_info -gui
[<embedded>] % clock z_clk -factor 1 -phase 1
[<embedded>] % reset -expression {!(z_rst)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "z_rst".
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 4489 Info = 0
4489
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% 
% 
% 
% 
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/zilla_divider.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/zilla_divider.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/zilla_reminder.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/zilla_reminder.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/riscv_divider_32bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/riscv_divider_32bit.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/riscv_divider_64bit.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/riscv_divider_64bit.sv'
% elaborate -top {zilla_divider}
INFO (ISW003): Top module name is "zilla_divider".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/zilla_divider.sv(102): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/zilla_divider.sv(4): compiling module 'zilla_divider'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DIVIDER/RTL_SOURCE_FILES/riscv_divider_32bit.sv(19): compiling module 'riscv_divider_32bit'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
zilla_divider
[<embedded>] % elaborate -top {zilla_reminder}
ERROR (ENL143): "elaborate" single run mode is enabled.
    To run multiple "elaborate" commands, run "clear -all" and "set_elaborate_single_run_mode off" before starting the setup.
    NOTE: Disabling this mode can cause larger memory consumption.


[<embedded>] % get_clock_info -gui
[<embedded>] % clock z_clk -factor 1 -phase 1
ERROR (ENL002): Unable to find signal "z_clk".


[<embedded>] % reset -expression {!(z_rst)};
ERROR (ENL002): Unable to find signal "z_rst".


[<embedded>] % clock clk_i -factor 1 -phase 1
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 19 Info = 0
19
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): syntax error near 'else'
[ERROR (VERI-2344)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): SystemVerilog keyword else used in incorrect context
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(599): syntax error near '<='
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(603): syntax error near '<='
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(619): syntax error near '<='
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(624): syntax error near '<='
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(572): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(573): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(574): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(575): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(576): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(577): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(580): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(581): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(583): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(584): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(585): 'regno' is not a constant
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): syntax error near 'else'
	[ERROR (VERI-2344)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): SystemVerilog keyword else used in incorrect context
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(599): syntax error near '<='
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(603): syntax error near '<='
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(619): syntax error near '<='
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(624): syntax error near '<='
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(572): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(573): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(574): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(575): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(576): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(577): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(580): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(581): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(583): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(584): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(585): 'regno' is not a constant
ERROR (ENL034): 19 errors detected in the design file(s).


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(22): syntax error near ')'
Summary of errors detected:
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(22): syntax error near ')'
ERROR (ENL034): 1 errors detected in the design file(s).


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% 
% 
% 
% 
% 
% 
% 
% 
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): syntax error near 'else'
[ERROR (VERI-2344)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): SystemVerilog keyword else used in incorrect context
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(599): syntax error near '<='
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(603): syntax error near '<='
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(619): syntax error near '<='
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(624): syntax error near '<='
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(572): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(573): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(574): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(575): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(576): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(577): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(580): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(581): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(583): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(584): 'regno' is not a constant
[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(585): 'regno' is not a constant
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): syntax error near 'else'
	[ERROR (VERI-2344)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): SystemVerilog keyword else used in incorrect context
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(599): syntax error near '<='
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(603): syntax error near '<='
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(619): syntax error near '<='
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(624): syntax error near '<='
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(571): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(572): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(573): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(574): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(575): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(576): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(577): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(580): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(581): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(583): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(584): 'regno' is not a constant
	[ERROR (VERI-1188)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(585): 'regno' is not a constant
ERROR (ENL034): 19 errors detected in the design file(s).


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(102): syntax error near '==='
[ERROR (VERI-1189)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(103): */ outside comment
[ERROR (VERI-1072)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): module 'dtm_to_dm' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(102): syntax error near '==='
	[ERROR (VERI-1189)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(103): */ outside comment
	[ERROR (VERI-1072)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): module 'dtm_to_dm' ignored due to previous errors
ERROR (ENL034): 3 errors detected in the design file(s).


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(102): syntax error near '==='
[ERROR (VERI-1189)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(103): */ outside comment
[ERROR (VERI-1072)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): module 'dtm_to_dm' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(102): syntax error near '==='
	[ERROR (VERI-1189)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(103): */ outside comment
	[ERROR (VERI-1072)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): module 'dtm_to_dm' ignored due to previous errors
ERROR (ENL034): 3 errors detected in the design file(s).


% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% 
% 
% 
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% elaborate -top {dtm_to_dm}
INFO (ISW003): Top module name is "dtm_to_dm".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): compiling module 'dtm_to_dm'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(2): compiling module 'jtag_apb_master_interface:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(71): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
[WARN (VERI-1063)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(170): instantiating unknown module 'apb_master'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv(2): compiling module 'apb_slave_dmreg_top:(ADDR_WIDTH=32,DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(3): compiling module 'dm_register_file:(ADDR_WIDTH=32,DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(390): compiling module 'abstractcs'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(636): compiling module 'command'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(736): compiling module 'dmcontrol'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): compiling module 'data_reg01'
[ERROR (VERI-1165)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): part-select direction is opposite from prefix index direction
[INFO (VERI-1177)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1553): see declaration of 'debug_mem_read_data'
[ERROR (VERI-1216)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): index 15 is out of range [-1:0] for 'debug_mem_read_data'
[INFO (VERI-1073)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): module 'data_reg01' remains a black box, due to errors in its contents
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1040): compiling module 'hartinfo'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1077): compiling module 'dmstatus'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv(3): compiling module 'dm_register_mux'
[WARN (VERI-1330)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(151): actual bit length 32 differs from formal bit length 2 for port 'debug_reg_read_data'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(3): compiling module 'debug_module_fsm'
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(66): 'resethaltreq' inside always_comb block does not represent combinational logic
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(277): 'halted' inside always_comb block does not represent combinational logic
ERROR (ENL058): Unable to elaborate module/entity "apb_master" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m apb_master" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "data_reg01" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m data_reg01" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1165)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): part-select direction is opposite from prefix index direction
	[ERROR (VERI-1216)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): index 15 is out of range [-1:0] for 'debug_mem_read_data'
	ERROR (ENL058): Unable to elaborate module/entity "apb_master" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m apb_master" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "data_reg01" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m data_reg01" if you want to black box this module/entity.
ERROR (ENL034): 4 errors detected in the design file(s).


% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% 
% 
% 
% 
% 
% 
% 
% 
% 
% 
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv'
[WARN (VERI-1206)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv(267): overwriting previous definition of module 'apb_slave_dmreg_top'
[INFO (VERI-2142)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv(303): previous definition of design element 'apb_slave_dmreg_top' is here
% 
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {dtm_to_dm}
INFO (ISW003): Top module name is "dtm_to_dm".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): compiling module 'dtm_to_dm'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(2): compiling module 'jtag_apb_master_interface:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(71): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv(1): compiling module 'apb_slave_dmreg_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(3): compiling module 'dm_register_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(390): compiling module 'abstractcs:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(636): compiling module 'command'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(736): compiling module 'dmcontrol'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): compiling module 'data_reg01:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1040): compiling module 'hartinfo'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1077): compiling module 'dmstatus'
[ERROR (VERI-2367)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv(92): 'h_reset' is not found for implicit .* port connection
[WARN (VERI-9028)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv(90): missing/open ports on instance dm_register_instnc of module dm_register_file
[INFO (VERI-1073)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv(1): module 'apb_slave_dmreg_top' remains a black box, due to errors in its contents
[ERROR (VERI-2367)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(151): 'hart_rst' is not found for implicit .* port connection
[WARN (VERI-9028)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(150): missing/open ports on instance apb_slave_dmreg_top_instnc of module apb_slave_dmreg_top
[INFO (VERI-1073)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): module 'dtm_to_dm' remains a black box, due to errors in its contents
ERROR (ENL134): Unable to elaborate design as top module "dtm_to_dm" is black boxed.
Summary of errors detected:
	[ERROR (VERI-2367)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/apb_slave_dmreg_top.sv(92): 'h_reset' is not found for implicit .* port connection
	[ERROR (VERI-2367)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(151): 'hart_rst' is not found for implicit .* port connection
	ERROR (ENL134): Unable to elaborate design as top module "dtm_to_dm" is black boxed.
ERROR (ENL034): 3 errors detected in the design file(s).


% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {dtm_to_dm}
INFO (ISW003): Top module name is "dtm_to_dm".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): compiling module 'dtm_to_dm'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(2): compiling module 'jtag_apb_master_interface:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(71): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv(2): compiling module 'apb_slave_dmreg_top:(ADDR_WIDTH=32,DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(3): compiling module 'dm_register_file:(CORE_DATA_WIDTH=0)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(390): compiling module 'abstractcs'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(636): compiling module 'command'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(736): compiling module 'dmcontrol'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): compiling module 'data_reg01'
[ERROR (VERI-1165)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): part-select direction is opposite from prefix index direction
[INFO (VERI-1177)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1553): see declaration of 'debug_mem_read_data'
[ERROR (VERI-1216)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): index 15 is out of range [-1:0] for 'debug_mem_read_data'
[INFO (VERI-1073)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): module 'data_reg01' remains a black box, due to errors in its contents
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1040): compiling module 'hartinfo'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1077): compiling module 'dmstatus'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv(3): compiling module 'dm_register_mux'
[WARN (VERI-1330)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(151): actual bit length 32 differs from formal bit length 2 for port 'debug_reg_read_data'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(3): compiling module 'debug_module_fsm'
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(66): 'resethaltreq' inside always_comb block does not represent combinational logic
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(277): 'halted' inside always_comb block does not represent combinational logic
ERROR (ENL058): Unable to elaborate module/entity "data_reg01" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m data_reg01" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1165)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): part-select direction is opposite from prefix index direction
	[ERROR (VERI-1216)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1813): index 15 is out of range [-1:0] for 'debug_mem_read_data'
	ERROR (ENL058): Unable to elaborate module/entity "data_reg01" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m data_reg01" if you want to black box this module/entity.
ERROR (ENL034): 3 errors detected in the design file(s).


% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {dtm_to_dm}
INFO (ISW003): Top module name is "dtm_to_dm".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): compiling module 'dtm_to_dm'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(2): compiling module 'jtag_apb_master_interface:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(71): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv(2): compiling module 'apb_slave_dmreg_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(3): compiling module 'dm_register_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(390): compiling module 'abstractcs:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(636): compiling module 'command'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(736): compiling module 'dmcontrol'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): compiling module 'data_reg01:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1040): compiling module 'hartinfo'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1077): compiling module 'dmstatus'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv(3): compiling module 'dm_register_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(3): compiling module 'debug_module_fsm'
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(66): 'resethaltreq' inside always_comb block does not represent combinational logic
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(277): 'halted' inside always_comb block does not represent combinational logic
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
dtm_to_dm
[<embedded>] % get_clock_info -gui
[<embedded>] % clock TCK -both_edges -factor 1 -phase 1
[<embedded>] % get_clock_info -gui
[<embedded>] % clock pclock -factor 1 -phase 1
[<embedded>] % reset -expression {!(presetn)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "presetn".
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 542 Info = 5
547
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {dtm_to_dm}
INFO (ISW003): Top module name is "dtm_to_dm".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): compiling module 'dtm_to_dm'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(2): compiling module 'jtag_apb_master_interface:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(71): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv(2): compiling module 'apb_slave_dmreg_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(3): compiling module 'dm_register_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(390): compiling module 'abstractcs:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(636): compiling module 'command'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(736): compiling module 'dmcontrol'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): compiling module 'data_reg01:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1040): compiling module 'hartinfo'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1077): compiling module 'dmstatus'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv(3): compiling module 'dm_register_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(3): compiling module 'debug_module_fsm'
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(66): 'resethaltreq' inside always_comb block does not represent combinational logic
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(277): 'halted' inside always_comb block does not represent combinational logic
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
dtm_to_dm
[<embedded>] % get_clock_info -gui
INFO (ICK016): The clocks listed below were automatically declared as "-both_edges" by the tool as the fastest clock had already been declared as "-both_edges", or it is a slow clock that
has activity on the negedge.
    For message help, type "help -message ICK016".
pclock
[<embedded>] % clock TCK -both_edges -factor 1 -phase 1
[<embedded>] % get_clock_info -gui
[<embedded>] % clock pclock -factor 1 -phase 1
[<embedded>] % reset -expression {!(presetn)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "presetn".
INFO (ICK016): The clocks listed below were automatically declared as "-both_edges" by the tool as the fastest clock had already been declared as "-both_edges", or it is a slow clock that
has activity on the negedge.
    For message help, type "help -message ICK016".
pclock
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 536 Info = 5
541
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% check_superlint -init
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING} 
% config_rtlds -rule  -enable -category {STRUCTURAL RACES BLACKBOX CODINGSTYLE SIM_SYNTH SYNTHESIS} 
% config_rtlds -rule  -disable -category {AUTO_FORMAL_ARITHMETIC_OVERFLOW AUTO_FORMAL_BUS AUTO_FORMAL_CASE AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_OUT_OF_BOUND_INDEXING}
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2019.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv} ; 
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv'
% analyze -sv12 {/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv} ;
[-- (VERI-1482)] Analyzing Verilog file '/home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv'
% elaborate -top {dtm_to_dm}
INFO (ISW003): Top module name is "dtm_to_dm".
[INFO (HIER-8002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(247): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dtm_to_dm.sv(3): compiling module 'dtm_to_dm'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/jtag_apb_master_interface.sv(2): compiling module 'jtag_apb_master_interface:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_top.sv(2): compiling module 'jtag_top:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tap_controller.sv(2): compiling module 'jtag_tap_controller'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_instruction_register.sv(2): compiling module 'jtag_instruction_register'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(2): compiling module 'jtag_data_register:(VERSION=4'b0,PART_NO=16'b010000,MANF_ID=11'b0100000)'
[WARN (VDB-1002)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_data_register.sv(71): net 'op_field[1]' does not have a driver
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/JTAG/RTL_SOURCE_CODES/jtag_tdo_mux.sv(2): compiling module 'jtag_tdo_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/APB/RTL_SOURCE_FILES/APB_Master.sv(1): compiling module 'apb_master'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/apb_slave_dmreg_top.sv(2): compiling module 'apb_slave_dmreg_top'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(3): compiling module 'dm_register_file'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(390): compiling module 'abstractcs:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(636): compiling module 'command'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(736): compiling module 'dmcontrol'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1516): compiling module 'data_reg01:(CORE_DATA_WIDTH=32)'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1040): compiling module 'hartinfo'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_file.sv(1077): compiling module 'dmstatus'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/dm_register_mux.sv(3): compiling module 'dm_register_mux'
[INFO (VERI-1018)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(3): compiling module 'debug_module_fsm'
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(66): 'resethaltreq' inside always_comb block does not represent combinational logic
[WARN (VERI-1899)] /home/sgeuser56/Pictures/Working_SV_LINT/IP/DEBUG/RTL/debug_module_fsm.sv(277): 'halted' inside always_comb block does not represent combinational logic
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
dtm_to_dm
[<embedded>] % get_clock_info -gui
[<embedded>] % clock TCK -both_edges -factor 1 -phase 1
[<embedded>] % get_clock_info -gui
[<embedded>] % clock pclock -factor 1 -phase 1
[<embedded>] % reset -expression {!(presetn)};
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "presetn".
INFO (ICK016): The clocks listed below were automatically declared as "-both_edges" by the tool as the fastest clock had already been declared as "-both_edges", or it is a slow clock that
has activity on the negedge.
    For message help, type "help -message ICK016".
pclock
[<embedded>] % check_superlint -extract  -task  . 
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 534 Info = 5
539
