Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Apr 03 19:46:40 2024
| Host             : DiepPC running 64-bit major release  (build 9200)
| Command          : 
| Design           : top_com
| Device           : xc7a35tfgg484-2L
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 25.223 |
| Dynamic (W)              | 24.991 |
| Device Static (W)        | 0.231  |
| Effective TJA (C/W)      | 2.8    |
| Max Ambient (C)          | 29.1   |
| Junction Temperature (C) | 95.9   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.663 |     2887 |       --- |             --- |
|   LUT as Logic |     2.263 |      947 |     20800 |            4.55 |
|   Register     |     0.222 |     1510 |     41600 |            3.63 |
|   CARRY4       |     0.134 |       62 |      8150 |            0.76 |
|   BUFG         |     0.028 |        5 |        32 |           15.63 |
|   F7/F8 Muxes  |     0.017 |      191 |     32600 |            0.59 |
|   Others       |     0.000 |       30 |       --- |             --- |
| Signals        |     3.188 |     2247 |       --- |             --- |
| Block RAM      |     0.024 |      0.5 |        50 |            1.00 |
| I/O            |    19.115 |       89 |       250 |           35.60 |
| Static Power   |     0.231 |          |           |                 |
| Total          |    25.223 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.120 |       5.982 |      0.138 |
| Vccaux    |       1.800 |     0.724 |       0.697 |      0.028 |
| Vcco33    |       3.300 |     5.381 |       5.380 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| top_com                   |    24.991 |
|   checking_inst           |     1.172 |
|     delay_inst_trig_comp  |     0.801 |
|     delay_inst_trig_data  |     0.090 |
|   debounce_btn1_inst      |     0.776 |
|   debounce_btn4_inst      |     0.556 |
|   doc_fifo_rx_inst        |     0.025 |
|   encoder_inst            |     0.146 |
|     delay_inst_trig_comp  |     0.090 |
|   lcd_inst                |     0.622 |
|   sampling_frequency_inst |     0.164 |
|   top_decoder_inst        |     0.613 |
|     delay_inst_trig_data  |     0.068 |
|     delay_inst_trig_enc   |     0.077 |
|     delay_inst_trig_pin   |     0.067 |
|   uart_controller_inst    |     1.211 |
|     U0                    |     0.049 |
|     U1                    |     0.186 |
|     U2                    |     0.311 |
|     U3                    |     0.039 |
|     U4                    |     0.626 |
+---------------------------+-----------+


