# aclk {FREQ_HZ 102564102 CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0 PHASE 0.0}
# Clock Domain: design_1_processing_system7_0_0_FCLK_CLK0
create_clock -name aclk -period 9.750 [get_ports aclk]
# Generated clocks
