<stg><name>matmult</name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="15" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln11 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln11, label %1, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader1.preheader:0  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
.preheader1.preheader:1  %zext_ln14 = zext i9 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="9">
<![CDATA[
.preheader1.preheader:2  %zext_ln14_2 = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:3  %A_addr = getelementptr [256 x i16]* %A, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:4  %or_ln14 = or i9 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:5  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:6  %A_addr_1 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:7  %or_ln14_1 = or i9 %tmp, 2

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:8  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:9  %A_addr_2 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:10  %or_ln14_2 = or i9 %tmp, 3

]]></Node>
<StgValue><ssdm name="or_ln14_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:11  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:12  %A_addr_3 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:13  %or_ln14_3 = or i9 %tmp, 4

]]></Node>
<StgValue><ssdm name="or_ln14_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:14  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:15  %A_addr_4 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:16  %or_ln14_4 = or i9 %tmp, 5

]]></Node>
<StgValue><ssdm name="or_ln14_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:17  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:18  %A_addr_5 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:19  %or_ln14_5 = or i9 %tmp, 6

]]></Node>
<StgValue><ssdm name="or_ln14_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:20  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:21  %A_addr_6 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:22  %or_ln14_6 = or i9 %tmp, 7

]]></Node>
<StgValue><ssdm name="or_ln14_6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:23  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:24  %A_addr_7 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:25  %or_ln14_7 = or i9 %tmp, 8

]]></Node>
<StgValue><ssdm name="or_ln14_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:26  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:27  %A_addr_8 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:28  %or_ln14_8 = or i9 %tmp, 9

]]></Node>
<StgValue><ssdm name="or_ln14_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:29  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:30  %A_addr_9 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:31  %or_ln14_9 = or i9 %tmp, 10

]]></Node>
<StgValue><ssdm name="or_ln14_9"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:32  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:33  %A_addr_10 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:34  %or_ln14_10 = or i9 %tmp, 11

]]></Node>
<StgValue><ssdm name="or_ln14_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:35  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:36  %A_addr_11 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:37  %or_ln14_11 = or i9 %tmp, 12

]]></Node>
<StgValue><ssdm name="or_ln14_11"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:38  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:39  %A_addr_12 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:40  %or_ln14_12 = or i9 %tmp, 13

]]></Node>
<StgValue><ssdm name="or_ln14_12"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:41  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:42  %A_addr_13 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:43  %or_ln14_13 = or i9 %tmp, 14

]]></Node>
<StgValue><ssdm name="or_ln14_13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:44  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_13)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:45  %A_addr_14 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:46  %or_ln14_14 = or i9 %tmp, 15

]]></Node>
<StgValue><ssdm name="or_ln14_14"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader1.preheader:47  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln14_14)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:48  %A_addr_15 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:49  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i5 [ %j, %.preheader.preheader ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:1  %icmp_ln12 = icmp eq i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln12, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %zext_ln14_1 = zext i5 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %B_addr = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:46  %A_load = load i16* %A_addr, align 2

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:48  %B_load = load i16* %B_addr, align 2

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:5  %xor_ln14 = xor i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:6  %zext_ln14_6 = zext i5 %xor_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %B_addr_1 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:8  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 1, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %B_addr_2 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:46  %A_load = load i16* %A_addr, align 2

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:48  %B_load = load i16* %B_addr, align 2

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:51  %A_load_1 = load i16* %A_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %B_load_1 = load i16* %B_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %A_load_2 = load i16* %A_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:58  %B_load_2 = load i16* %B_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:10  %sext_ln14_32 = sext i5 %xor_ln14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln14_32"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:11  %zext_ln14_7 = zext i6 %sext_ln14_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %B_addr_3 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:13  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 2, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %B_addr_4 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:47  %sext_ln14 = sext i16 %A_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:49  %sext_ln14_1 = sext i16 %B_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:50  %mul_ln14 = mul nsw i32 %sext_ln14, %sext_ln14_1

]]></Node>
<StgValue><ssdm name="mul_ln14"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:51  %A_load_1 = load i16* %A_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %B_load_1 = load i16* %B_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %A_load_2 = load i16* %A_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:58  %B_load_2 = load i16* %B_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %A_load_3 = load i16* %A_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:63  %B_load_3 = load i16* %B_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %A_load_4 = load i16* %A_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:68  %B_load_4 = load i16* %B_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %zext_ln14_5 = zext i5 %j_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:15  %add_ln14_15 = add i7 %zext_ln14_5, -48

]]></Node>
<StgValue><ssdm name="add_ln14_15"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:16  %zext_ln14_8 = zext i7 %add_ln14_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %B_addr_5 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:18  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 3, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %B_addr_6 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:52  %sext_ln14_2 = sext i16 %A_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:54  %sext_ln14_3 = sext i16 %B_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_3"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:55  %mul_ln14_1 = mul nsw i32 %sext_ln14_2, %sext_ln14_3

]]></Node>
<StgValue><ssdm name="mul_ln14_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:57  %sext_ln14_4 = sext i16 %A_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:59  %sext_ln14_5 = sext i16 %B_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_5"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %mul_ln14_2 = mul nsw i32 %sext_ln14_4, %sext_ln14_5

]]></Node>
<StgValue><ssdm name="mul_ln14_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %A_load_3 = load i16* %A_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:63  %B_load_3 = load i16* %B_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %A_load_4 = load i16* %A_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:68  %B_load_4 = load i16* %B_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:71  %A_load_5 = load i16* %A_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:73  %B_load_5 = load i16* %B_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:76  %A_load_6 = load i16* %A_addr_6, align 2

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:78  %B_load_6 = load i16* %B_addr_6, align 2

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:126  %add_ln14 = add i32 %mul_ln14, %mul_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="5">
<![CDATA[
.preheader.preheader:20  %sext_ln14_33 = sext i5 %xor_ln14 to i7

]]></Node>
<StgValue><ssdm name="sext_ln14_33"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:21  %zext_ln14_9 = zext i7 %sext_ln14_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %B_addr_7 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:23  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 4, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %B_addr_8 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:62  %sext_ln14_6 = sext i16 %A_load_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_6"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:64  %sext_ln14_7 = sext i16 %B_load_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_7"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:65  %mul_ln14_3 = mul nsw i32 %sext_ln14_6, %sext_ln14_7

]]></Node>
<StgValue><ssdm name="mul_ln14_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:67  %sext_ln14_8 = sext i16 %A_load_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_8"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:69  %sext_ln14_9 = sext i16 %B_load_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_9"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:70  %mul_ln14_4 = mul nsw i32 %sext_ln14_8, %sext_ln14_9

]]></Node>
<StgValue><ssdm name="mul_ln14_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:71  %A_load_5 = load i16* %A_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:73  %B_load_5 = load i16* %B_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:76  %A_load_6 = load i16* %A_addr_6, align 2

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:78  %B_load_6 = load i16* %B_addr_6, align 2

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:81  %A_load_7 = load i16* %A_addr_7, align 2

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:83  %B_load_7 = load i16* %B_addr_7, align 2

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:86  %A_load_8 = load i16* %A_addr_8, align 2

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:88  %B_load_8 = load i16* %B_addr_8, align 2

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:127  %add_ln14_1 = add i32 %mul_ln14_2, %mul_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:128  %add_ln14_2 = add i32 %add_ln14_1, %add_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %zext_ln14_4 = zext i5 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:25  %add_ln14_16 = add i8 %zext_ln14_4, -112

]]></Node>
<StgValue><ssdm name="add_ln14_16"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:26  %zext_ln14_10 = zext i8 %add_ln14_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %B_addr_9 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:28  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 5, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %B_addr_10 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:72  %sext_ln14_10 = sext i16 %A_load_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_10"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:74  %sext_ln14_11 = sext i16 %B_load_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_11"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:75  %mul_ln14_5 = mul nsw i32 %sext_ln14_10, %sext_ln14_11

]]></Node>
<StgValue><ssdm name="mul_ln14_5"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:77  %sext_ln14_12 = sext i16 %A_load_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_12"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:79  %sext_ln14_13 = sext i16 %B_load_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_13"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:80  %mul_ln14_6 = mul nsw i32 %sext_ln14_12, %sext_ln14_13

]]></Node>
<StgValue><ssdm name="mul_ln14_6"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:81  %A_load_7 = load i16* %A_addr_7, align 2

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:83  %B_load_7 = load i16* %B_addr_7, align 2

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:86  %A_load_8 = load i16* %A_addr_8, align 2

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:88  %B_load_8 = load i16* %B_addr_8, align 2

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:91  %A_load_9 = load i16* %A_addr_9, align 2

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:93  %B_load_9 = load i16* %B_addr_9, align 2

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:96  %A_load_10 = load i16* %A_addr_10, align 2

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:98  %B_load_10 = load i16* %B_addr_10, align 2

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:129  %add_ln14_3 = add i32 %mul_ln14_4, %mul_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:30  %add_ln14_17 = add i8 %zext_ln14_4, -80

]]></Node>
<StgValue><ssdm name="add_ln14_17"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:31  %zext_ln14_11 = zext i8 %add_ln14_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %B_addr_11 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:33  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 6, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %B_addr_12 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:82  %sext_ln14_14 = sext i16 %A_load_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_14"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:84  %sext_ln14_15 = sext i16 %B_load_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_15"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:85  %mul_ln14_7 = mul nsw i32 %sext_ln14_14, %sext_ln14_15

]]></Node>
<StgValue><ssdm name="mul_ln14_7"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:87  %sext_ln14_16 = sext i16 %A_load_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_16"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:89  %sext_ln14_17 = sext i16 %B_load_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_17"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:90  %mul_ln14_8 = mul nsw i32 %sext_ln14_16, %sext_ln14_17

]]></Node>
<StgValue><ssdm name="mul_ln14_8"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:91  %A_load_9 = load i16* %A_addr_9, align 2

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:93  %B_load_9 = load i16* %B_addr_9, align 2

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:96  %A_load_10 = load i16* %A_addr_10, align 2

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:98  %B_load_10 = load i16* %B_addr_10, align 2

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:101  %A_load_11 = load i16* %A_addr_11, align 2

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:103  %B_load_11 = load i16* %B_addr_11, align 2

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:106  %A_load_12 = load i16* %A_addr_12, align 2

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:108  %B_load_12 = load i16* %B_addr_12, align 2

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:130  %add_ln14_4 = add i32 %mul_ln14_6, %mul_ln14_7

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:131  %add_ln14_5 = add i32 %add_ln14_4, %add_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln14_3 = zext i5 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:35  %sext_ln14_34 = sext i7 %add_ln14_15 to i8

]]></Node>
<StgValue><ssdm name="sext_ln14_34"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:36  %zext_ln14_12 = zext i8 %sext_ln14_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %B_addr_13 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:38  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 7, i5 %j_0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %B_addr_14 = getelementptr [256 x i16]* %B, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:43  %add_ln16 = add i10 %zext_ln14_3, %zext_ln14_2

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:92  %sext_ln14_18 = sext i16 %A_load_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_18"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:94  %sext_ln14_19 = sext i16 %B_load_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_19"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:95  %mul_ln14_9 = mul nsw i32 %sext_ln14_18, %sext_ln14_19

]]></Node>
<StgValue><ssdm name="mul_ln14_9"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:97  %sext_ln14_20 = sext i16 %A_load_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_20"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:99  %sext_ln14_21 = sext i16 %B_load_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_21"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:100  %mul_ln14_10 = mul nsw i32 %sext_ln14_20, %sext_ln14_21

]]></Node>
<StgValue><ssdm name="mul_ln14_10"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:101  %A_load_11 = load i16* %A_addr_11, align 2

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:103  %B_load_11 = load i16* %B_addr_11, align 2

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:106  %A_load_12 = load i16* %A_addr_12, align 2

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:108  %B_load_12 = load i16* %B_addr_12, align 2

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:111  %A_load_13 = load i16* %A_addr_13, align 2

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:113  %B_load_13 = load i16* %B_addr_13, align 2

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:116  %A_load_14 = load i16* %A_addr_14, align 2

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:118  %B_load_14 = load i16* %B_addr_14, align 2

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:133  %add_ln14_7 = add i32 %mul_ln14_8, %mul_ln14_9

]]></Node>
<StgValue><ssdm name="add_ln14_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:40  %sext_ln14_35 = sext i5 %xor_ln14 to i8

]]></Node>
<StgValue><ssdm name="sext_ln14_35"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:41  %zext_ln14_13 = zext i8 %sext_ln14_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %B_addr_15 = getelementptr [256 x i16]* %B, i64 0, i64 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:102  %sext_ln14_22 = sext i16 %A_load_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_22"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:104  %sext_ln14_23 = sext i16 %B_load_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_23"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:105  %mul_ln14_11 = mul nsw i32 %sext_ln14_22, %sext_ln14_23

]]></Node>
<StgValue><ssdm name="mul_ln14_11"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:107  %sext_ln14_24 = sext i16 %A_load_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_24"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:109  %sext_ln14_25 = sext i16 %B_load_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_25"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:110  %mul_ln14_12 = mul nsw i32 %sext_ln14_24, %sext_ln14_25

]]></Node>
<StgValue><ssdm name="mul_ln14_12"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:111  %A_load_13 = load i16* %A_addr_13, align 2

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:113  %B_load_13 = load i16* %B_addr_13, align 2

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:116  %A_load_14 = load i16* %A_addr_14, align 2

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:118  %B_load_14 = load i16* %B_addr_14, align 2

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:121  %A_load_15 = load i16* %A_addr_15, align 2

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:123  %B_load_15 = load i16* %B_addr_15, align 2

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:134  %add_ln14_8 = add i32 %mul_ln14_10, %mul_ln14_11

]]></Node>
<StgValue><ssdm name="add_ln14_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:112  %sext_ln14_26 = sext i16 %A_load_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_26"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:114  %sext_ln14_27 = sext i16 %B_load_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_27"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:115  %mul_ln14_13 = mul nsw i32 %sext_ln14_26, %sext_ln14_27

]]></Node>
<StgValue><ssdm name="mul_ln14_13"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:117  %sext_ln14_28 = sext i16 %A_load_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_28"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:119  %sext_ln14_29 = sext i16 %B_load_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_29"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:120  %mul_ln14_14 = mul nsw i32 %sext_ln14_28, %sext_ln14_29

]]></Node>
<StgValue><ssdm name="mul_ln14_14"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:121  %A_load_15 = load i16* %A_addr_15, align 2

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:123  %B_load_15 = load i16* %B_addr_15, align 2

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:136  %add_ln14_10 = add i32 %mul_ln14_12, %mul_ln14_13

]]></Node>
<StgValue><ssdm name="add_ln14_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:122  %sext_ln14_30 = sext i16 %A_load_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_30"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:124  %sext_ln14_31 = sext i16 %B_load_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln14_31"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:125  %mul_ln14_15 = mul nsw i32 %sext_ln14_30, %sext_ln14_31

]]></Node>
<StgValue><ssdm name="mul_ln14_15"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:137  %add_ln14_11 = add i32 %mul_ln14_14, %mul_ln14_15

]]></Node>
<StgValue><ssdm name="add_ln14_11"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:138  %add_ln14_12 = add i32 %add_ln14_11, %add_ln14_10

]]></Node>
<StgValue><ssdm name="add_ln14_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="250" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:132  %add_ln14_6 = add i32 %add_ln14_5, %add_ln14_2

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:135  %add_ln14_9 = add i32 %add_ln14_8, %add_ln14_7

]]></Node>
<StgValue><ssdm name="add_ln14_9"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:139  %add_ln14_13 = add i32 %add_ln14_12, %add_ln14_9

]]></Node>
<StgValue><ssdm name="add_ln14_13"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:140  %add_ln14_14 = add nsw i32 %add_ln14_13, %add_ln14_6

]]></Node>
<StgValue><ssdm name="add_ln14_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:44  %zext_ln16 = zext i10 %add_ln16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %C_addr = getelementptr [256 x i32]* %C, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.preheader:141  store i32 %add_ln14_14, i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:142  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
