#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 10 16:38:30 2023
# Process ID: 16676
# Current directory: C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11104 C:\Users\YASIRU\Desktop\Nano Processor Final\Nanoprocessor\Nanoprocessor.xpr
# Log file: C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/vivado.log
# Journal file: C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 996.875 ; gain = 228.746
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 80211ed62e364a13a56e9409f75970c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new
file mkdir C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1
file mkdir {C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new}
close [ open {C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 10 16:47:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
[Sat Jun 10 16:47:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1892.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1892.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1972.816 ; gain = 910.617
open_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 80211ed62e364a13a56e9409f75970c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 10 16:52:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/YASIRU/Desktop/Nano Processor Final/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 16:56:25 2023...
