<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: pal_lld.h File Reference</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<h1>pal_lld.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>STM32 GPIO low level driver header.  
<a href="#_details">More...</a></p>

<p><a href="platforms_2_s_t_m32_2pal__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__gpio__setup__t.html">stm32_gpio_setup_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port setup info.  <a href="structstm32__gpio__setup__t.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_a_l_config.html">PALConfig</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91SAM7 PIO static initializer.  <a href="struct_p_a_l_config.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaec83274e36a9834d34122b998aa03498">PAL_MODE_STM32_ALTERNATE_PUSHPULL</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STM32 specific alternate push-pull output mode.  <a href="group___s_t_m32___p_a_l.html#gaec83274e36a9834d34122b998aa03498"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga2743e0186e619e845a14894fa6199e4c">PAL_MODE_STM32_ALTERNATE_OPENDRAIN</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STM32 specific alternate open-drain output mode.  <a href="group___s_t_m32___p_a_l.html#ga2743e0186e619e845a14894fa6199e4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga20ffc1985d583352e179f5f2c3fa700e">PAL_IOPORTS_WIDTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Width, in bits, of an I/O port.  <a href="group___s_t_m32___p_a_l.html#ga20ffc1985d583352e179f5f2c3fa700e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga713ecb1a9d4fcc2fa53c7a91b8832600">PAL_WHOLE_PORT</a>&nbsp;&nbsp;&nbsp;((<a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a>)0xFFFF)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Whole port mask.  <a href="group___s_t_m32___p_a_l.html#ga713ecb1a9d4fcc2fa53c7a91b8832600"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaef5823310b8302e832ae22ab895ddde1">IOPORT1</a>&nbsp;&nbsp;&nbsp;GPIOA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port A identifier.  <a href="group___s_t_m32___p_a_l.html#gaef5823310b8302e832ae22ab895ddde1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga1094affa8023f971f79804a9beaeb157">IOPORT2</a>&nbsp;&nbsp;&nbsp;GPIOB</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port B identifier.  <a href="group___s_t_m32___p_a_l.html#ga1094affa8023f971f79804a9beaeb157"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5">IOPORT3</a>&nbsp;&nbsp;&nbsp;GPIOC</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port C identifier.  <a href="group___s_t_m32___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1">IOPORT4</a>&nbsp;&nbsp;&nbsp;GPIOD</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port D identifier.  <a href="group___s_t_m32___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a">IOPORT5</a>&nbsp;&nbsp;&nbsp;GPIOE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port E identifier.  <a href="group___s_t_m32___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga20ce469263153f4e08998a758b5b1006">IOPORT6</a>&nbsp;&nbsp;&nbsp;GPIOF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port F identifier.  <a href="group___s_t_m32___p_a_l.html#ga20ce469263153f4e08998a758b5b1006"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga0ab726c1efde55f365e87d874b686998">IOPORT7</a>&nbsp;&nbsp;&nbsp;GPIOG</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port G identifier.  <a href="group___s_t_m32___p_a_l.html#ga0ab726c1efde55f365e87d874b686998"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga94461ae7e12014a0a71319df5d48fb1a">pal_lld_init</a>(config)&nbsp;&nbsp;&nbsp;_pal_lld_init(config)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO ports subsystem initialization.  <a href="group___s_t_m32___p_a_l.html#ga94461ae7e12014a0a71319df5d48fb1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga9cf4c7dec4e8ce455857cd1be2c60d59">pal_lld_readport</a>(port)&nbsp;&nbsp;&nbsp;((port)-&gt;IDR)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads an I/O port.  <a href="group___s_t_m32___p_a_l.html#ga9cf4c7dec4e8ce455857cd1be2c60d59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gae1158b9ebac440d69c81765bbaa7931d">pal_lld_readlatch</a>(port)&nbsp;&nbsp;&nbsp;((port)-&gt;ODR)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads the output latch.  <a href="group___s_t_m32___p_a_l.html#gae1158b9ebac440d69c81765bbaa7931d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gab927bfab9c894975177705c314feed62">pal_lld_writeport</a>(port, bits)&nbsp;&nbsp;&nbsp;((port)-&gt;ODR = (bits))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes on a I/O port.  <a href="group___s_t_m32___p_a_l.html#gab927bfab9c894975177705c314feed62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga3bdaa97aee564600e297faa34a6aa041">pal_lld_setport</a>(port, bits)&nbsp;&nbsp;&nbsp;((port)-&gt;BSRR = (bits))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a bits mask on a I/O port.  <a href="group___s_t_m32___p_a_l.html#ga3bdaa97aee564600e297faa34a6aa041"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga313da00085ab6f5ba2761eb269090961">pal_lld_clearport</a>(port, bits)&nbsp;&nbsp;&nbsp;((port)-&gt;BRR = (bits))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears a bits mask on a I/O port.  <a href="group___s_t_m32___p_a_l.html#ga313da00085ab6f5ba2761eb269090961"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaf7896552442b80d846a5bc55a97c7808">pal_lld_writegroup</a>(port, mask, offset, bits)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes a group of bits.  <a href="group___s_t_m32___p_a_l.html#gaf7896552442b80d846a5bc55a97c7808"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga4787de055e5ef29a5d386bcd5e7e2011">pal_lld_setgroupmode</a>(port, mask, mode)&nbsp;&nbsp;&nbsp;_pal_lld_setgroupmode(port, mask, mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pads group mode setup.  <a href="group___s_t_m32___p_a_l.html#ga4787de055e5ef29a5d386bcd5e7e2011"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga80d21355227550d52741e04a4882a7b4">pal_lld_writepad</a>(port, pad, bit)&nbsp;&nbsp;&nbsp;pal_lld_writegroup(port, 1, pad, bit)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes a logical state on an output pad.  <a href="group___s_t_m32___p_a_l.html#ga80d21355227550d52741e04a4882a7b4"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Digital I/O port sized unsigned type.  <a href="group___s_t_m32___p_a_l.html#ga6115967a8db28246105e03741ff5eb18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef GPIO_TypeDef *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gabb9196835fd113b1aa7f747c11a173e0">ioportid_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port Identifier.  <a href="group___s_t_m32___p_a_l.html#gabb9196835fd113b1aa7f747c11a173e0"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919">_pal_lld_init</a> (const <a class="el" href="struct_p_a_l_config.html">PALConfig</a> *config)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STM32 I/O ports configuration.  <a href="group___s_t_m32___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaddf04453e88e0840158044f17b4d669a">_pal_lld_setgroupmode</a> (<a class="el" href="group___p_a_l___l_l_d.html#ga4a3294068a07606c952cefda0866761a">ioportid_t</a> port, <a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a> mask, <a class="el" href="group___s_t_m8___c_o_r_e.html#gad0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pads mode setup.  <a href="group___s_t_m32___p_a_l.html#gaddf04453e88e0840158044f17b4d669a"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_p_a_l_config.html">PALConfig</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gac32ea30ca5bb872528c2eda9a037d443">pal_default_config</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PAL setup.  <a href="group___s_t_m32___p_a_l.html#gac32ea30ca5bb872528c2eda9a037d443"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>STM32 GPIO low level driver header. </p>

<p>Definition in file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:38 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
