Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: bruteforce.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bruteforce.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bruteforce"
Output Format                      : NGC
Target Device                      : xc3s200a-4-vq100

---- Source Options
Top Module Name                    : bruteforce
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/bevans/Desktop/FPGA MD5 Cracker Project Files (1)/charAdder.vhd" in Library work.
Architecture behavioral of Entity charadder is up to date.
Compiling vhdl file "C:/Users/bevans/Desktop/FPGA MD5 Cracker Project Files (1)/firstCharAdder.vhd" in Library work.
Architecture behavioral of Entity firstcharadder is up to date.
Compiling vhdl file "C:/Users/bevans/Desktop/FPGA-MD5-Cracker/bruteforcer/bruteforce.vhf" in Library work.
Architecture behavioral of Entity bruteforce is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bruteforce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <charAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <firstCharAdder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <bruteforce> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/bevans/Desktop/FPGA-MD5-Cracker/bruteforcer/bruteforce.vhf" line 119: Unconnected output port 'activeAdder' of component 'charAdder'.
WARNING:Xst:753 - "C:/Users/bevans/Desktop/FPGA-MD5-Cracker/bruteforcer/bruteforce.vhf" line 119: Unconnected output port 'carry' of component 'charAdder'.
Entity <bruteforce> analyzed. Unit <bruteforce> generated.

Analyzing Entity <charAdder> in library <work> (Architecture <behavioral>).
Entity <charAdder> analyzed. Unit <charAdder> generated.

Analyzing Entity <firstCharAdder> in library <work> (Architecture <behavioral>).
Entity <firstCharAdder> analyzed. Unit <firstCharAdder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <charAdder>.
    Related source file is "C:/Users/bevans/Desktop/FPGA MD5 Cracker Project Files (1)/charAdder.vhd".
    Found 8-bit adder for signal <nextChar$addsub0000> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <charAdder> synthesized.


Synthesizing Unit <firstCharAdder>.
    Related source file is "C:/Users/bevans/Desktop/FPGA MD5 Cracker Project Files (1)/firstCharAdder.vhd".
    Found 16x8-bit ROM for signal <nextChar$rom0000> created at line 33.
    Found 16x8-bit ROM for signal <nextChar$rom0001> created at line 33.
    Found 16x8-bit ROM for signal <nextChar$rom0002> created at line 33.
    Found 16x8-bit ROM for signal <nextChar$rom0003> created at line 33.
    Found 16x8-bit ROM for signal <carry$rom0000> created at line 33.
    Found 16x8-bit ROM for signal <carry$rom0001> created at line 33.
    Found 8-bit comparator equal for signal <carry$cmp_eq0000> created at line 33.
    Found 8-bit comparator equal for signal <carry$cmp_eq0001> created at line 33.
    Found 8-bit adder for signal <nextChar$addsub0000> created at line 39.
    Found 8-bit comparator equal for signal <nextChar$cmp_eq0000> created at line 33.
    Found 8-bit comparator equal for signal <nextChar$cmp_eq0001> created at line 33.
    Summary:
	inferred   6 ROM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <firstCharAdder> synthesized.


Synthesizing Unit <bruteforce>.
    Related source file is "C:/Users/bevans/Desktop/FPGA-MD5-Cracker/bruteforcer/bruteforce.vhf".
Unit <bruteforce> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 20
 8-bit adder                                           : 20
# Comparators                                          : 4
 8-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x8-bit ROM                                          : 5
# Adders/Subtractors                                   : 20
 8-bit adder                                           : 20
# Comparators                                          : 3
 8-bit comparator equal                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <firstCharAdder>, ROM <Mrom_nextChar_rom0002> <Mrom_nextChar_rom0000> <Mrom_carry_rom0000> are equivalent, XST will keep only <Mrom_nextChar_rom0002>.
INFO:Xst:2146 - In block <firstCharAdder>, ROM <Mrom_nextChar_rom0001> <Mrom_nextChar_rom0003> are equivalent, XST will keep only <Mrom_nextChar_rom0001>.

Optimizing unit <bruteforce> ...

Optimizing unit <charAdder> ...

Optimizing unit <firstCharAdder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bruteforce, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bruteforce.ngr
Top Level Output File Name         : bruteforce
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 344

Cell Usage :
# BELS                             : 725
#      LUT1                        : 2
#      LUT2                        : 38
#      LUT3                        : 93
#      LUT4                        : 501
#      MUXF5                       : 88
#      MUXF6                       : 2
#      VCC                         : 1
# IO Buffers                       : 344
#      IBUF                        : 165
#      OBUF                        : 179
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                      380  out of   1792    21%  
 Number of 4 input LUTs:                634  out of   3584    17%  
 Number of IOs:                         344
 Number of bonded IOBs:                 344  out of     68   505% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 82.967ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 29031 / 179
-------------------------------------------------------------------------
Delay:               82.967ns (Levels of Logic = 64)
  Source:            AdderNum<0> (PAD)
  Destination:       w4<31> (PAD)

  Data Path: AdderNum<0> to w4<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.849   1.076  AdderNum_0_IBUF (AdderNum_0_IBUF)
     LUT4:I0->O            1   0.648   0.563  XLXI_344/Mrom_nextChar_rom000211 (XLXI_344/Mrom_nextChar_rom0002)
     LUT4:I0->O            1   0.648   0.500  XLXI_344/carry_cmp_eq0000854_SW0 (N374)
     LUT4:I1->O            6   0.643   0.701  XLXI_344/carry_cmp_eq0000854 (XLXI_344/carry_cmp_eq0000854)
     LUT4:I2->O            1   0.648   0.423  XLXI_337/nextChar<7>2_SW0 (N292)
     LUT4:I3->O            3   0.648   0.611  XLXI_337/nextChar<7>2 (XLXI_337/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_337/nextChar<7>31 (XLXI_337/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_336/nextChar<7>2_SW0 (N294)
     LUT4:I3->O            3   0.648   0.611  XLXI_336/nextChar<7>2 (XLXI_336/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_336/nextChar<7>31 (XLXI_336/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_338/nextChar<7>2_SW0 (N290)
     LUT4:I3->O            3   0.648   0.611  XLXI_338/nextChar<7>2 (XLXI_338/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_338/nextChar<7>31 (XLXI_338/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_299/nextChar<7>2_SW0 (N300)
     LUT4:I3->O            3   0.648   0.611  XLXI_299/nextChar<7>2 (XLXI_299/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_299/nextChar<7>31 (XLXI_299/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_239/nextChar<7>2_SW0 (N306)
     LUT4:I3->O            3   0.648   0.611  XLXI_239/nextChar<7>2 (XLXI_239/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_239/nextChar<7>31 (XLXI_239/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_237/nextChar<7>2_SW0 (N308)
     LUT4:I3->O            3   0.648   0.611  XLXI_237/nextChar<7>2 (XLXI_237/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_237/nextChar<7>31 (XLXI_237/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_240/nextChar<7>2_SW0 (N304)
     LUT4:I3->O            3   0.648   0.611  XLXI_240/nextChar<7>2 (XLXI_240/N10)
     LUT4:I1->O            7   0.643   0.788  XLXI_240/nextChar<7>31 (XLXI_240/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_227/nextChar<7>2_SW0 (N312)
     LUT4:I3->O            3   0.648   0.611  XLXI_227/nextChar<7>2 (XLXI_227/N10)
     LUT4:I1->O           10   0.643   0.962  XLXI_227/nextChar<7>31 (XLXI_227/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_226/nextChar<7>2_SW0 (N314)
     LUT4:I3->O            3   0.648   0.611  XLXI_226/nextChar<7>2 (XLXI_226/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_226/nextChar<7>31 (XLXI_226/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_228/nextChar<7>2_SW0 (N310)
     LUT4:I3->O            3   0.648   0.611  XLXI_228/nextChar<7>2 (XLXI_228/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_228/nextChar<7>32 (XLXI_228/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_225/nextChar<7>2_SW0 (N316)
     LUT4:I3->O            3   0.648   0.611  XLXI_225/nextChar<7>2 (XLXI_225/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_225/nextChar<7>32 (XLXI_225/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_144/nextChar<7>2_SW0 (N320)
     LUT4:I3->O            3   0.648   0.611  XLXI_144/nextChar<7>2 (XLXI_144/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_144/nextChar<7>32 (XLXI_144/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_143/nextChar<7>2_SW0 (N322)
     LUT4:I3->O            3   0.648   0.611  XLXI_143/nextChar<7>2 (XLXI_143/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_143/nextChar<7>32 (XLXI_143/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_145/nextChar<7>2_SW0 (N318)
     LUT4:I3->O            3   0.648   0.611  XLXI_145/nextChar<7>2 (XLXI_145/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_145/nextChar<7>32 (XLXI_145/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_142/nextChar<7>2_SW0 (N324)
     LUT4:I3->O            3   0.648   0.611  XLXI_142/nextChar<7>2 (XLXI_142/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_142/nextChar<7>32 (XLXI_142/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_41/nextChar<7>2_SW0 (N288)
     LUT4:I3->O            3   0.648   0.611  XLXI_41/nextChar<7>2 (XLXI_41/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_41/nextChar<7>32 (XLXI_41/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_27/nextChar<7>2_SW0 (N302)
     LUT4:I3->O            3   0.648   0.611  XLXI_27/nextChar<7>2 (XLXI_27/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_27/nextChar<7>32 (XLXI_27/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_30/nextChar<7>2_SW0 (N298)
     LUT4:I3->O            3   0.648   0.611  XLXI_30/nextChar<7>2 (XLXI_30/N10)
     LUT4:I1->O            9   0.643   0.900  XLXI_30/nextChar<7>32 (XLXI_30/N101)
     LUT3:I1->O            1   0.643   0.423  XLXI_31/nextChar<7>2_SW0 (N296)
     LUT4:I3->O            3   0.648   0.563  XLXI_31/nextChar<7>2 (XLXI_31/N10)
     LUT3:I2->O            1   0.648   0.000  XLXI_31/nextChar<7>3 (XLXI_31/nextChar<7>1)
     MUXF5:I0->O           1   0.276   0.000  XLXI_31/nextChar<7>_f5 (XLXI_31/nextChar<7>_f5)
     MUXF6:I1->O           1   0.291   0.420  XLXI_31/nextChar<7>_f6 (w4_31_OBUF)
     OBUF:I->O                 4.520          w4_31_OBUF (w4<31>)
    ----------------------------------------
    Total                     82.967ns (44.631ns logic, 38.336ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.04 secs
 
--> 

Total memory usage is 215764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

