

================================================================
== Synthesis Summary Report of 'timer'
================================================================
+ General Information: 
    * Date:           Tue May 30 22:59:40 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        timer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    | Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    | & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ timer  |     -|  0.97|        0|   0.000|         -|        1|     -|        no|     -|   -|  66 (~0%)|  258 (~0%)|    -|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| end_r     | ap_none | 1        |
| n         | ap_none | 16       |
| start_r   | ap_none | 1        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| n        | in        | ap_uint<16> |
| start    | in        | bool        |
| end      | out       | bool&       |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| n        | n            | port    |
| start    | start_r      | port    |
| end      | end_r        | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                           | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+--------------------------------+-----+--------+---------------------+-----+--------+---------+
| + timer                        | 0   |        |                     |     |        |         |
|   ret_V_fu_73_p2               | -   |        | ret_V               | add | fabric | 0       |
|   next_timer_variable_fu_89_p2 | -   |        | next_timer_variable | add | fabric | 0       |
+--------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+--------------------------------------------------------------------+
| Type      | Options                  | Location                                                           |
+-----------+--------------------------+--------------------------------------------------------------------+
| interface | ap_none port=start       | Downloads/timer/timer-vitishls-files/timer.cpp:8 in timer, start   |
| interface | ap_none port=end         | Downloads/timer/timer-vitishls-files/timer.cpp:9 in timer, end     |
| interface | ap_none port=n           | Downloads/timer/timer-vitishls-files/timer.cpp:10 in timer, n      |
| interface | ap_ctrl_none port=return | Downloads/timer/timer-vitishls-files/timer.cpp:11 in timer, return |
+-----------+--------------------------+--------------------------------------------------------------------+


