{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:13:05 2024 " "Info: Processing started: Sat Nov 09 14:13:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register pc\[1\] register pc\[10\] 397.77 MHz 2.514 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 397.77 MHz between source register \"pc\[1\]\" and destination register \"pc\[10\]\" (period= 2.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.330 ns + Longest register register " "Info: + Longest register to register delay is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[1\] 1 REG LCFF_X15_Y11_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 4; REG Node = 'pc\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.309 ns) 0.792 ns Add0~6 2 COMB LCCOMB_X17_Y11_N2 2 " "Info: 2: + IC(0.483 ns) + CELL(0.309 ns) = 0.792 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { pc[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.827 ns Add0~10 3 COMB LCCOMB_X17_Y11_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns Add0~14 4 COMB LCCOMB_X17_Y11_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns Add0~18 5 COMB LCCOMB_X17_Y11_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.932 ns Add0~22 6 COMB LCCOMB_X17_Y11_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.932 ns; Loc. = LCCOMB_X17_Y11_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.967 ns Add0~26 7 COMB LCCOMB_X17_Y11_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.967 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.063 ns Add0~30 8 COMB LCCOMB_X17_Y11_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 1.063 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.098 ns Add0~34 9 COMB LCCOMB_X17_Y11_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.098 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.133 ns Add0~38 10 COMB LCCOMB_X17_Y11_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.133 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.258 ns Add0~41 11 COMB LCCOMB_X17_Y11_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 1.258 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.053 ns) 1.802 ns nextpc_out~12 12 COMB LCCOMB_X15_Y11_N28 2 " "Info: 12: + IC(0.491 ns) + CELL(0.053 ns) = 1.802 ns; Loc. = LCCOMB_X15_Y11_N28; Fanout = 2; COMB Node = 'nextpc_out~12'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Add0~41 nextpc_out~12 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.309 ns) 2.330 ns pc\[10\] 13 REG LCFF_X15_Y11_N31 3 " "Info: 13: + IC(0.219 ns) + CELL(0.309 ns) = 2.330 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 3; REG Node = 'pc\[10\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { nextpc_out~12 pc[10] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 48.80 % ) " "Info: Total cell delay = 1.137 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.193 ns ( 51.20 % ) " "Info: Total interconnect delay = 1.193 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~41 nextpc_out~12 pc[10] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~41 {} nextpc_out~12 {} pc[10] {} } { 0.000ns 0.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.491ns 0.219ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns pc\[10\] 3 REG LCFF_X15_Y11_N31 3 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 3; REG Node = 'pc\[10\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_in~clkctrl pc[10] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[10] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[10] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.465 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns pc\[1\] 3 REG LCFF_X15_Y11_N17 4 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 4; REG Node = 'pc\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_in~clkctrl pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[10] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[10] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~41 nextpc_out~12 pc[10] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~41 {} nextpc_out~12 {} pc[10] {} } { 0.000ns 0.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.491ns 0.219ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[10] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[10] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[9\] abus_in\[4\] clk_in 8.014 ns register " "Info: tsu for register \"pc\[9\]\" (data pin = \"abus_in\[4\]\", clock pin = \"clk_in\") is 8.014 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.388 ns + Longest pin register " "Info: + Longest pin to register delay is 10.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns abus_in\[4\] 1 PIN PIN_AA7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 1; PIN Node = 'abus_in\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.850 ns) + CELL(0.357 ns) 6.064 ns Equal0~0 2 COMB LCCOMB_X38_Y25_N0 12 " "Info: 2: + IC(4.850 ns) + CELL(0.357 ns) = 6.064 ns; Loc. = LCCOMB_X38_Y25_N0; Fanout = 12; COMB Node = 'Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { abus_in[4] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.272 ns) 8.834 ns nextpc_out~0 3 COMB LCCOMB_X18_Y11_N16 12 " "Info: 3: + IC(2.498 ns) + CELL(0.272 ns) = 8.834 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 12; COMB Node = 'nextpc_out~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Equal0~0 nextpc_out~0 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.378 ns) 9.974 ns nextpc_out~11 4 COMB LCCOMB_X14_Y11_N30 2 " "Info: 4: + IC(0.762 ns) + CELL(0.378 ns) = 9.974 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 2; COMB Node = 'nextpc_out~11'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { nextpc_out~0 nextpc_out~11 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 10.233 ns pc\[9\]~feeder 5 COMB LCCOMB_X14_Y11_N24 1 " "Info: 5: + IC(0.206 ns) + CELL(0.053 ns) = 10.233 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 1; COMB Node = 'pc\[9\]~feeder'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { nextpc_out~11 pc[9]~feeder } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.388 ns pc\[9\] 6 REG LCFF_X14_Y11_N25 3 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 10.388 ns; Loc. = LCFF_X14_Y11_N25; Fanout = 3; REG Node = 'pc\[9\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { pc[9]~feeder pc[9] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 19.95 % ) " "Info: Total cell delay = 2.072 ns ( 19.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.316 ns ( 80.05 % ) " "Info: Total interconnect delay = 8.316 ns ( 80.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.388 ns" { abus_in[4] Equal0~0 nextpc_out~0 nextpc_out~11 pc[9]~feeder pc[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.388 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} nextpc_out~0 {} nextpc_out~11 {} pc[9]~feeder {} pc[9] {} } { 0.000ns 0.000ns 4.850ns 2.498ns 0.762ns 0.206ns 0.000ns } { 0.000ns 0.857ns 0.357ns 0.272ns 0.378ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.464 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns pc\[9\] 3 REG LCFF_X14_Y11_N25 3 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X14_Y11_N25; Fanout = 3; REG Node = 'pc\[9\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clk_in~clkctrl pc[9] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_in clk_in~clkctrl pc[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[9] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.388 ns" { abus_in[4] Equal0~0 nextpc_out~0 nextpc_out~11 pc[9]~feeder pc[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.388 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} nextpc_out~0 {} nextpc_out~11 {} pc[9]~feeder {} pc[9] {} } { 0.000ns 0.000ns 4.850ns 2.498ns 0.762ns 0.206ns 0.000ns } { 0.000ns 0.857ns 0.357ns 0.272ns 0.378ns 0.053ns 0.155ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk_in clk_in~clkctrl pc[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[9] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in nextpc_out\[7\] pc\[1\] 8.144 ns register " "Info: tco from clock \"clk_in\" to destination pin \"nextpc_out\[7\]\" through register \"pc\[1\]\" is 8.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns pc\[1\] 3 REG LCFF_X15_Y11_N17 4 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 4; REG Node = 'pc\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_in~clkctrl pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.585 ns + Longest register pin " "Info: + Longest register to pin delay is 5.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[1\] 1 REG LCFF_X15_Y11_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 4; REG Node = 'pc\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.309 ns) 0.792 ns Add0~6 2 COMB LCCOMB_X17_Y11_N2 2 " "Info: 2: + IC(0.483 ns) + CELL(0.309 ns) = 0.792 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { pc[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.827 ns Add0~10 3 COMB LCCOMB_X17_Y11_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns Add0~14 4 COMB LCCOMB_X17_Y11_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns Add0~18 5 COMB LCCOMB_X17_Y11_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.932 ns Add0~22 6 COMB LCCOMB_X17_Y11_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.932 ns; Loc. = LCCOMB_X17_Y11_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.967 ns Add0~26 7 COMB LCCOMB_X17_Y11_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.967 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.092 ns Add0~29 8 COMB LCCOMB_X17_Y11_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.092 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 1; COMB Node = 'Add0~29'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~26 Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.053 ns) 1.648 ns nextpc_out~9 9 COMB LCCOMB_X15_Y11_N8 2 " "Info: 9: + IC(0.503 ns) + CELL(0.053 ns) = 1.648 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 2; COMB Node = 'nextpc_out~9'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { Add0~29 nextpc_out~9 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(2.144 ns) 5.585 ns nextpc_out\[7\] 10 PIN PIN_N1 0 " "Info: 10: + IC(1.793 ns) + CELL(2.144 ns) = 5.585 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'nextpc_out\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { nextpc_out~9 nextpc_out[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 50.24 % ) " "Info: Total cell delay = 2.806 ns ( 50.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.779 ns ( 49.76 % ) " "Info: Total interconnect delay = 2.779 ns ( 49.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~29 nextpc_out~9 nextpc_out[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~29 {} nextpc_out~9 {} nextpc_out[7] {} } { 0.000ns 0.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.503ns 1.793ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~29 nextpc_out~9 nextpc_out[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~29 {} nextpc_out~9 {} nextpc_out[7] {} } { 0.000ns 0.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.503ns 1.793ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[4\] nextpc_out\[7\] 13.638 ns Longest " "Info: Longest tpd from source pin \"abus_in\[4\]\" to destination pin \"nextpc_out\[7\]\" is 13.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns abus_in\[4\] 1 PIN PIN_AA7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 1; PIN Node = 'abus_in\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.850 ns) + CELL(0.357 ns) 6.064 ns Equal0~0 2 COMB LCCOMB_X38_Y25_N0 12 " "Info: 2: + IC(4.850 ns) + CELL(0.357 ns) = 6.064 ns; Loc. = LCCOMB_X38_Y25_N0; Fanout = 12; COMB Node = 'Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { abus_in[4] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.272 ns) 8.834 ns nextpc_out~0 3 COMB LCCOMB_X18_Y11_N16 12 " "Info: 3: + IC(2.498 ns) + CELL(0.272 ns) = 8.834 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 12; COMB Node = 'nextpc_out~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Equal0~0 nextpc_out~0 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.272 ns) 9.701 ns nextpc_out~9 4 COMB LCCOMB_X15_Y11_N8 2 " "Info: 4: + IC(0.595 ns) + CELL(0.272 ns) = 9.701 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 2; COMB Node = 'nextpc_out~9'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { nextpc_out~0 nextpc_out~9 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(2.144 ns) 13.638 ns nextpc_out\[7\] 5 PIN PIN_N1 0 " "Info: 5: + IC(1.793 ns) + CELL(2.144 ns) = 13.638 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'nextpc_out\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { nextpc_out~9 nextpc_out[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.902 ns ( 28.61 % ) " "Info: Total cell delay = 3.902 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.736 ns ( 71.39 % ) " "Info: Total interconnect delay = 9.736 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.638 ns" { abus_in[4] Equal0~0 nextpc_out~0 nextpc_out~9 nextpc_out[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.638 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} nextpc_out~0 {} nextpc_out~9 {} nextpc_out[7] {} } { 0.000ns 0.000ns 4.850ns 2.498ns 0.595ns 1.793ns } { 0.000ns 0.857ns 0.357ns 0.272ns 0.272ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lath_pc\[7\] dbus_in\[7\] clk_in -2.584 ns register " "Info: th for register \"lath_pc\[7\]\" (data pin = \"dbus_in\[7\]\", clock pin = \"clk_in\") is -2.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns lath_pc\[7\] 3 REG LCFF_X15_Y11_N3 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N3; Fanout = 1; REG Node = 'lath_pc\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_in~clkctrl lath_pc[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl lath_pc[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.198 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns dbus_in\[7\] 1 PIN PIN_W13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 2; PIN Node = 'dbus_in\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.052 ns) + CELL(0.309 ns) 5.198 ns lath_pc\[7\] 2 REG LCFF_X15_Y11_N3 1 " "Info: 2: + IC(4.052 ns) + CELL(0.309 ns) = 5.198 ns; Loc. = LCFF_X15_Y11_N3; Fanout = 1; REG Node = 'lath_pc\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { dbus_in[7] lath_pc[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp2/pc_reg/pc_reg.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 22.05 % ) " "Info: Total cell delay = 1.146 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.052 ns ( 77.95 % ) " "Info: Total interconnect delay = 4.052 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { dbus_in[7] lath_pc[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.198 ns" { dbus_in[7] {} dbus_in[7]~combout {} lath_pc[7] {} } { 0.000ns 0.000ns 4.052ns } { 0.000ns 0.837ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk_in clk_in~clkctrl lath_pc[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[7] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { dbus_in[7] lath_pc[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.198 ns" { dbus_in[7] {} dbus_in[7]~combout {} lath_pc[7] {} } { 0.000ns 0.000ns 4.052ns } { 0.000ns 0.837ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "87 " "Info: Peak virtual memory: 87 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:13:06 2024 " "Info: Processing ended: Sat Nov 09 14:13:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
