Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 13:38:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_my_watch_control_sets_placed.rpt
| Design       : top_my_watch
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             204 |           74 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                         Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_cntl/U_Clk_Divider/CLK                    |                                                               | reset_IBUF       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]   | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg_0[0] | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/E[0]                  | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_tick_100hz_reg_0[0] | reset_IBUF       |                3 |              7 |         2.33 |
|  U_Watch/U_BTN_Debounce_Hour/r_1khz_reg_n_0      |                                                               | reset_IBUF       |                4 |              8 |         2.00 |
|  U_Watch/U_BTN_Debounce_Min/r_1khz_reg_n_0       |                                                               | reset_IBUF       |                3 |              8 |         2.67 |
|  U_Watch/U_BTN_Debounce_Sec/r_1khz_reg_n_0       |                                                               | reset_IBUF       |                2 |              8 |         4.00 |
|  U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg_n_0 |                                                               | reset_IBUF       |                2 |              8 |         4.00 |
|  U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz      |                                                               | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_Stopwatch_CU/w_run_stop                         | reset_IBUF       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                   |                                                               | reset_IBUF       |               60 |            161 |         2.68 |
+--------------------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+


