

================================================================
== Vitis HLS Report for 'Context_layer_Pipeline_l_gemm_i18_l_j18'
================================================================
* Date:           Sun Sep  3 07:06:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777|  7.770 us|  7.770 us|  777|  777|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i18_l_j18  |      775|      775|         9|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   12|       -|      -|    -|
|Expression       |        -|    -|       0|    243|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     448|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|     448|    443|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_12s_12s_24s_25_4_1_U1038  |mac_muladd_12s_12s_24s_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_12s_24s_25_4_1_U1041  |mac_muladd_12s_12s_24s_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_12s_24s_25_4_1_U1042  |mac_muladd_12s_12s_24s_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_12s_24s_25_4_1_U1044  |mac_muladd_12s_12s_24s_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_12s_24s_25_4_1_U1045  |mac_muladd_12s_12s_24s_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_12s_25s_25_4_1_U1043  |mac_muladd_12s_12s_25s_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_12s_25s_25_4_1_U1046  |mac_muladd_12s_12s_25s_25_4_1  |  i0 + i1 * i2|
    |mul_mul_12s_12s_24_4_1_U1035         |mul_mul_12s_12s_24_4_1         |       i0 * i1|
    |mul_mul_12s_12s_24_4_1_U1036         |mul_mul_12s_12s_24_4_1         |       i0 * i1|
    |mul_mul_12s_12s_24_4_1_U1037         |mul_mul_12s_12s_24_4_1         |       i0 * i1|
    |mul_mul_12s_12s_24_4_1_U1039         |mul_mul_12s_12s_24_4_1         |       i0 * i1|
    |mul_mul_12s_12s_24_4_1_U1040         |mul_mul_12s_12s_24_4_1         |       i0 * i1|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln379_1_fu_457_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln379_fu_469_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln380_fu_507_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln389_10_fu_683_p2    |         +|   0|  0|  26|          26|          26|
    |add_ln389_11_fu_700_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln389_1_fu_663_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln389_4_fu_692_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln389_9_fu_677_p2     |         +|   0|  0|  26|          26|          26|
    |empty_432_fu_542_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln379_fu_451_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln380_fu_475_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln379_1_fu_489_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln379_fu_481_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 243|         199|         186|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i18_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten18_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j18_load               |   9|          2|    7|         14|
    |i18_fu_96                               |   9|          2|    4|          8|
    |indvar_flatten18_fu_100                 |   9|          2|   10|         20|
    |j18_fu_92                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln389_10_reg_1158             |  26|   0|   26|          0|
    |add_ln389_11_reg_1163             |  32|   0|   32|          0|
    |add_ln389_1_reg_1148              |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i18_fu_96                         |   4|   0|    4|          0|
    |indvar_flatten18_fu_100           |  10|   0|   10|          0|
    |j18_cast_reg_857                  |   7|   0|   64|         57|
    |j18_fu_92                         |   7|   0|    7|          0|
    |q_outp2_addr_1_reg_907            |  10|   0|   10|          0|
    |q_outp2_load_reg_993              |  32|   0|   32|          0|
    |select_ln379_1_reg_832            |   4|   0|    4|          0|
    |select_ln379_reg_827              |   7|   0|    7|          0|
    |zext_ln379_reg_837                |   4|   0|   64|         60|
    |j18_cast_reg_857                  |  64|  32|   64|         57|
    |q_outp2_addr_1_reg_907            |  64|  32|   10|          0|
    |q_outp2_load_reg_993              |  64|  32|   32|          0|
    |zext_ln379_reg_837                |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 448| 128|  479|        234|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Context_layer_Pipeline_l_gemm_i18_l_j18|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Context_layer_Pipeline_l_gemm_i18_l_j18|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Context_layer_Pipeline_l_gemm_i18_l_j18|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Context_layer_Pipeline_l_gemm_i18_l_j18|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Context_layer_Pipeline_l_gemm_i18_l_j18|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Context_layer_Pipeline_l_gemm_i18_l_j18|  return value|
|q_Attn_V_0_address0   |  out|    4|   ap_memory|                               q_Attn_V_0|         array|
|q_Attn_V_0_ce0        |  out|    1|   ap_memory|                               q_Attn_V_0|         array|
|q_Attn_V_0_q0         |   in|   12|   ap_memory|                               q_Attn_V_0|         array|
|q_Attn_V_1_address0   |  out|    4|   ap_memory|                               q_Attn_V_1|         array|
|q_Attn_V_1_ce0        |  out|    1|   ap_memory|                               q_Attn_V_1|         array|
|q_Attn_V_1_q0         |   in|   12|   ap_memory|                               q_Attn_V_1|         array|
|q_Attn_V_2_address0   |  out|    4|   ap_memory|                               q_Attn_V_2|         array|
|q_Attn_V_2_ce0        |  out|    1|   ap_memory|                               q_Attn_V_2|         array|
|q_Attn_V_2_q0         |   in|   12|   ap_memory|                               q_Attn_V_2|         array|
|q_Attn_V_3_address0   |  out|    4|   ap_memory|                               q_Attn_V_3|         array|
|q_Attn_V_3_ce0        |  out|    1|   ap_memory|                               q_Attn_V_3|         array|
|q_Attn_V_3_q0         |   in|   12|   ap_memory|                               q_Attn_V_3|         array|
|q_Attn_V_4_address0   |  out|    4|   ap_memory|                               q_Attn_V_4|         array|
|q_Attn_V_4_ce0        |  out|    1|   ap_memory|                               q_Attn_V_4|         array|
|q_Attn_V_4_q0         |   in|   12|   ap_memory|                               q_Attn_V_4|         array|
|q_Attn_V_5_address0   |  out|    4|   ap_memory|                               q_Attn_V_5|         array|
|q_Attn_V_5_ce0        |  out|    1|   ap_memory|                               q_Attn_V_5|         array|
|q_Attn_V_5_q0         |   in|   12|   ap_memory|                               q_Attn_V_5|         array|
|q_Attn_V_6_address0   |  out|    4|   ap_memory|                               q_Attn_V_6|         array|
|q_Attn_V_6_ce0        |  out|    1|   ap_memory|                               q_Attn_V_6|         array|
|q_Attn_V_6_q0         |   in|   12|   ap_memory|                               q_Attn_V_6|         array|
|q_Attn_V_7_address0   |  out|    4|   ap_memory|                               q_Attn_V_7|         array|
|q_Attn_V_7_ce0        |  out|    1|   ap_memory|                               q_Attn_V_7|         array|
|q_Attn_V_7_q0         |   in|   12|   ap_memory|                               q_Attn_V_7|         array|
|q_Attn_V_8_address0   |  out|    4|   ap_memory|                               q_Attn_V_8|         array|
|q_Attn_V_8_ce0        |  out|    1|   ap_memory|                               q_Attn_V_8|         array|
|q_Attn_V_8_q0         |   in|   12|   ap_memory|                               q_Attn_V_8|         array|
|q_Attn_V_9_address0   |  out|    4|   ap_memory|                               q_Attn_V_9|         array|
|q_Attn_V_9_ce0        |  out|    1|   ap_memory|                               q_Attn_V_9|         array|
|q_Attn_V_9_q0         |   in|   12|   ap_memory|                               q_Attn_V_9|         array|
|q_Attn_V_10_address0  |  out|    4|   ap_memory|                              q_Attn_V_10|         array|
|q_Attn_V_10_ce0       |  out|    1|   ap_memory|                              q_Attn_V_10|         array|
|q_Attn_V_10_q0        |   in|   12|   ap_memory|                              q_Attn_V_10|         array|
|q_Attn_V_11_address0  |  out|    4|   ap_memory|                              q_Attn_V_11|         array|
|q_Attn_V_11_ce0       |  out|    1|   ap_memory|                              q_Attn_V_11|         array|
|q_Attn_V_11_q0        |   in|   12|   ap_memory|                              q_Attn_V_11|         array|
|q_outp2_address0      |  out|   10|   ap_memory|                                  q_outp2|         array|
|q_outp2_ce0           |  out|    1|   ap_memory|                                  q_outp2|         array|
|q_outp2_we0           |  out|    1|   ap_memory|                                  q_outp2|         array|
|q_outp2_d0            |  out|   32|   ap_memory|                                  q_outp2|         array|
|q_outp2_address1      |  out|   10|   ap_memory|                                  q_outp2|         array|
|q_outp2_ce1           |  out|    1|   ap_memory|                                  q_outp2|         array|
|q_outp2_q1            |   in|   32|   ap_memory|                                  q_outp2|         array|
|q_V_h_V_0_address0    |  out|    6|   ap_memory|                                q_V_h_V_0|         array|
|q_V_h_V_0_ce0         |  out|    1|   ap_memory|                                q_V_h_V_0|         array|
|q_V_h_V_0_q0          |   in|   12|   ap_memory|                                q_V_h_V_0|         array|
|q_V_h_V_1_address0    |  out|    6|   ap_memory|                                q_V_h_V_1|         array|
|q_V_h_V_1_ce0         |  out|    1|   ap_memory|                                q_V_h_V_1|         array|
|q_V_h_V_1_q0          |   in|   12|   ap_memory|                                q_V_h_V_1|         array|
|q_V_h_V_2_address0    |  out|    6|   ap_memory|                                q_V_h_V_2|         array|
|q_V_h_V_2_ce0         |  out|    1|   ap_memory|                                q_V_h_V_2|         array|
|q_V_h_V_2_q0          |   in|   12|   ap_memory|                                q_V_h_V_2|         array|
|q_V_h_V_3_address0    |  out|    6|   ap_memory|                                q_V_h_V_3|         array|
|q_V_h_V_3_ce0         |  out|    1|   ap_memory|                                q_V_h_V_3|         array|
|q_V_h_V_3_q0          |   in|   12|   ap_memory|                                q_V_h_V_3|         array|
|q_V_h_V_4_address0    |  out|    6|   ap_memory|                                q_V_h_V_4|         array|
|q_V_h_V_4_ce0         |  out|    1|   ap_memory|                                q_V_h_V_4|         array|
|q_V_h_V_4_q0          |   in|   12|   ap_memory|                                q_V_h_V_4|         array|
|q_V_h_V_5_address0    |  out|    6|   ap_memory|                                q_V_h_V_5|         array|
|q_V_h_V_5_ce0         |  out|    1|   ap_memory|                                q_V_h_V_5|         array|
|q_V_h_V_5_q0          |   in|   12|   ap_memory|                                q_V_h_V_5|         array|
|q_V_h_V_6_address0    |  out|    6|   ap_memory|                                q_V_h_V_6|         array|
|q_V_h_V_6_ce0         |  out|    1|   ap_memory|                                q_V_h_V_6|         array|
|q_V_h_V_6_q0          |   in|   12|   ap_memory|                                q_V_h_V_6|         array|
|q_V_h_V_7_address0    |  out|    6|   ap_memory|                                q_V_h_V_7|         array|
|q_V_h_V_7_ce0         |  out|    1|   ap_memory|                                q_V_h_V_7|         array|
|q_V_h_V_7_q0          |   in|   12|   ap_memory|                                q_V_h_V_7|         array|
|q_V_h_V_8_address0    |  out|    6|   ap_memory|                                q_V_h_V_8|         array|
|q_V_h_V_8_ce0         |  out|    1|   ap_memory|                                q_V_h_V_8|         array|
|q_V_h_V_8_q0          |   in|   12|   ap_memory|                                q_V_h_V_8|         array|
|q_V_h_V_9_address0    |  out|    6|   ap_memory|                                q_V_h_V_9|         array|
|q_V_h_V_9_ce0         |  out|    1|   ap_memory|                                q_V_h_V_9|         array|
|q_V_h_V_9_q0          |   in|   12|   ap_memory|                                q_V_h_V_9|         array|
|q_V_h_V_10_address0   |  out|    6|   ap_memory|                               q_V_h_V_10|         array|
|q_V_h_V_10_ce0        |  out|    1|   ap_memory|                               q_V_h_V_10|         array|
|q_V_h_V_10_q0         |   in|   12|   ap_memory|                               q_V_h_V_10|         array|
|q_V_h_V_11_address0   |  out|    6|   ap_memory|                               q_V_h_V_11|         array|
|q_V_h_V_11_ce0        |  out|    1|   ap_memory|                               q_V_h_V_11|         array|
|q_V_h_V_11_q0         |   in|   12|   ap_memory|                               q_V_h_V_11|         array|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j18 = alloca i32 1"   --->   Operation 12 'alloca' 'j18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 13 'alloca' 'i18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten18"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i18"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j18"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_S_k_4_k2"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i10 %indvar_flatten18" [kernel.cpp:379]   --->   Operation 19 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln379 = icmp_eq  i10 %indvar_flatten18_load, i10 768" [kernel.cpp:379]   --->   Operation 21 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln379_1 = add i10 %indvar_flatten18_load, i10 1" [kernel.cpp:379]   --->   Operation 22 'add' 'add_ln379_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %for.inc251, void %l_j19.preheader.exitStub" [kernel.cpp:379]   --->   Operation 23 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j18_load = load i7 %j18" [kernel.cpp:380]   --->   Operation 24 'load' 'j18_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i18_load = load i4 %i18" [kernel.cpp:379]   --->   Operation 25 'load' 'i18_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln379 = add i4 %i18_load, i4 1" [kernel.cpp:379]   --->   Operation 26 'add' 'add_ln379' <Predicate = (!icmp_ln379)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.48ns)   --->   "%icmp_ln380 = icmp_eq  i7 %j18_load, i7 64" [kernel.cpp:380]   --->   Operation 27 'icmp' 'icmp_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln379 = select i1 %icmp_ln380, i7 0, i7 %j18_load" [kernel.cpp:379]   --->   Operation 28 'select' 'select_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%select_ln379_1 = select i1 %icmp_ln380, i4 %add_ln379, i4 %i18_load" [kernel.cpp:379]   --->   Operation 29 'select' 'select_ln379_1' <Predicate = (!icmp_ln379)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %select_ln379_1" [kernel.cpp:379]   --->   Operation 30 'zext' 'zext_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%q_Attn_V_6_addr = getelementptr i12 %q_Attn_V_6, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 31 'getelementptr' 'q_Attn_V_6_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%q_Attn_V_6_load = load i4 %q_Attn_V_6_addr" [kernel.cpp:379]   --->   Operation 32 'load' 'q_Attn_V_6_load' <Predicate = (!icmp_ln379)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j18_cast = zext i7 %select_ln379" [kernel.cpp:379]   --->   Operation 33 'zext' 'j18_cast' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_V_h_V_6_addr = getelementptr i12 %q_V_h_V_6, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 34 'getelementptr' 'q_V_h_V_6_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%q_V_h_V_6_load = load i6 %q_V_h_V_6_addr" [kernel.cpp:383]   --->   Operation 35 'load' 'q_V_h_V_6_load' <Predicate = (!icmp_ln379)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln380 = add i7 %select_ln379, i7 1" [kernel.cpp:380]   --->   Operation 36 'add' 'add_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln380 = store i10 %add_ln379_1, i10 %indvar_flatten18" [kernel.cpp:380]   --->   Operation 37 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln380 = store i4 %select_ln379_1, i4 %i18" [kernel.cpp:380]   --->   Operation 38 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln380 = store i7 %add_ln380, i7 %j18" [kernel.cpp:380]   --->   Operation 39 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln379_1, i6 0" [kernel.cpp:379]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%q_Attn_V_0_addr = getelementptr i12 %q_Attn_V_0, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 41 'getelementptr' 'q_Attn_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%q_Attn_V_0_load = load i4 %q_Attn_V_0_addr" [kernel.cpp:379]   --->   Operation 42 'load' 'q_Attn_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%q_Attn_V_3_addr = getelementptr i12 %q_Attn_V_3, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 43 'getelementptr' 'q_Attn_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%q_Attn_V_3_load = load i4 %q_Attn_V_3_addr" [kernel.cpp:379]   --->   Operation 44 'load' 'q_Attn_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%q_Attn_V_6_load = load i4 %q_Attn_V_6_addr" [kernel.cpp:379]   --->   Operation 45 'load' 'q_Attn_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln379_6 = sext i12 %q_Attn_V_6_load" [kernel.cpp:379]   --->   Operation 46 'sext' 'sext_ln379_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%q_Attn_V_7_addr = getelementptr i12 %q_Attn_V_7, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 47 'getelementptr' 'q_Attn_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%q_Attn_V_7_load = load i4 %q_Attn_V_7_addr" [kernel.cpp:379]   --->   Operation 48 'load' 'q_Attn_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_Attn_V_8_addr = getelementptr i12 %q_Attn_V_8, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 49 'getelementptr' 'q_Attn_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%q_Attn_V_8_load = load i4 %q_Attn_V_8_addr" [kernel.cpp:379]   --->   Operation 50 'load' 'q_Attn_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%q_Attn_V_10_addr = getelementptr i12 %q_Attn_V_10, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 51 'getelementptr' 'q_Attn_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%q_Attn_V_10_load = load i4 %q_Attn_V_10_addr" [kernel.cpp:379]   --->   Operation 52 'load' 'q_Attn_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln379_cast = zext i7 %select_ln379" [kernel.cpp:379]   --->   Operation 53 'zext' 'select_ln379_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%empty_432 = add i10 %tmp_s, i10 %select_ln379_cast" [kernel.cpp:379]   --->   Operation 54 'add' 'empty_432' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_432" [kernel.cpp:379]   --->   Operation 55 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%q_outp2_addr_1 = getelementptr i32 %q_outp2, i64 0, i64 %p_cast" [kernel.cpp:379]   --->   Operation 56 'getelementptr' 'q_outp2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%q_outp2_load = load i10 %q_outp2_addr_1" [kernel.cpp:387]   --->   Operation 57 'load' 'q_outp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%q_V_h_V_0_addr = getelementptr i12 %q_V_h_V_0, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 58 'getelementptr' 'q_V_h_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%q_V_h_V_0_load = load i6 %q_V_h_V_0_addr" [kernel.cpp:383]   --->   Operation 59 'load' 'q_V_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%q_V_h_V_3_addr = getelementptr i12 %q_V_h_V_3, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 60 'getelementptr' 'q_V_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%q_V_h_V_3_load = load i6 %q_V_h_V_3_addr" [kernel.cpp:383]   --->   Operation 61 'load' 'q_V_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%q_V_h_V_6_load = load i6 %q_V_h_V_6_addr" [kernel.cpp:383]   --->   Operation 62 'load' 'q_V_h_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i12 %q_V_h_V_6_load"   --->   Operation 63 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 64 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%q_V_h_V_7_addr = getelementptr i12 %q_V_h_V_7, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 65 'getelementptr' 'q_V_h_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%q_V_h_V_7_load = load i6 %q_V_h_V_7_addr" [kernel.cpp:383]   --->   Operation 66 'load' 'q_V_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%q_V_h_V_8_addr = getelementptr i12 %q_V_h_V_8, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 67 'getelementptr' 'q_V_h_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%q_V_h_V_8_load = load i6 %q_V_h_V_8_addr" [kernel.cpp:383]   --->   Operation 68 'load' 'q_V_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_V_h_V_10_addr = getelementptr i12 %q_V_h_V_10, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 69 'getelementptr' 'q_V_h_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%q_V_h_V_10_load = load i6 %q_V_h_V_10_addr" [kernel.cpp:383]   --->   Operation 70 'load' 'q_V_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%q_Attn_V_0_load = load i4 %q_Attn_V_0_addr" [kernel.cpp:379]   --->   Operation 71 'load' 'q_Attn_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln379 = sext i12 %q_Attn_V_0_load" [kernel.cpp:379]   --->   Operation 72 'sext' 'sext_ln379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%q_Attn_V_1_addr = getelementptr i12 %q_Attn_V_1, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 73 'getelementptr' 'q_Attn_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%q_Attn_V_1_load = load i4 %q_Attn_V_1_addr" [kernel.cpp:379]   --->   Operation 74 'load' 'q_Attn_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%q_Attn_V_3_load = load i4 %q_Attn_V_3_addr" [kernel.cpp:379]   --->   Operation 75 'load' 'q_Attn_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln379_3 = sext i12 %q_Attn_V_3_load" [kernel.cpp:379]   --->   Operation 76 'sext' 'sext_ln379_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%q_Attn_V_4_addr = getelementptr i12 %q_Attn_V_4, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 77 'getelementptr' 'q_Attn_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%q_Attn_V_4_load = load i4 %q_Attn_V_4_addr" [kernel.cpp:379]   --->   Operation 78 'load' 'q_Attn_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%q_Attn_V_5_addr = getelementptr i12 %q_Attn_V_5, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 79 'getelementptr' 'q_Attn_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.32ns)   --->   "%q_Attn_V_5_load = load i4 %q_Attn_V_5_addr" [kernel.cpp:379]   --->   Operation 80 'load' 'q_Attn_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%q_Attn_V_7_load = load i4 %q_Attn_V_7_addr" [kernel.cpp:379]   --->   Operation 81 'load' 'q_Attn_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln379_7 = sext i12 %q_Attn_V_7_load" [kernel.cpp:379]   --->   Operation 82 'sext' 'sext_ln379_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (2.32ns)   --->   "%q_Attn_V_8_load = load i4 %q_Attn_V_8_addr" [kernel.cpp:379]   --->   Operation 83 'load' 'q_Attn_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln379_8 = sext i12 %q_Attn_V_8_load" [kernel.cpp:379]   --->   Operation 84 'sext' 'sext_ln379_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%q_Attn_V_9_addr = getelementptr i12 %q_Attn_V_9, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 85 'getelementptr' 'q_Attn_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%q_Attn_V_9_load = load i4 %q_Attn_V_9_addr" [kernel.cpp:379]   --->   Operation 86 'load' 'q_Attn_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%q_Attn_V_10_load = load i4 %q_Attn_V_10_addr" [kernel.cpp:379]   --->   Operation 87 'load' 'q_Attn_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln379_10 = sext i12 %q_Attn_V_10_load" [kernel.cpp:379]   --->   Operation 88 'sext' 'sext_ln379_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%q_Attn_V_11_addr = getelementptr i12 %q_Attn_V_11, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 89 'getelementptr' 'q_Attn_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%q_Attn_V_11_load = load i4 %q_Attn_V_11_addr" [kernel.cpp:379]   --->   Operation 90 'load' 'q_Attn_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%q_outp2_load = load i10 %q_outp2_addr_1" [kernel.cpp:387]   --->   Operation 91 'load' 'q_outp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 92 [1/2] (2.32ns)   --->   "%q_V_h_V_0_load = load i6 %q_V_h_V_0_addr" [kernel.cpp:383]   --->   Operation 92 'load' 'q_V_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %q_V_h_V_0_load"   --->   Operation 93 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 94 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%q_V_h_V_1_addr = getelementptr i12 %q_V_h_V_1, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 95 'getelementptr' 'q_V_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%q_V_h_V_1_load = load i6 %q_V_h_V_1_addr" [kernel.cpp:383]   --->   Operation 96 'load' 'q_V_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 97 [1/2] (2.32ns)   --->   "%q_V_h_V_3_load = load i6 %q_V_h_V_3_addr" [kernel.cpp:383]   --->   Operation 97 'load' 'q_V_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i12 %q_V_h_V_3_load"   --->   Operation 98 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 99 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%q_V_h_V_4_addr = getelementptr i12 %q_V_h_V_4, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 100 'getelementptr' 'q_V_h_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%q_V_h_V_4_load = load i6 %q_V_h_V_4_addr" [kernel.cpp:383]   --->   Operation 101 'load' 'q_V_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%q_V_h_V_5_addr = getelementptr i12 %q_V_h_V_5, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 102 'getelementptr' 'q_V_h_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%q_V_h_V_5_load = load i6 %q_V_h_V_5_addr" [kernel.cpp:383]   --->   Operation 103 'load' 'q_V_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 104 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 104 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%q_V_h_V_7_load = load i6 %q_V_h_V_7_addr" [kernel.cpp:383]   --->   Operation 105 'load' 'q_V_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i12 %q_V_h_V_7_load"   --->   Operation 106 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7"   --->   Operation 107 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (2.32ns)   --->   "%q_V_h_V_8_load = load i6 %q_V_h_V_8_addr" [kernel.cpp:383]   --->   Operation 108 'load' 'q_V_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i12 %q_V_h_V_8_load"   --->   Operation 109 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 110 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%q_V_h_V_9_addr = getelementptr i12 %q_V_h_V_9, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 111 'getelementptr' 'q_V_h_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%q_V_h_V_9_load = load i6 %q_V_h_V_9_addr" [kernel.cpp:383]   --->   Operation 112 'load' 'q_V_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 113 [1/2] (2.32ns)   --->   "%q_V_h_V_10_load = load i6 %q_V_h_V_10_addr" [kernel.cpp:383]   --->   Operation 113 'load' 'q_V_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i12 %q_V_h_V_10_load"   --->   Operation 114 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 115 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%q_V_h_V_11_addr = getelementptr i12 %q_V_h_V_11, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 116 'getelementptr' 'q_V_h_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (2.32ns)   --->   "%q_V_h_V_11_load = load i6 %q_V_h_V_11_addr" [kernel.cpp:383]   --->   Operation 117 'load' 'q_V_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%q_Attn_V_1_load = load i4 %q_Attn_V_1_addr" [kernel.cpp:379]   --->   Operation 118 'load' 'q_Attn_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln379_1 = sext i12 %q_Attn_V_1_load" [kernel.cpp:379]   --->   Operation 119 'sext' 'sext_ln379_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%q_Attn_V_2_addr = getelementptr i12 %q_Attn_V_2, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 120 'getelementptr' 'q_Attn_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.32ns)   --->   "%q_Attn_V_2_load = load i4 %q_Attn_V_2_addr" [kernel.cpp:379]   --->   Operation 121 'load' 'q_Attn_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 122 [1/2] (2.32ns)   --->   "%q_Attn_V_4_load = load i4 %q_Attn_V_4_addr" [kernel.cpp:379]   --->   Operation 122 'load' 'q_Attn_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln379_4 = sext i12 %q_Attn_V_4_load" [kernel.cpp:379]   --->   Operation 123 'sext' 'sext_ln379_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%q_Attn_V_5_load = load i4 %q_Attn_V_5_addr" [kernel.cpp:379]   --->   Operation 124 'load' 'q_Attn_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln379_5 = sext i12 %q_Attn_V_5_load" [kernel.cpp:379]   --->   Operation 125 'sext' 'sext_ln379_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%q_Attn_V_9_load = load i4 %q_Attn_V_9_addr" [kernel.cpp:379]   --->   Operation 126 'load' 'q_Attn_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln379_9 = sext i12 %q_Attn_V_9_load" [kernel.cpp:379]   --->   Operation 127 'sext' 'sext_ln379_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%q_Attn_V_11_load = load i4 %q_Attn_V_11_addr" [kernel.cpp:379]   --->   Operation 128 'load' 'q_Attn_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln379_11 = sext i12 %q_Attn_V_11_load" [kernel.cpp:379]   --->   Operation 129 'sext' 'sext_ln379_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 130 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/2] (2.32ns)   --->   "%q_V_h_V_1_load = load i6 %q_V_h_V_1_addr" [kernel.cpp:383]   --->   Operation 131 'load' 'q_V_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i12 %q_V_h_V_1_load"   --->   Operation 132 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [3/3] (1.05ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1"   --->   Operation 133 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%q_V_h_V_2_addr = getelementptr i12 %q_V_h_V_2, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 134 'getelementptr' 'q_V_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (2.32ns)   --->   "%q_V_h_V_2_load = load i6 %q_V_h_V_2_addr" [kernel.cpp:383]   --->   Operation 135 'load' 'q_V_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 136 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 136 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/2] (2.32ns)   --->   "%q_V_h_V_4_load = load i6 %q_V_h_V_4_addr" [kernel.cpp:383]   --->   Operation 137 'load' 'q_V_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i12 %q_V_h_V_4_load"   --->   Operation 138 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4"   --->   Operation 139 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/2] (2.32ns)   --->   "%q_V_h_V_5_load = load i6 %q_V_h_V_5_addr" [kernel.cpp:383]   --->   Operation 140 'load' 'q_V_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i12 %q_V_h_V_5_load"   --->   Operation 141 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5"   --->   Operation 142 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 143 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7"   --->   Operation 144 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 145 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/2] (2.32ns)   --->   "%q_V_h_V_9_load = load i6 %q_V_h_V_9_addr" [kernel.cpp:383]   --->   Operation 146 'load' 'q_V_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i12 %q_V_h_V_9_load"   --->   Operation 147 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9"   --->   Operation 148 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 149 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%q_V_h_V_11_load = load i6 %q_V_h_V_11_addr" [kernel.cpp:383]   --->   Operation 150 'load' 'q_V_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i12 %q_V_h_V_11_load"   --->   Operation 151 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11"   --->   Operation 152 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 153 [1/2] (2.32ns)   --->   "%q_Attn_V_2_load = load i4 %q_Attn_V_2_addr" [kernel.cpp:379]   --->   Operation 153 'load' 'q_Attn_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln379_2 = sext i12 %q_Attn_V_2_load" [kernel.cpp:379]   --->   Operation 154 'sext' 'sext_ln379_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 155 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [2/3] (1.05ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1"   --->   Operation 156 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/2] (2.32ns)   --->   "%q_V_h_V_2_load = load i6 %q_V_h_V_2_addr" [kernel.cpp:383]   --->   Operation 157 'load' 'q_V_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %q_V_h_V_2_load"   --->   Operation 158 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2"   --->   Operation 159 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 160 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4"   --->   Operation 161 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5"   --->   Operation 162 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 163 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln383_6 = sext i24 %mul_ln75_6" [kernel.cpp:383]   --->   Operation 164 'sext' 'sext_ln383_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7"   --->   Operation 165 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_5)   --->   "%sext_ln383_7 = sext i24 %mul_ln75_7" [kernel.cpp:383]   --->   Operation 166 'sext' 'sext_ln383_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 167 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9"   --->   Operation 168 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 169 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11"   --->   Operation 170 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_5 = add i25 %sext_ln383_6, i25 %sext_ln383_7" [kernel.cpp:389]   --->   Operation 171 'add' 'add_ln389_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 172 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 172 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln383 = sext i24 %mul_ln75" [kernel.cpp:383]   --->   Operation 173 'sext' 'sext_ln383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1"   --->   Operation 174 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node add_ln389)   --->   "%sext_ln383_1 = sext i24 %mul_ln75_1" [kernel.cpp:383]   --->   Operation 175 'sext' 'sext_ln383_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2"   --->   Operation 176 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 177 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln383_3 = sext i24 %mul_ln75_3" [kernel.cpp:383]   --->   Operation 178 'sext' 'sext_ln383_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4"   --->   Operation 179 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_2)   --->   "%sext_ln383_4 = sext i24 %mul_ln75_4" [kernel.cpp:383]   --->   Operation 180 'sext' 'sext_ln383_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5"   --->   Operation 181 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_6)   --->   "%sext_ln383_5 = sext i24 %mul_ln75_5" [kernel.cpp:383]   --->   Operation 182 'sext' 'sext_ln383_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 183 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln383_8 = sext i24 %mul_ln75_8" [kernel.cpp:383]   --->   Operation 184 'sext' 'sext_ln383_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9"   --->   Operation 185 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_7)   --->   "%sext_ln383_9 = sext i24 %mul_ln75_9" [kernel.cpp:383]   --->   Operation 186 'sext' 'sext_ln383_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 187 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln383_10 = sext i24 %mul_ln75_10" [kernel.cpp:383]   --->   Operation 188 'sext' 'sext_ln383_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11"   --->   Operation 189 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_8)   --->   "%sext_ln389 = sext i24 %mul_ln75_11" [kernel.cpp:389]   --->   Operation 190 'sext' 'sext_ln389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389 = add i25 %sext_ln383, i25 %sext_ln383_1" [kernel.cpp:389]   --->   Operation 191 'add' 'add_ln389' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_2 = add i25 %sext_ln383_3, i25 %sext_ln383_4" [kernel.cpp:389]   --->   Operation 192 'add' 'add_ln389_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_5 = add i25 %sext_ln383_6, i25 %sext_ln383_7" [kernel.cpp:389]   --->   Operation 193 'add' 'add_ln389_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_6 = add i25 %add_ln389_5, i25 %sext_ln383_5" [kernel.cpp:389]   --->   Operation 194 'add' 'add_ln389_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_7 = add i25 %sext_ln383_8, i25 %sext_ln383_9" [kernel.cpp:389]   --->   Operation 195 'add' 'add_ln389_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_8 = add i25 %sext_ln383_10, i25 %sext_ln389" [kernel.cpp:389]   --->   Operation 196 'add' 'add_ln389_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.29>
ST_7 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2"   --->   Operation 197 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_3)   --->   "%sext_ln383_2 = sext i24 %mul_ln75_2" [kernel.cpp:383]   --->   Operation 198 'sext' 'sext_ln383_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389 = add i25 %sext_ln383, i25 %sext_ln383_1" [kernel.cpp:389]   --->   Operation 199 'add' 'add_ln389' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln389_1 = sext i25 %add_ln389" [kernel.cpp:389]   --->   Operation 200 'sext' 'sext_ln389_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (2.55ns)   --->   "%add_ln389_1 = add i32 %sext_ln389_1, i32 %q_outp2_load" [kernel.cpp:389]   --->   Operation 201 'add' 'add_ln389_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_2 = add i25 %sext_ln383_3, i25 %sext_ln383_4" [kernel.cpp:389]   --->   Operation 202 'add' 'add_ln389_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_3 = add i25 %add_ln389_2, i25 %sext_ln383_2" [kernel.cpp:389]   --->   Operation 203 'add' 'add_ln389_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_6 = add i25 %add_ln389_5, i25 %sext_ln383_5" [kernel.cpp:389]   --->   Operation 204 'add' 'add_ln389_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln389_3 = sext i25 %add_ln389_6" [kernel.cpp:389]   --->   Operation 205 'sext' 'sext_ln389_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_7 = add i25 %sext_ln383_8, i25 %sext_ln383_9" [kernel.cpp:389]   --->   Operation 206 'add' 'add_ln389_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln389_4 = sext i25 %add_ln389_7" [kernel.cpp:389]   --->   Operation 207 'sext' 'sext_ln389_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_8 = add i25 %sext_ln383_10, i25 %sext_ln389" [kernel.cpp:389]   --->   Operation 208 'add' 'add_ln389_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln389_5 = sext i25 %add_ln389_8" [kernel.cpp:389]   --->   Operation 209 'sext' 'sext_ln389_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln389_9 = add i26 %sext_ln389_5, i26 %sext_ln389_4" [kernel.cpp:389]   --->   Operation 210 'add' 'add_ln389_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%add_ln389_10 = add i26 %add_ln389_9, i26 %sext_ln389_3" [kernel.cpp:389]   --->   Operation 211 'add' 'add_ln389_10' <Predicate = true> <Delay = 4.19> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.47>
ST_8 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_3 = add i25 %add_ln389_2, i25 %sext_ln383_2" [kernel.cpp:389]   --->   Operation 212 'add' 'add_ln389_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln389_2 = sext i25 %add_ln389_3" [kernel.cpp:389]   --->   Operation 213 'sext' 'sext_ln389_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln389_4 = add i32 %sext_ln389_2, i32 %add_ln389_1" [kernel.cpp:389]   --->   Operation 214 'add' 'add_ln389_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln389_6 = sext i26 %add_ln389_10" [kernel.cpp:389]   --->   Operation 215 'sext' 'sext_ln389_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln389_11 = add i32 %sext_ln389_6, i32 %add_ln389_4" [kernel.cpp:389]   --->   Operation 216 'add' 'add_ln389_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 223 'ret' 'ret_ln0' <Predicate = (icmp_ln379)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j18_str"   --->   Operation 217 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 218 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 219 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77" [kernel.cpp:380]   --->   Operation 220 'specloopname' 'specloopname_ln380' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln387 = store i32 %add_ln389_11, i10 %q_outp2_addr_1" [kernel.cpp:387]   --->   Operation 221 'store' 'store_ln387' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln380 = br void %l_S_k_4_k2" [kernel.cpp:380]   --->   Operation 222 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q_Attn_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_Attn_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_outp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_V_h_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j18                   (alloca           ) [ 0100000000]
i18                   (alloca           ) [ 0100000000]
indvar_flatten18      (alloca           ) [ 0100000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
indvar_flatten18_load (load             ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
icmp_ln379            (icmp             ) [ 0111111110]
add_ln379_1           (add              ) [ 0000000000]
br_ln379              (br               ) [ 0000000000]
j18_load              (load             ) [ 0000000000]
i18_load              (load             ) [ 0000000000]
add_ln379             (add              ) [ 0000000000]
icmp_ln380            (icmp             ) [ 0000000000]
select_ln379          (select           ) [ 0110000000]
select_ln379_1        (select           ) [ 0110000000]
zext_ln379            (zext             ) [ 0111100000]
q_Attn_V_6_addr       (getelementptr    ) [ 0110000000]
j18_cast              (zext             ) [ 0111100000]
q_V_h_V_6_addr        (getelementptr    ) [ 0110000000]
add_ln380             (add              ) [ 0000000000]
store_ln380           (store            ) [ 0000000000]
store_ln380           (store            ) [ 0000000000]
store_ln380           (store            ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000]
q_Attn_V_0_addr       (getelementptr    ) [ 0101000000]
q_Attn_V_3_addr       (getelementptr    ) [ 0101000000]
q_Attn_V_6_load       (load             ) [ 0000000000]
sext_ln379_6          (sext             ) [ 0101110000]
q_Attn_V_7_addr       (getelementptr    ) [ 0101000000]
q_Attn_V_8_addr       (getelementptr    ) [ 0101000000]
q_Attn_V_10_addr      (getelementptr    ) [ 0101000000]
select_ln379_cast     (zext             ) [ 0000000000]
empty_432             (add              ) [ 0000000000]
p_cast                (zext             ) [ 0000000000]
q_outp2_addr_1        (getelementptr    ) [ 0101111111]
q_V_h_V_0_addr        (getelementptr    ) [ 0101000000]
q_V_h_V_3_addr        (getelementptr    ) [ 0101000000]
q_V_h_V_6_load        (load             ) [ 0000000000]
sext_ln75_8           (sext             ) [ 0101110000]
q_V_h_V_7_addr        (getelementptr    ) [ 0101000000]
q_V_h_V_8_addr        (getelementptr    ) [ 0101000000]
q_V_h_V_10_addr       (getelementptr    ) [ 0101000000]
q_Attn_V_0_load       (load             ) [ 0000000000]
sext_ln379            (sext             ) [ 0100111000]
q_Attn_V_1_addr       (getelementptr    ) [ 0100100000]
q_Attn_V_3_load       (load             ) [ 0000000000]
sext_ln379_3          (sext             ) [ 0100111000]
q_Attn_V_4_addr       (getelementptr    ) [ 0100100000]
q_Attn_V_5_addr       (getelementptr    ) [ 0100100000]
q_Attn_V_7_load       (load             ) [ 0000000000]
sext_ln379_7          (sext             ) [ 0100110000]
q_Attn_V_8_load       (load             ) [ 0000000000]
sext_ln379_8          (sext             ) [ 0100111000]
q_Attn_V_9_addr       (getelementptr    ) [ 0100100000]
q_Attn_V_10_load      (load             ) [ 0000000000]
sext_ln379_10         (sext             ) [ 0100111000]
q_Attn_V_11_addr      (getelementptr    ) [ 0100100000]
q_outp2_load          (load             ) [ 0100111100]
q_V_h_V_0_load        (load             ) [ 0000000000]
sext_ln75_1           (sext             ) [ 0100111000]
q_V_h_V_1_addr        (getelementptr    ) [ 0100100000]
q_V_h_V_3_load        (load             ) [ 0000000000]
sext_ln75_5           (sext             ) [ 0100111000]
q_V_h_V_4_addr        (getelementptr    ) [ 0100100000]
q_V_h_V_5_addr        (getelementptr    ) [ 0100100000]
q_V_h_V_7_load        (load             ) [ 0000000000]
sext_ln75_9           (sext             ) [ 0100110000]
q_V_h_V_8_load        (load             ) [ 0000000000]
sext_ln75_10          (sext             ) [ 0100111000]
q_V_h_V_9_addr        (getelementptr    ) [ 0100100000]
q_V_h_V_10_load       (load             ) [ 0000000000]
sext_ln75_12          (sext             ) [ 0100111000]
q_V_h_V_11_addr       (getelementptr    ) [ 0100100000]
q_Attn_V_1_load       (load             ) [ 0000000000]
sext_ln379_1          (sext             ) [ 0100011000]
q_Attn_V_2_addr       (getelementptr    ) [ 0100010000]
q_Attn_V_4_load       (load             ) [ 0000000000]
sext_ln379_4          (sext             ) [ 0100011000]
q_Attn_V_5_load       (load             ) [ 0000000000]
sext_ln379_5          (sext             ) [ 0100011000]
q_Attn_V_9_load       (load             ) [ 0000000000]
sext_ln379_9          (sext             ) [ 0100011000]
q_Attn_V_11_load      (load             ) [ 0000000000]
sext_ln379_11         (sext             ) [ 0100011000]
q_V_h_V_1_load        (load             ) [ 0000000000]
sext_ln75_3           (sext             ) [ 0100011000]
q_V_h_V_2_addr        (getelementptr    ) [ 0100010000]
q_V_h_V_4_load        (load             ) [ 0000000000]
sext_ln75_6           (sext             ) [ 0100011000]
q_V_h_V_5_load        (load             ) [ 0000000000]
sext_ln75_7           (sext             ) [ 0100011000]
q_V_h_V_9_load        (load             ) [ 0000000000]
sext_ln75_11          (sext             ) [ 0100011000]
q_V_h_V_11_load       (load             ) [ 0000000000]
sext_ln75_13          (sext             ) [ 0100011000]
q_Attn_V_2_load       (load             ) [ 0000000000]
sext_ln379_2          (sext             ) [ 0100001100]
q_V_h_V_2_load        (load             ) [ 0000000000]
sext_ln75             (sext             ) [ 0100001100]
mul_ln75_6            (mul              ) [ 0000000000]
sext_ln383_6          (sext             ) [ 0100001000]
mul_ln75_7            (mul              ) [ 0000000000]
sext_ln383_7          (sext             ) [ 0100001000]
mul_ln75              (mul              ) [ 0000000000]
sext_ln383            (sext             ) [ 0100000100]
mul_ln75_1            (mul              ) [ 0000000000]
sext_ln383_1          (sext             ) [ 0100000100]
mul_ln75_3            (mul              ) [ 0000000000]
sext_ln383_3          (sext             ) [ 0100000100]
mul_ln75_4            (mul              ) [ 0000000000]
sext_ln383_4          (sext             ) [ 0100000100]
mul_ln75_5            (mul              ) [ 0000000000]
sext_ln383_5          (sext             ) [ 0100000100]
mul_ln75_8            (mul              ) [ 0000000000]
sext_ln383_8          (sext             ) [ 0100000100]
mul_ln75_9            (mul              ) [ 0000000000]
sext_ln383_9          (sext             ) [ 0100000100]
mul_ln75_10           (mul              ) [ 0000000000]
sext_ln383_10         (sext             ) [ 0100000100]
mul_ln75_11           (mul              ) [ 0000000000]
sext_ln389            (sext             ) [ 0100000100]
add_ln389_5           (add              ) [ 0100000100]
mul_ln75_2            (mul              ) [ 0000000000]
sext_ln383_2          (sext             ) [ 0100000010]
add_ln389             (add              ) [ 0000000000]
sext_ln389_1          (sext             ) [ 0000000000]
add_ln389_1           (add              ) [ 0100000010]
add_ln389_2           (add              ) [ 0100000010]
add_ln389_6           (add              ) [ 0000000000]
sext_ln389_3          (sext             ) [ 0000000000]
add_ln389_7           (add              ) [ 0000000000]
sext_ln389_4          (sext             ) [ 0000000000]
add_ln389_8           (add              ) [ 0000000000]
sext_ln389_5          (sext             ) [ 0000000000]
add_ln389_9           (add              ) [ 0000000000]
add_ln389_10          (add              ) [ 0100000010]
add_ln389_3           (add              ) [ 0000000000]
sext_ln389_2          (sext             ) [ 0000000000]
add_ln389_4           (add              ) [ 0000000000]
sext_ln389_6          (sext             ) [ 0000000000]
add_ln389_11          (add              ) [ 0100000001]
specloopname_ln0      (specloopname     ) [ 0000000000]
empty                 (speclooptripcount) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln380    (specloopname     ) [ 0000000000]
store_ln387           (store            ) [ 0000000000]
br_ln380              (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q_Attn_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q_Attn_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q_Attn_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_Attn_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q_Attn_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q_Attn_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q_Attn_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q_Attn_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="q_Attn_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="q_Attn_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="q_Attn_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="q_Attn_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_Attn_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="q_outp2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="q_V_h_V_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="q_V_h_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="q_V_h_V_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="q_V_h_V_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="q_V_h_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="q_V_h_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="q_V_h_V_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="q_V_h_V_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="q_V_h_V_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="q_V_h_V_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="q_V_h_V_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="q_V_h_V_11">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_h_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i18_l_j18_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="j18_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j18/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i18_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i18/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten18_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten18/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="q_Attn_V_6_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_6_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_6_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="q_V_h_V_6_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_6_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_6_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="q_Attn_V_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="1"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_0_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_0_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="q_Attn_V_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="1"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_3_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_3_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="q_Attn_V_7_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="1"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_7_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_7_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="q_Attn_V_8_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="1"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_8_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_8_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="q_Attn_V_10_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="1"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_10_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_10_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="q_outp2_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp2_addr_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="7"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="210" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="q_outp2_load/2 store_ln387/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="q_V_h_V_0_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="1"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_0_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_0_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="q_V_h_V_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="1"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_3_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_3_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="q_V_h_V_7_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="1"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_7_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_7_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="q_V_h_V_8_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="1"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_8_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_8_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="q_V_h_V_10_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="1"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_10_addr/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_10_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="q_Attn_V_1_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="2"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_1_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_1_load/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="q_Attn_V_4_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="2"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_4_addr/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_4_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="q_Attn_V_5_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="2"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_5_addr/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_5_load/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="q_Attn_V_9_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="2"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_9_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_9_load/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="q_Attn_V_11_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="2"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_11_addr/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_11_load/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="q_V_h_V_1_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="2"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_1_addr/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_1_load/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="q_V_h_V_4_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="2"/>
<pin id="359" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_4_addr/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_4_load/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="q_V_h_V_5_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="2"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_5_addr/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_5_load/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="q_V_h_V_9_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="2"/>
<pin id="385" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_9_addr/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_9_load/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="q_V_h_V_11_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="2"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_11_addr/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_11_load/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="q_Attn_V_2_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="3"/>
<pin id="411" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_Attn_V_2_addr/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_Attn_V_2_load/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="q_V_h_V_2_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="3"/>
<pin id="424" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_V_h_V_2_addr/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_h_V_2_load/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln0_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="10" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln0_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln0_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="indvar_flatten18_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten18_load/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln379_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln379_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="j18_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j18_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i18_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i18_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln379_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln380_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln380/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln379_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="7" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln379/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln379_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln379_1/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln379_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="j18_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j18_cast/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln380_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln380/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln380_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln380_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln380_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_s_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln379_6_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_6/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln379_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="1"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln379_cast/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="empty_432_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_432/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln75_8_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="0"/>
<pin id="555" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_8/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln379_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="12" slack="0"/>
<pin id="559" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln379_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="0"/>
<pin id="563" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_3/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln379_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_7/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln379_8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_8/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln379_10_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="0"/>
<pin id="575" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_10/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln75_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="12" slack="0"/>
<pin id="579" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln75_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="0"/>
<pin id="583" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_5/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln75_9_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_9/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln75_10_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_10/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln75_12_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="0"/>
<pin id="595" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_12/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln379_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_1/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln379_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_4/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln379_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="0"/>
<pin id="607" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_5/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln379_9_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="12" slack="0"/>
<pin id="611" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_9/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln379_11_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_11/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln75_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="0"/>
<pin id="619" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_3/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln75_6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_6/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln75_7_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_7/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln75_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="0"/>
<pin id="631" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_11/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln75_13_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="0"/>
<pin id="635" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_13/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln379_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="12" slack="0"/>
<pin id="639" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379_2/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln75_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln383_6_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="24" slack="0"/>
<pin id="647" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln383_6/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln383_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="24" slack="0"/>
<pin id="650" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln383/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln383_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="24" slack="0"/>
<pin id="653" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln383_3/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln383_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="24" slack="0"/>
<pin id="656" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln383_8/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln383_10_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="24" slack="0"/>
<pin id="659" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln383_10/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln389_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="25" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln389_1/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln389_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="25" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="4"/>
<pin id="666" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_1/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln389_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="25" slack="0"/>
<pin id="670" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln389_3/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln389_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="25" slack="0"/>
<pin id="673" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln389_4/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln389_5_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="25" slack="0"/>
<pin id="676" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln389_5/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln389_9_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="25" slack="0"/>
<pin id="679" dir="0" index="1" bw="25" slack="0"/>
<pin id="680" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_9/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln389_10_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="26" slack="0"/>
<pin id="685" dir="0" index="1" bw="25" slack="0"/>
<pin id="686" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_10/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln389_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="25" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln389_2/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln389_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="25" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_4/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln389_6_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="26" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln389_6/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln389_11_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="26" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln389_11/8 "/>
</bind>
</comp>

<comp id="706" class="1007" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_6/2 "/>
</bind>
</comp>

<comp id="713" class="1007" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="0"/>
<pin id="715" dir="0" index="1" bw="12" slack="0"/>
<pin id="716" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/3 "/>
</bind>
</comp>

<comp id="720" class="1007" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="0" index="1" bw="12" slack="0"/>
<pin id="723" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_3/3 "/>
</bind>
</comp>

<comp id="727" class="1007" name="grp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="0"/>
<pin id="729" dir="0" index="1" bw="12" slack="0"/>
<pin id="730" dir="0" index="2" bw="24" slack="0"/>
<pin id="731" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_7/3 sext_ln383_7/5 add_ln389_5/5 "/>
</bind>
</comp>

<comp id="735" class="1007" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="0"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_8/3 "/>
</bind>
</comp>

<comp id="742" class="1007" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_10/3 "/>
</bind>
</comp>

<comp id="749" class="1007" name="grp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="12" slack="0"/>
<pin id="751" dir="0" index="1" bw="12" slack="0"/>
<pin id="752" dir="0" index="2" bw="24" slack="0"/>
<pin id="753" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_1/4 sext_ln383_1/6 add_ln389/6 "/>
</bind>
</comp>

<comp id="758" class="1007" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="0" index="2" bw="24" slack="0"/>
<pin id="762" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_4/4 sext_ln383_4/6 add_ln389_2/6 "/>
</bind>
</comp>

<comp id="766" class="1007" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="12" slack="0"/>
<pin id="768" dir="0" index="1" bw="12" slack="0"/>
<pin id="769" dir="0" index="2" bw="25" slack="0"/>
<pin id="770" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_5/4 sext_ln383_5/6 add_ln389_6/6 "/>
</bind>
</comp>

<comp id="775" class="1007" name="grp_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="0"/>
<pin id="777" dir="0" index="1" bw="12" slack="0"/>
<pin id="778" dir="0" index="2" bw="24" slack="0"/>
<pin id="779" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_9/4 sext_ln383_9/6 add_ln389_7/6 "/>
</bind>
</comp>

<comp id="784" class="1007" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="0"/>
<pin id="786" dir="0" index="1" bw="12" slack="0"/>
<pin id="787" dir="0" index="2" bw="24" slack="0"/>
<pin id="788" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_11/4 sext_ln389/6 add_ln389_8/6 "/>
</bind>
</comp>

<comp id="793" class="1007" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="12" slack="0"/>
<pin id="795" dir="0" index="1" bw="12" slack="0"/>
<pin id="796" dir="0" index="2" bw="25" slack="0"/>
<pin id="797" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_2/5 sext_ln383_2/7 add_ln389_3/7 "/>
</bind>
</comp>

<comp id="802" class="1005" name="j18_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j18 "/>
</bind>
</comp>

<comp id="809" class="1005" name="i18_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i18 "/>
</bind>
</comp>

<comp id="816" class="1005" name="indvar_flatten18_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="0"/>
<pin id="818" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten18 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln379_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="7"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln379 "/>
</bind>
</comp>

<comp id="827" class="1005" name="select_ln379_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="1"/>
<pin id="829" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln379 "/>
</bind>
</comp>

<comp id="832" class="1005" name="select_ln379_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="1"/>
<pin id="834" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln379_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln379_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln379 "/>
</bind>
</comp>

<comp id="852" class="1005" name="q_Attn_V_6_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="1"/>
<pin id="854" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_6_addr "/>
</bind>
</comp>

<comp id="857" class="1005" name="j18_cast_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j18_cast "/>
</bind>
</comp>

<comp id="872" class="1005" name="q_V_h_V_6_addr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="1"/>
<pin id="874" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_6_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="q_Attn_V_0_addr_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="1"/>
<pin id="879" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_0_addr "/>
</bind>
</comp>

<comp id="882" class="1005" name="q_Attn_V_3_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="4" slack="1"/>
<pin id="884" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_3_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="sext_ln379_6_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="24" slack="1"/>
<pin id="889" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_6 "/>
</bind>
</comp>

<comp id="892" class="1005" name="q_Attn_V_7_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="1"/>
<pin id="894" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_7_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="q_Attn_V_8_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="1"/>
<pin id="899" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_8_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="q_Attn_V_10_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="1"/>
<pin id="904" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_10_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="q_outp2_addr_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="q_outp2_addr_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="q_V_h_V_0_addr_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="1"/>
<pin id="915" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_0_addr "/>
</bind>
</comp>

<comp id="918" class="1005" name="q_V_h_V_3_addr_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="1"/>
<pin id="920" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_3_addr "/>
</bind>
</comp>

<comp id="923" class="1005" name="sext_ln75_8_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="24" slack="1"/>
<pin id="925" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_8 "/>
</bind>
</comp>

<comp id="928" class="1005" name="q_V_h_V_7_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="1"/>
<pin id="930" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_7_addr "/>
</bind>
</comp>

<comp id="933" class="1005" name="q_V_h_V_8_addr_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="6" slack="1"/>
<pin id="935" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_8_addr "/>
</bind>
</comp>

<comp id="938" class="1005" name="q_V_h_V_10_addr_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="1"/>
<pin id="940" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_10_addr "/>
</bind>
</comp>

<comp id="943" class="1005" name="sext_ln379_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="24" slack="1"/>
<pin id="945" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379 "/>
</bind>
</comp>

<comp id="948" class="1005" name="q_Attn_V_1_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="1"/>
<pin id="950" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_1_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="sext_ln379_3_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="24" slack="1"/>
<pin id="955" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="q_Attn_V_4_addr_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="1"/>
<pin id="960" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_4_addr "/>
</bind>
</comp>

<comp id="963" class="1005" name="q_Attn_V_5_addr_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="1"/>
<pin id="965" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_5_addr "/>
</bind>
</comp>

<comp id="968" class="1005" name="sext_ln379_7_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="24" slack="1"/>
<pin id="970" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_7 "/>
</bind>
</comp>

<comp id="973" class="1005" name="sext_ln379_8_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="24" slack="1"/>
<pin id="975" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_8 "/>
</bind>
</comp>

<comp id="978" class="1005" name="q_Attn_V_9_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_9_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="sext_ln379_10_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="24" slack="1"/>
<pin id="985" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_10 "/>
</bind>
</comp>

<comp id="988" class="1005" name="q_Attn_V_11_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="1"/>
<pin id="990" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_11_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="q_outp2_load_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="4"/>
<pin id="995" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="q_outp2_load "/>
</bind>
</comp>

<comp id="998" class="1005" name="sext_ln75_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="24" slack="1"/>
<pin id="1000" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="q_V_h_V_1_addr_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="1"/>
<pin id="1005" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_1_addr "/>
</bind>
</comp>

<comp id="1008" class="1005" name="sext_ln75_5_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="24" slack="1"/>
<pin id="1010" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_5 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="q_V_h_V_4_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="1"/>
<pin id="1015" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_4_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="q_V_h_V_5_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="6" slack="1"/>
<pin id="1020" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_5_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="sext_ln75_9_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="24" slack="1"/>
<pin id="1025" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_9 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="sext_ln75_10_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="24" slack="1"/>
<pin id="1030" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_10 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="q_V_h_V_9_addr_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="1"/>
<pin id="1035" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_9_addr "/>
</bind>
</comp>

<comp id="1038" class="1005" name="sext_ln75_12_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="24" slack="1"/>
<pin id="1040" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_12 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="q_V_h_V_11_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="6" slack="1"/>
<pin id="1045" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_11_addr "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sext_ln379_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="24" slack="1"/>
<pin id="1050" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="q_Attn_V_2_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="1"/>
<pin id="1055" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_Attn_V_2_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="sext_ln379_4_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="24" slack="1"/>
<pin id="1060" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_4 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="sext_ln379_5_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="24" slack="1"/>
<pin id="1065" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_5 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="sext_ln379_9_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="24" slack="1"/>
<pin id="1070" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_9 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="sext_ln379_11_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="24" slack="1"/>
<pin id="1075" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_11 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="sext_ln75_3_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="24" slack="1"/>
<pin id="1080" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_3 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="q_V_h_V_2_addr_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="1"/>
<pin id="1085" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_V_h_V_2_addr "/>
</bind>
</comp>

<comp id="1088" class="1005" name="sext_ln75_6_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="24" slack="1"/>
<pin id="1090" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_6 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="sext_ln75_7_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="24" slack="1"/>
<pin id="1095" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_7 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="sext_ln75_11_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="24" slack="1"/>
<pin id="1100" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_11 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="sext_ln75_13_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="24" slack="1"/>
<pin id="1105" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_13 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="sext_ln379_2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="24" slack="1"/>
<pin id="1110" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln379_2 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="sext_ln75_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="24" slack="1"/>
<pin id="1115" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sext_ln383_6_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="25" slack="1"/>
<pin id="1120" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln383_6 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="sext_ln383_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="25" slack="1"/>
<pin id="1125" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln383 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="sext_ln383_3_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="25" slack="1"/>
<pin id="1130" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln383_3 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="sext_ln383_8_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="25" slack="1"/>
<pin id="1135" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln383_8 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="sext_ln383_10_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="25" slack="1"/>
<pin id="1140" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln383_10 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="add_ln389_5_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="25" slack="1"/>
<pin id="1145" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_5 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="add_ln389_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="add_ln389_2_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="25" slack="1"/>
<pin id="1155" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_2 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="add_ln389_10_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="26" slack="1"/>
<pin id="1160" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_10 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln389_11_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln389_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="74" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="74" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="195" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="74" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="74" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="74" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="74" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="74" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="4" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="30" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="448" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="463" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="463" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="475" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="469" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="466" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="505"><net_src comp="481" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="511"><net_src comp="481" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="457" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="489" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="507" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="80" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="111" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="528" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="556"><net_src comp="124" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="137" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="150" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="163" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="176" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="189" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="219" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="232" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="245" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="258" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="271" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="284" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="297" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="310" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="323" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="336" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="349" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="362" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="375" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="388" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="401" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="414" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="427" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="671" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="668" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="692" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="553" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="535" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="706" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="717"><net_src comp="577" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="557" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="713" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="724"><net_src comp="581" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="561" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="726"><net_src comp="720" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="732"><net_src comp="585" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="565" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="645" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="589" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="569" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="735" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="746"><net_src comp="593" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="573" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="754"><net_src comp="617" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="597" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="648" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="757"><net_src comp="749" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="763"><net_src comp="621" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="601" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="651" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="771"><net_src comp="625" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="605" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="727" pin="3"/><net_sink comp="766" pin=2"/></net>

<net id="774"><net_src comp="766" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="780"><net_src comp="629" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="609" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="654" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="783"><net_src comp="775" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="789"><net_src comp="633" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="613" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="657" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="792"><net_src comp="784" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="798"><net_src comp="641" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="637" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="758" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="801"><net_src comp="793" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="805"><net_src comp="92" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="812"><net_src comp="96" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="819"><net_src comp="100" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="826"><net_src comp="451" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="481" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="835"><net_src comp="489" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="840"><net_src comp="497" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="846"><net_src comp="837" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="847"><net_src comp="837" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="848"><net_src comp="837" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="849"><net_src comp="837" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="850"><net_src comp="837" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="851"><net_src comp="837" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="855"><net_src comp="104" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="860"><net_src comp="502" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="866"><net_src comp="857" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="867"><net_src comp="857" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="868"><net_src comp="857" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="869"><net_src comp="857" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="870"><net_src comp="857" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="871"><net_src comp="857" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="875"><net_src comp="117" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="880"><net_src comp="130" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="885"><net_src comp="143" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="890"><net_src comp="535" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="895"><net_src comp="156" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="900"><net_src comp="169" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="905"><net_src comp="182" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="910"><net_src comp="195" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="916"><net_src comp="212" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="921"><net_src comp="225" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="926"><net_src comp="553" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="931"><net_src comp="238" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="936"><net_src comp="251" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="941"><net_src comp="264" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="946"><net_src comp="557" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="951"><net_src comp="277" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="956"><net_src comp="561" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="961"><net_src comp="290" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="966"><net_src comp="303" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="971"><net_src comp="565" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="976"><net_src comp="569" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="981"><net_src comp="316" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="986"><net_src comp="573" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="991"><net_src comp="329" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="996"><net_src comp="202" pin="7"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1001"><net_src comp="577" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1006"><net_src comp="342" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1011"><net_src comp="581" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1016"><net_src comp="355" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1021"><net_src comp="368" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1026"><net_src comp="585" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1031"><net_src comp="589" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1036"><net_src comp="381" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1041"><net_src comp="593" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1046"><net_src comp="394" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1051"><net_src comp="597" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1056"><net_src comp="407" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1061"><net_src comp="601" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1066"><net_src comp="605" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1071"><net_src comp="609" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1076"><net_src comp="613" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1081"><net_src comp="617" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1086"><net_src comp="420" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1091"><net_src comp="621" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1096"><net_src comp="625" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1101"><net_src comp="629" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1106"><net_src comp="633" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1111"><net_src comp="637" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1116"><net_src comp="641" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1121"><net_src comp="645" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1126"><net_src comp="648" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1131"><net_src comp="651" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1136"><net_src comp="654" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1141"><net_src comp="657" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1146"><net_src comp="727" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1151"><net_src comp="663" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1156"><net_src comp="758" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1161"><net_src comp="683" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1166"><net_src comp="700" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="202" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q_outp2 | {9 }
 - Input state : 
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_0 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_1 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_2 | {4 5 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_3 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_4 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_5 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_6 | {1 2 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_7 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_8 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_9 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_10 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_Attn_V_11 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_outp2 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_0 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_1 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_2 | {4 5 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_3 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_4 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_5 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_6 | {1 2 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_7 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_8 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_9 | {3 4 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_10 | {2 3 }
	Port: Context_layer_Pipeline_l_gemm_i18_l_j18 : q_V_h_V_11 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten18_load : 1
		icmp_ln379 : 2
		add_ln379_1 : 2
		br_ln379 : 3
		j18_load : 1
		i18_load : 1
		add_ln379 : 2
		icmp_ln380 : 2
		select_ln379 : 3
		select_ln379_1 : 3
		zext_ln379 : 4
		q_Attn_V_6_addr : 5
		q_Attn_V_6_load : 6
		j18_cast : 4
		q_V_h_V_6_addr : 5
		q_V_h_V_6_load : 6
		add_ln380 : 4
		store_ln380 : 3
		store_ln380 : 4
		store_ln380 : 5
	State 2
		q_Attn_V_0_load : 1
		q_Attn_V_3_load : 1
		sext_ln379_6 : 1
		q_Attn_V_7_load : 1
		q_Attn_V_8_load : 1
		q_Attn_V_10_load : 1
		empty_432 : 1
		p_cast : 2
		q_outp2_addr_1 : 3
		q_outp2_load : 4
		q_V_h_V_0_load : 1
		q_V_h_V_3_load : 1
		sext_ln75_8 : 1
		mul_ln75_6 : 2
		q_V_h_V_7_load : 1
		q_V_h_V_8_load : 1
		q_V_h_V_10_load : 1
	State 3
		sext_ln379 : 1
		q_Attn_V_1_load : 1
		sext_ln379_3 : 1
		q_Attn_V_4_load : 1
		q_Attn_V_5_load : 1
		sext_ln379_7 : 1
		sext_ln379_8 : 1
		q_Attn_V_9_load : 1
		sext_ln379_10 : 1
		q_Attn_V_11_load : 1
		sext_ln75_1 : 1
		mul_ln75 : 2
		q_V_h_V_1_load : 1
		sext_ln75_5 : 1
		mul_ln75_3 : 2
		q_V_h_V_4_load : 1
		q_V_h_V_5_load : 1
		sext_ln75_9 : 1
		mul_ln75_7 : 2
		sext_ln75_10 : 1
		mul_ln75_8 : 2
		q_V_h_V_9_load : 1
		sext_ln75_12 : 1
		mul_ln75_10 : 2
		q_V_h_V_11_load : 1
	State 4
		sext_ln379_1 : 1
		q_Attn_V_2_load : 1
		sext_ln379_4 : 1
		sext_ln379_5 : 1
		sext_ln379_9 : 1
		sext_ln379_11 : 1
		sext_ln75_3 : 1
		mul_ln75_1 : 2
		q_V_h_V_2_load : 1
		sext_ln75_6 : 1
		mul_ln75_4 : 2
		sext_ln75_7 : 1
		mul_ln75_5 : 2
		sext_ln75_11 : 1
		mul_ln75_9 : 2
		sext_ln75_13 : 1
		mul_ln75_11 : 2
	State 5
		sext_ln379_2 : 1
		sext_ln75 : 1
		mul_ln75_2 : 2
		sext_ln383_6 : 1
		sext_ln383_7 : 1
		add_ln389_5 : 2
	State 6
		sext_ln383 : 1
		sext_ln383_1 : 1
		sext_ln383_3 : 1
		sext_ln383_4 : 1
		sext_ln383_5 : 1
		sext_ln383_8 : 1
		sext_ln383_9 : 1
		sext_ln383_10 : 1
		sext_ln389 : 1
		add_ln389 : 2
		add_ln389_2 : 2
		add_ln389_6 : 2
		add_ln389_7 : 2
		add_ln389_8 : 2
	State 7
		sext_ln383_2 : 1
		sext_ln389_1 : 1
		add_ln389_1 : 2
		add_ln389_3 : 2
		sext_ln389_3 : 1
		sext_ln389_4 : 1
		sext_ln389_5 : 1
		add_ln389_9 : 2
		add_ln389_10 : 3
	State 8
		sext_ln389_2 : 1
		add_ln389_4 : 2
		add_ln389_11 : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    add_ln379_1_fu_457    |    0    |    0    |    13   |
|          |     add_ln379_fu_469     |    0    |    0    |    13   |
|          |     add_ln380_fu_507     |    0    |    0    |    14   |
|          |     empty_432_fu_542     |    0    |    0    |    13   |
|    add   |    add_ln389_1_fu_663    |    0    |    0    |    39   |
|          |    add_ln389_9_fu_677    |    0    |    0    |    25   |
|          |    add_ln389_10_fu_683   |    0    |    0    |    26   |
|          |    add_ln389_4_fu_692    |    0    |    0    |    32   |
|          |    add_ln389_11_fu_700   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln379_fu_451    |    0    |    0    |    11   |
|          |     icmp_ln380_fu_475    |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln379_fu_481   |    0    |    0    |    7    |
|          |   select_ln379_1_fu_489  |    0    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_727        |    1    |    0    |    0    |
|          |        grp_fu_749        |    1    |    0    |    0    |
|          |        grp_fu_758        |    1    |    0    |    0    |
|  muladd  |        grp_fu_766        |    1    |    0    |    0    |
|          |        grp_fu_775        |    1    |    0    |    0    |
|          |        grp_fu_784        |    1    |    0    |    0    |
|          |        grp_fu_793        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_706        |    1    |    0    |    0    |
|          |        grp_fu_713        |    1    |    0    |    0    |
|    mul   |        grp_fu_720        |    1    |    0    |    0    |
|          |        grp_fu_735        |    1    |    0    |    0    |
|          |        grp_fu_742        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln379_fu_497    |    0    |    0    |    0    |
|   zext   |      j18_cast_fu_502     |    0    |    0    |    0    |
|          | select_ln379_cast_fu_539 |    0    |    0    |    0    |
|          |       p_cast_fu_548      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_528       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln379_6_fu_535   |    0    |    0    |    0    |
|          |    sext_ln75_8_fu_553    |    0    |    0    |    0    |
|          |     sext_ln379_fu_557    |    0    |    0    |    0    |
|          |    sext_ln379_3_fu_561   |    0    |    0    |    0    |
|          |    sext_ln379_7_fu_565   |    0    |    0    |    0    |
|          |    sext_ln379_8_fu_569   |    0    |    0    |    0    |
|          |   sext_ln379_10_fu_573   |    0    |    0    |    0    |
|          |    sext_ln75_1_fu_577    |    0    |    0    |    0    |
|          |    sext_ln75_5_fu_581    |    0    |    0    |    0    |
|          |    sext_ln75_9_fu_585    |    0    |    0    |    0    |
|          |    sext_ln75_10_fu_589   |    0    |    0    |    0    |
|          |    sext_ln75_12_fu_593   |    0    |    0    |    0    |
|          |    sext_ln379_1_fu_597   |    0    |    0    |    0    |
|          |    sext_ln379_4_fu_601   |    0    |    0    |    0    |
|          |    sext_ln379_5_fu_605   |    0    |    0    |    0    |
|          |    sext_ln379_9_fu_609   |    0    |    0    |    0    |
|          |   sext_ln379_11_fu_613   |    0    |    0    |    0    |
|   sext   |    sext_ln75_3_fu_617    |    0    |    0    |    0    |
|          |    sext_ln75_6_fu_621    |    0    |    0    |    0    |
|          |    sext_ln75_7_fu_625    |    0    |    0    |    0    |
|          |    sext_ln75_11_fu_629   |    0    |    0    |    0    |
|          |    sext_ln75_13_fu_633   |    0    |    0    |    0    |
|          |    sext_ln379_2_fu_637   |    0    |    0    |    0    |
|          |     sext_ln75_fu_641     |    0    |    0    |    0    |
|          |    sext_ln383_6_fu_645   |    0    |    0    |    0    |
|          |     sext_ln383_fu_648    |    0    |    0    |    0    |
|          |    sext_ln383_3_fu_651   |    0    |    0    |    0    |
|          |    sext_ln383_8_fu_654   |    0    |    0    |    0    |
|          |   sext_ln383_10_fu_657   |    0    |    0    |    0    |
|          |    sext_ln389_1_fu_660   |    0    |    0    |    0    |
|          |    sext_ln389_3_fu_668   |    0    |    0    |    0    |
|          |    sext_ln389_4_fu_671   |    0    |    0    |    0    |
|          |    sext_ln389_5_fu_674   |    0    |    0    |    0    |
|          |    sext_ln389_2_fu_689   |    0    |    0    |    0    |
|          |    sext_ln389_6_fu_697   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    12   |    0    |   239   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln389_10_reg_1158 |   26   |
|  add_ln389_11_reg_1163 |   32   |
|  add_ln389_1_reg_1148  |   32   |
|  add_ln389_2_reg_1153  |   25   |
|  add_ln389_5_reg_1143  |   25   |
|       i18_reg_809      |    4   |
|   icmp_ln379_reg_823   |    1   |
|indvar_flatten18_reg_816|   10   |
|    j18_cast_reg_857    |   64   |
|       j18_reg_802      |    7   |
| q_Attn_V_0_addr_reg_877|    4   |
|q_Attn_V_10_addr_reg_902|    4   |
|q_Attn_V_11_addr_reg_988|    4   |
| q_Attn_V_1_addr_reg_948|    4   |
|q_Attn_V_2_addr_reg_1053|    4   |
| q_Attn_V_3_addr_reg_882|    4   |
| q_Attn_V_4_addr_reg_958|    4   |
| q_Attn_V_5_addr_reg_963|    4   |
| q_Attn_V_6_addr_reg_852|    4   |
| q_Attn_V_7_addr_reg_892|    4   |
| q_Attn_V_8_addr_reg_897|    4   |
| q_Attn_V_9_addr_reg_978|    4   |
| q_V_h_V_0_addr_reg_913 |    6   |
| q_V_h_V_10_addr_reg_938|    6   |
|q_V_h_V_11_addr_reg_1043|    6   |
| q_V_h_V_1_addr_reg_1003|    6   |
| q_V_h_V_2_addr_reg_1083|    6   |
| q_V_h_V_3_addr_reg_918 |    6   |
| q_V_h_V_4_addr_reg_1013|    6   |
| q_V_h_V_5_addr_reg_1018|    6   |
| q_V_h_V_6_addr_reg_872 |    6   |
| q_V_h_V_7_addr_reg_928 |    6   |
| q_V_h_V_8_addr_reg_933 |    6   |
| q_V_h_V_9_addr_reg_1033|    6   |
| q_outp2_addr_1_reg_907 |   10   |
|  q_outp2_load_reg_993  |   32   |
| select_ln379_1_reg_832 |    4   |
|  select_ln379_reg_827  |    7   |
|  sext_ln379_10_reg_983 |   24   |
| sext_ln379_11_reg_1073 |   24   |
|  sext_ln379_1_reg_1048 |   24   |
|  sext_ln379_2_reg_1108 |   24   |
|  sext_ln379_3_reg_953  |   24   |
|  sext_ln379_4_reg_1058 |   24   |
|  sext_ln379_5_reg_1063 |   24   |
|  sext_ln379_6_reg_887  |   24   |
|  sext_ln379_7_reg_968  |   24   |
|  sext_ln379_8_reg_973  |   24   |
|  sext_ln379_9_reg_1068 |   24   |
|   sext_ln379_reg_943   |   24   |
| sext_ln383_10_reg_1138 |   25   |
|  sext_ln383_3_reg_1128 |   25   |
|  sext_ln383_6_reg_1118 |   25   |
|  sext_ln383_8_reg_1133 |   25   |
|   sext_ln383_reg_1123  |   25   |
|  sext_ln75_10_reg_1028 |   24   |
|  sext_ln75_11_reg_1098 |   24   |
|  sext_ln75_12_reg_1038 |   24   |
|  sext_ln75_13_reg_1103 |   24   |
|   sext_ln75_1_reg_998  |   24   |
|  sext_ln75_3_reg_1078  |   24   |
|  sext_ln75_5_reg_1008  |   24   |
|  sext_ln75_6_reg_1088  |   24   |
|  sext_ln75_7_reg_1093  |   24   |
|   sext_ln75_8_reg_923  |   24   |
|  sext_ln75_9_reg_1023  |   24   |
|   sext_ln75_reg_1113   |   24   |
|   zext_ln379_reg_837   |   64   |
+------------------------+--------+
|          Total         |  1164  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_202 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_349 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_362 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_388 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_401 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_414 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_427 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_706    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_706    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_713    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_713    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_720    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_720    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_727    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_727    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_735    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_735    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_742    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_742    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_749    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_749    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_758    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_758    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_766    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_766    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_775    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_775    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_784    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_784    |  p1  |   2  |  12  |   24   ||    9    |
|     grp_fu_793    |  p0  |   3  |  12  |   36   ||    14   |
|     grp_fu_793    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   900  || 78.6471 ||   476   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   239  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   78   |    -   |   476  |
|  Register |    -   |    -   |  1164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   78   |  1164  |   715  |
+-----------+--------+--------+--------+--------+
