// Copyright 2022 The Regents of the University of California
// released under BSD 3-Clause License
// author: Kevin Laeufer <laeufer@cs.berkeley.edu>


// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"

// checks whether an instruction fullfills the constraints
// from the Copellia paper or not
module inst_check(input [31:0] inst, output ok);

assign ok = (
  0
);  // TODO!




endmodule
