 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:56:40 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.012                1.050     0.007      0.507 f    (61.56,13.63)                         
  tdi (net)                      6        0.008                                    1.070     0.000      0.507 f    [0.00,0.01]                           
  U286/I (CKBD8BWP16P90CPD)                         0.000     0.012     0.000      1.070     0.001 *    0.508 f    (59.17,17.61)                         0.80
  U286/Z (CKBD8BWP16P90CPD)                                   0.051                1.050     0.047      0.555 f    (59.81,17.61)                         0.80
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.555 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.051     0.000      1.070     0.008 *    0.562 f    (61.56,16.99)                         
  data arrival time                                                                                     0.562                                            

  clock clock (rise edge)                                                                    1.150      1.150                                            
  clock network delay (ideal)                                                                0.000      1.150                                            
  clock uncertainty                                                                         -0.070      1.080                                            
  output external delay                                                                     -0.500      0.580                                            
  data required time                                                                                    0.580                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.580                                            
  data arrival time                                                                                    -0.562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.018                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.005                1.050     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U281/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.005     0.000      1.070     0.000 *    0.501 f    (57.92,12.85)                         0.80
  U281/ZN (AOI22D1BWP16P90CPDULVT)                                           0.007                1.050     0.007      0.508 r    (57.76,12.80)                         0.80
  n474 (net)                                    1        0.001                                    1.070     0.000      0.508 r    [0.00,0.00]                           
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.007     0.000      1.070     0.000 *    0.508 r    (57.82,12.86)                         0.80
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.006                1.050     0.006      0.514 f    (57.77,12.79)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.514 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.514 f    (56.85,11.76)                         0.80
  data arrival time                                                                                                    0.514                                            

  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  clock uncertainty                                                                                        -0.070      0.505                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.505 f                                          
  library setup time                                                                                       -0.005      0.500                                            
  data required time                                                                                                   0.500                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.500                                            
  data arrival time                                                                                                   -0.514                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.040     0.000      1.070     0.000      0.575 f    (58.62,11.72)          i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.009                1.050     0.050      0.625 r    (58.28,11.72)                         0.80
  n405 (net)                                    1        0.004                                    1.070     0.000      0.625 r    [0.00,0.00]                           
  U532/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.009     0.000      1.070     0.000 *    0.625 r    (59.95,11.95)                         0.80
  U532/Z (CKBD14BWP16P90CPDULVT)                                             0.022                1.050     0.022      0.647 r    (60.94,11.95)                         0.80
  tdo (net)                                     1        0.100                                    1.070     0.000      0.647 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.023     0.000      1.070     0.006 *    0.653 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.653                                            

  clock clock (rise edge)                                                                                   1.150      1.150                                            
  clock network delay (ideal)                                                                               0.000      1.150                                            
  clock uncertainty                                                                                        -0.070      1.080                                            
  output external delay                                                                                    -0.500      0.580                                            
  data required time                                                                                                   0.580                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.580                                            
  data arrival time                                                                                                   -0.653                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.073                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      1.070     0.000      0.000 r    (52.35,16.54)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.033                1.050     0.084      0.084 r    (52.10,16.50)                         0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.084 r    [0.00,0.01]                           
  U299/I (INVD1BWP16P90CPD)                                        0.000     0.033     0.000      1.070     0.000 *    0.084 r    (51.95,17.73)                         0.80
  U299/ZN (INVD1BWP16P90CPD)                                                 0.034                1.050     0.034      0.118 f    (52.03,17.74)                         0.80
  n391 (net)                                    8        0.007                                    1.070     0.000      0.118 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.034     0.000      1.070     0.000 *    0.119 f    (49.47,15.18)                         0.80
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.020                1.050     0.023      0.142 r    (49.58,15.21)                         0.80
  n219 (net)                                    3        0.002                                    1.070     0.000      0.142 r    [0.00,0.00]                           
  U273/B1 (IND2D1BWP16P90CPD)                                      0.000     0.020     0.000      1.070     0.000 *    0.142 r    (51.19,14.59)                         0.80
  U273/ZN (IND2D1BWP16P90CPD)                                                0.052                1.050     0.042      0.183 f    (51.24,14.52)                         0.80
  n217 (net)                                    7        0.006                                    1.070     0.000      0.183 f    [0.00,0.01]                           
  U271/B (OAI211D1BWP16P90CPD)                                     0.000     0.052     0.000      1.070     0.000 *    0.183 f    (51.28,14.55)                         0.80
  U271/ZN (OAI211D1BWP16P90CPD)                                              0.025                1.050     0.022      0.206 r    (51.32,14.54)                         0.80
  n141 (net)                                    2        0.002                                    1.070     0.000      0.206 r    [0.00,0.00]                           
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.025     0.000      1.070     0.000 *    0.206 r    (51.63,15.14)                         0.80
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                             0.018                1.050     0.022      0.228 f    (51.83,15.04)                         0.80
  n143 (net)                                    1        0.001                                    1.070     0.000      0.228 f    [0.00,0.00]                           
  U256/B (IAO21D1BWP16P90CPD)                                      0.000     0.018     0.000      1.070     0.000 *    0.228 f    (55.15,13.90)                         0.80
  U256/ZN (IAO21D1BWP16P90CPD)                                               0.026                1.050     0.023      0.251 r    (55.21,13.98)                         0.80
  n146 (net)                                    4        0.003                                    1.070     0.000      0.251 r    [0.00,0.00]                           
  U255/B (OA21D1BWP16P90CPD)                                       0.000     0.026     0.000      1.070     0.000 *    0.251 r    (55.09,13.94)                         0.80
  U255/Z (OA21D1BWP16P90CPD)                                                 0.010                1.050     0.029      0.280 r    (55.22,13.97)                         0.80
  n456 (net)                                    1        0.001                                    1.070     0.000      0.280 r    [0.00,0.00]                           
  U275/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.010     0.000      1.070     0.000 *    0.280 r    (57.51,13.91)                         0.80
  U275/ZN (AOI21D2BWP16P90CPDULVT)                                           0.008                1.050     0.005      0.285 f    (57.42,13.96)                         0.80
  n455 (net)                                    1        0.001                                    1.070     0.000      0.285 f    [0.00,0.00]                           
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.008     0.000      1.070     0.000 *    0.285 f    (57.67,12.82)                         0.80
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.008                1.050     0.008      0.293 r    (57.77,12.79)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.293 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.008     0.000      1.070     0.000 *    0.293 r    (56.85,11.76)                         0.80
  data arrival time                                                                                                    0.293                                            

  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  clock uncertainty                                                                                        -0.070      0.505                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.505 f                                          
  library setup time                                                                                        0.002      0.507                                            
  data required time                                                                                                   0.507                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.507                                            
  data arrival time                                                                                                   -0.293                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.214                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.008                1.090     0.005      0.505 f    (61.56,13.63)                         
  tdi (net)                      6        0.008                                    1.070     0.000      0.505 f    [0.00,0.01]                           
  U286/I (CKBD8BWP16P90CPD)                         0.000     0.008     0.000      1.070     0.000 *    0.506 f    (59.17,17.61)                         0.88
  U286/Z (CKBD8BWP16P90CPD)                                   0.037                1.090     0.036      0.542 f    (59.81,17.61)                         0.88
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.542 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.037     0.000      1.070     0.003 *    0.545 f    (61.56,16.99)                         
  data arrival time                                                                                     0.545                                            

  clock clock (rise edge)                                                                    1.150      1.150                                            
  clock network delay (ideal)                                                                0.000      1.150                                            
  clock uncertainty                                                                         -0.010      1.140                                            
  output external delay                                                                     -0.500      0.640                                            
  data required time                                                                                    0.640                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.640                                            
  data arrival time                                                                                    -0.545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.095                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.004                1.090     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U281/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.004     0.000      1.070     0.000 *    0.501 f    (57.92,12.85)                         0.88
  U281/ZN (AOI22D1BWP16P90CPDULVT)                                           0.006                1.090     0.006      0.507 r    (57.76,12.80)                         0.88
  n474 (net)                                    1        0.001                                    1.070     0.000      0.507 r    [0.00,0.00]                           
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.006     0.000      1.070     0.000 *    0.507 r    (57.82,12.86)                         0.88
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.004                1.090     0.004      0.511 f    (57.77,12.79)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.511 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.004     0.000      1.070     0.000 *    0.511 f    (56.85,11.76)                         0.88
  data arrival time                                                                                                    0.511                                            

  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  clock uncertainty                                                                                        -0.010      0.565                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.565 f                                          
  library setup time                                                                                       -0.001      0.564                                            
  data required time                                                                                                   0.564                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.564                                            
  data arrival time                                                                                                   -0.511                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.052                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.060     0.000      1.070     0.000      0.575 f    (58.62,11.72)          i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.007                1.090     0.043      0.618 r    (58.28,11.72)                         0.88
  n405 (net)                                    1        0.004                                    1.070     0.000      0.618 r    [0.00,0.00]                           
  U532/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.007     0.000      1.070     0.000 *    0.618 r    (59.95,11.95)                         0.88
  U532/Z (CKBD14BWP16P90CPDULVT)                                             0.018                1.090     0.019      0.636 r    (60.94,11.95)                         0.88
  tdo (net)                                     1        0.100                                    1.070     0.000      0.636 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.018     0.000      1.070     0.002 *    0.638 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.638                                            

  clock clock (rise edge)                                                                                   1.150      1.150                                            
  clock network delay (ideal)                                                                               0.000      1.150                                            
  clock uncertainty                                                                                        -0.010      1.140                                            
  output external delay                                                                                    -0.500      0.640                                            
  data required time                                                                                                   0.640                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.640                                            
  data arrival time                                                                                                   -0.638                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.002                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      1.070     0.000      0.000 r    (52.35,16.54)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.025                1.090     0.069      0.069 r    (52.10,16.50)                         0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.007                                    1.070     0.000      0.069 r    [0.00,0.01]                           
  U299/I (INVD1BWP16P90CPD)                                        0.000     0.025     0.000      1.070     0.000 *    0.069 r    (51.95,17.73)                         0.88
  U299/ZN (INVD1BWP16P90CPD)                                                 0.023                1.090     0.025      0.094 f    (52.03,17.74)                         0.88
  n391 (net)                                    8        0.007                                    1.070     0.000      0.094 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.023     0.000      1.070     0.000 *    0.094 f    (49.47,15.18)                         0.88
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.014                1.090     0.018      0.112 r    (49.58,15.21)                         0.88
  n219 (net)                                    3        0.002                                    1.070     0.000      0.112 r    [0.00,0.00]                           
  U273/B1 (IND2D1BWP16P90CPD)                                      0.000     0.014     0.000      1.070     0.000 *    0.112 r    (51.19,14.59)                         0.88
  U273/ZN (IND2D1BWP16P90CPD)                                                0.034                1.090     0.028      0.141 f    (51.24,14.52)                         0.88
  n217 (net)                                    7        0.006                                    1.070     0.000      0.141 f    [0.00,0.01]                           
  U271/B (OAI211D1BWP16P90CPD)                                     0.000     0.034     0.000      1.070     0.000 *    0.141 f    (51.28,14.55)                         0.88
  U271/ZN (OAI211D1BWP16P90CPD)                                              0.018                1.090     0.017      0.158 r    (51.32,14.54)                         0.88
  n141 (net)                                    2        0.002                                    1.070     0.000      0.158 r    [0.00,0.00]                           
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.018     0.000      1.070     0.000 *    0.158 r    (51.63,15.14)                         0.88
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                             0.013                1.090     0.015      0.172 f    (51.83,15.04)                         0.88
  n143 (net)                                    1        0.001                                    1.070     0.000      0.172 f    [0.00,0.00]                           
  U256/B (IAO21D1BWP16P90CPD)                                      0.000     0.013     0.000      1.070     0.000 *    0.172 f    (55.15,13.90)                         0.88
  U256/ZN (IAO21D1BWP16P90CPD)                                               0.019                1.090     0.018      0.191 r    (55.21,13.98)                         0.88
  n146 (net)                                    4        0.003                                    1.070     0.000      0.191 r    [0.00,0.00]                           
  U255/B (OA21D1BWP16P90CPD)                                       0.000     0.019     0.000      1.070     0.000 *    0.191 r    (55.09,13.94)                         0.88
  U255/Z (OA21D1BWP16P90CPD)                                                 0.008                1.090     0.021      0.212 r    (55.22,13.97)                         0.88
  n456 (net)                                    1        0.001                                    1.070     0.000      0.212 r    [0.00,0.00]                           
  U275/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.008     0.000      1.070     0.000 *    0.212 r    (57.51,13.91)                         0.88
  U275/ZN (AOI21D2BWP16P90CPDULVT)                                           0.006                1.090     0.004      0.216 f    (57.42,13.96)                         0.88
  n455 (net)                                    1        0.001                                    1.070     0.000      0.216 f    [0.00,0.00]                           
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.006     0.000      1.070     0.000 *    0.216 f    (57.67,12.82)                         0.88
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.007                1.090     0.007      0.223 r    (57.77,12.79)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.223 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.007     0.000      1.070     0.000 *    0.223 r    (56.85,11.76)                         0.88
  data arrival time                                                                                                    0.223                                            

  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  clock uncertainty                                                                                        -0.010      0.565                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.565 f                                          
  library setup time                                                                                        0.006      0.571                                            
  data required time                                                                                                   0.571                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.571                                            
  data arrival time                                                                                                   -0.223                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.349                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.016                1.060     0.010      0.510 f    (61.56,13.63)                         
  tdi (net)                      6        0.008                                    1.070     0.000      0.510 f    [0.00,0.01]                           
  U286/I (CKBD8BWP16P90CPD)                         0.000     0.016     0.000      1.070     0.001 *    0.511 f    (59.17,17.61)                         0.72
  U286/Z (CKBD8BWP16P90CPD)                                   0.069                1.060     0.065      0.576 f    (59.81,17.61)                         0.72
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.576 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.071     0.000      1.070     0.014 *    0.590 f    (61.56,16.99)                         
  data arrival time                                                                                     0.590                                            

  clock clock (rise edge)                                                                    1.150      1.150                                            
  clock network delay (ideal)                                                                0.000      1.150                                            
  clock uncertainty                                                                         -0.010      1.140                                            
  output external delay                                                                     -0.500      0.640                                            
  data required time                                                                                    0.640                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.640                                            
  data arrival time                                                                                    -0.590                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.050                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.007                1.060     0.002      0.502 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.502 f    [0.00,0.00]                           
  U281/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.007     0.000      1.070     0.000 *    0.502 f    (57.92,12.85)                         0.72
  U281/ZN (AOI22D1BWP16P90CPDULVT)                                           0.009                1.060     0.009      0.511 r    (57.76,12.80)                         0.72
  n474 (net)                                    1        0.001                                    1.070     0.000      0.511 r    [0.00,0.00]                           
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.009     0.000      1.070     0.000 *    0.511 r    (57.82,12.86)                         0.72
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.008                1.060     0.008      0.519 f    (57.77,12.79)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.519 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.008     0.000      1.070     0.000 *    0.519 f    (56.85,11.76)                         0.72
  data arrival time                                                                                                    0.519                                            

  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  clock uncertainty                                                                                        -0.010      0.565                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.565 f                                          
  library setup time                                                                                       -0.003      0.562                                            
  data required time                                                                                                   0.562                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.562                                            
  data arrival time                                                                                                   -0.519                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.043                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.070     0.000      1.070     0.000      0.575 f    (58.62,11.72)          i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.011                1.060     0.070      0.645 r    (58.28,11.72)                         0.72
  n405 (net)                                    1        0.004                                    1.070     0.000      0.645 r    [0.00,0.00]                           
  U532/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.011     0.000      1.070     0.000 *    0.645 r    (59.95,11.95)                         0.72
  U532/Z (CKBD14BWP16P90CPDULVT)                                             0.026                1.060     0.028      0.673 r    (60.94,11.95)                         0.72
  tdo (net)                                     1        0.100                                    1.070     0.000      0.673 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.029     0.000      1.070     0.012 *    0.685 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.685                                            

  clock clock (rise edge)                                                                                   1.150      1.150                                            
  clock network delay (ideal)                                                                               0.000      1.150                                            
  clock uncertainty                                                                                        -0.010      1.140                                            
  output external delay                                                                                    -0.500      0.640                                            
  data required time                                                                                                   0.640                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.640                                            
  data arrival time                                                                                                   -0.685                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.045                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      1.070     0.000      0.000 r    (52.35,16.54)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.046                1.060     0.135      0.135 r    (52.10,16.50)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.135 r    [0.00,0.01]                           
  U299/I (INVD1BWP16P90CPD)                                        0.000     0.046     0.000      1.070     0.000 *    0.135 r    (51.95,17.73)                         0.72
  U299/ZN (INVD1BWP16P90CPD)                                                 0.048                1.060     0.051      0.186 f    (52.03,17.74)                         0.72
  n391 (net)                                    8        0.007                                    1.070     0.000      0.186 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.048     0.000      1.070     0.001 *    0.187 f    (49.47,15.18)                         0.72
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.028                1.060     0.035      0.222 r    (49.58,15.21)                         0.72
  n219 (net)                                    3        0.002                                    1.070     0.000      0.222 r    [0.00,0.00]                           
  U273/B1 (IND2D1BWP16P90CPD)                                      0.000     0.028     0.000      1.070     0.000 *    0.222 r    (51.19,14.59)                         0.72
  U273/ZN (IND2D1BWP16P90CPD)                                                0.077                1.060     0.063      0.285 f    (51.24,14.52)                         0.72
  n217 (net)                                    7        0.006                                    1.070     0.000      0.285 f    [0.00,0.01]                           
  U271/B (OAI211D1BWP16P90CPD)                                     0.000     0.077     0.000      1.070     0.000 *    0.286 f    (51.28,14.55)                         0.72
  U271/ZN (OAI211D1BWP16P90CPD)                                              0.037                1.060     0.036      0.322 r    (51.32,14.54)                         0.72
  n141 (net)                                    2        0.002                                    1.070     0.000      0.322 r    [0.00,0.00]                           
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.037     0.000      1.070     0.000 *    0.322 r    (51.63,15.14)                         0.72
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                             0.026                1.060     0.035      0.357 f    (51.83,15.04)                         0.72
  n143 (net)                                    1        0.001                                    1.070     0.000      0.357 f    [0.00,0.00]                           
  U256/B (IAO21D1BWP16P90CPD)                                      0.000     0.026     0.000      1.070     0.000 *    0.357 f    (55.15,13.90)                         0.72
  U256/ZN (IAO21D1BWP16P90CPD)                                               0.038                1.060     0.035      0.392 r    (55.21,13.98)                         0.72
  n146 (net)                                    4        0.003                                    1.070     0.000      0.392 r    [0.00,0.00]                           
  U255/B (OA21D1BWP16P90CPD)                                       0.000     0.038     0.000      1.070     0.000 *    0.392 r    (55.09,13.94)                         0.72
  U255/Z (OA21D1BWP16P90CPD)                                                 0.014                1.060     0.045      0.437 r    (55.22,13.97)                         0.72
  n456 (net)                                    1        0.001                                    1.070     0.000      0.437 r    [0.00,0.00]                           
  U275/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.014     0.000      1.070     0.000 *    0.437 r    (57.51,13.91)                         0.72
  U275/ZN (AOI21D2BWP16P90CPDULVT)                                           0.011                1.060     0.007      0.445 f    (57.42,13.96)                         0.72
  n455 (net)                                    1        0.001                                    1.070     0.000      0.445 f    [0.00,0.00]                           
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.011     0.000      1.070     0.000 *    0.445 f    (57.67,12.82)                         0.72
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.011                1.060     0.011      0.455 r    (57.77,12.79)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.455 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.011     0.000      1.070     0.000 *    0.455 r    (56.85,11.76)                         0.72
  data arrival time                                                                                                    0.455                                            

  clock clock (fall edge)                                                                                   0.575      0.575                                            
  clock network delay (ideal)                                                                               0.000      0.575                                            
  clock uncertainty                                                                                        -0.010      0.565                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.565 f                                          
  library setup time                                                                                        0.009      0.574                                            
  data required time                                                                                                   0.574                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.574                                            
  data arrival time                                                                                                   -0.455                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.119                                            


1
