{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717522490202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717522490202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 19:34:50 2024 " "Processing started: Tue Jun 04 19:34:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717522490202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717522490202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_DCMotor -c PWM_DCMotor " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_DCMotor -c PWM_DCMotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717522490202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717522490484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717522490484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_dcmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_dcmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_DCMotor-driverdc_behave " "Found design unit 1: PWM_DCMotor-driverdc_behave" {  } { { "PWM_DCMotor.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/components/DCmot_PWM_cntrl_ v0.3 front_back_mov/PWM_DCMotor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717522497593 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_DCMotor " "Found entity 1: PWM_DCMotor" {  } { { "PWM_DCMotor.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/components/DCmot_PWM_cntrl_ v0.3 front_back_mov/PWM_DCMotor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717522497593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717522497593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDLProject/components/DCmot_PWM_cntrl_v0.1/pwmGen.vhd " "Can't analyze file -- file ../VHDLProject/components/DCmot_PWM_cntrl_v0.1/pwmGen.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1717522497593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_DCMotor " "Elaborating entity \"PWM_DCMotor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717522497625 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U_rev DCmot_PWM_cntrl " "Node instance \"U_rev\" instantiates undefined entity \"DCmot_PWM_cntrl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PWM_DCMotor.vhd" "U_rev" { Text "C:/Users/david/Desktop/VHDLProject/components/DCmot_PWM_cntrl_ v0.3 front_back_mov/PWM_DCMotor.vhd" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1717522497640 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 DCmot_PWM_cntrl " "Node instance \"U0\" instantiates undefined entity \"DCmot_PWM_cntrl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PWM_DCMotor.vhd" "U0" { Text "C:/Users/david/Desktop/VHDLProject/components/DCmot_PWM_cntrl_ v0.3 front_back_mov/PWM_DCMotor.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1717522497640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717522497750 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 04 19:34:57 2024 " "Processing ended: Tue Jun 04 19:34:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717522497750 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717522497750 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717522497750 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717522497750 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717522498328 ""}
