

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Nov 19 15:15:58 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.710|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  119873|  119873|  119873|  119873|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                        |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  119872|  119872|      3746|          -|          -|    32|    no    |
        | + Row_Loop             |    3744|    3744|       288|          -|          -|    13|    no    |
        |  ++ Col_Loop           |     286|     286|        22|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |      20|      20|        10|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |       8|       8|         4|          -|          -|     2|    no    |
        +------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    391|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     235|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     301|    740|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U11  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln32_fu_313_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln12_fu_206_p2     |     +    |      0|  0|  15|           8|           4|
    |add_ln32_2_fu_371_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln32_fu_354_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln39_3_fu_274_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln39_fu_256_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_238_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_192_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_304_p2            |     +    |      0|  0|  15|           5|           5|
    |j_fu_345_p2            |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_339_p2          |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_298_p2          |     +    |      0|  0|  10|           1|           2|
    |r_fu_218_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln32_2_fu_484_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln32_fu_478_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_387_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_212_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln15_fu_232_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_292_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_333_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln32_4_fu_448_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_5_fu_460_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln32_6_fu_466_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_fu_442_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln37_2_fu_381_p2  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln37_fu_319_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_fu_186_p2     |   icmp   |      0|  0|  11|           6|           7|
    |or_ln24_fu_395_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln32_2_fu_472_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln32_fu_454_p2      |    or    |      0|  0|   2|           1|           1|
    |grp_fu_176_p1          |  select  |      0|  0|  32|           1|          32|
    |max_4_fu_490_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 391|         179|         171|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  47|         10|    1|         10|
    |c_0_reg_143      |   9|          2|    4|          8|
    |f_0_reg_109      |   9|          2|    6|         12|
    |max_3_fu_80      |   9|          2|   32|         64|
    |mpc_0_reg_165    |   9|          2|    2|          4|
    |mpr_0_reg_154    |   9|          2|    2|          4|
    |phi_mul_reg_131  |   9|          2|    8|         16|
    |r_0_reg_120      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 110|         24|   59|        126|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln12_reg_525           |   8|   0|    8|          0|
    |and_ln37_reg_602           |   1|   0|    1|          0|
    |ap_CS_fsm                  |   9|   0|    9|          0|
    |c_0_reg_143                |   4|   0|    4|          0|
    |c_reg_546                  |   4|   0|    4|          0|
    |f_0_reg_109                |   6|   0|    6|          0|
    |f_reg_510                  |   6|   0|    6|          0|
    |icmp_ln37_reg_579          |   1|   0|    1|          0|
    |max_3_fu_80                |  32|   0|   32|          0|
    |max_4_reg_620              |  32|   0|   32|          0|
    |max_pool_out_addr_reg_556  |  13|   0|   13|          0|
    |max_reg_613                |  32|   0|   32|          0|
    |mpc_0_reg_165              |   2|   0|    2|          0|
    |mpc_reg_592                |   2|   0|    2|          0|
    |mpr_0_reg_154              |   2|   0|    2|          0|
    |mpr_reg_569                |   2|   0|    2|          0|
    |mul_ln32_reg_574           |   9|   0|   10|          1|
    |phi_mul_reg_131            |   8|   0|    8|          0|
    |r_0_reg_120                |   4|   0|    4|          0|
    |r_reg_533                  |   4|   0|    4|          0|
    |select_ln24_reg_606        |  32|   0|   32|          0|
    |shl_ln2_reg_551            |   4|   0|    5|          1|
    |shl_ln_reg_538             |   4|   0|    5|          1|
    |trunc_ln19_reg_561         |   1|   0|    1|          0|
    |trunc_ln22_reg_584         |   1|   0|    1|          0|
    |zext_ln12_2_reg_520        |   6|   0|   14|          8|
    |zext_ln12_reg_515          |   6|   0|   16|         10|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 235|   0|  256|         21|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|conv_out_address0      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   13|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

