

================================================================
== Vitis HLS Report for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12'
================================================================
* Date:           Fri Mar 21 12:04:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       55|       55|  0.550 us|  0.550 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |       53|       53|        47|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  17394|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|    1767|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1767|  17526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |i_20_fu_222_p2          |         +|   0|  0|    12|           4|           1|
    |icmp_ln81_fu_216_p2     |      icmp|   0|  0|    12|           4|           5|
    |lshr_ln84_10_fu_327_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_11_fu_351_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_12_fu_375_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_13_fu_399_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_14_fu_419_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_8_fu_279_p2   |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_9_fu_303_p2   |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_fu_249_p2     |      lshr|   0|  0|  2171|        4096|        4096|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 17394|       32777|       32776|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_19    |   9|          2|    4|          8|
    |i_fu_68                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |C_0_addr_reg_498                   |   3|   0|    3|          0|
    |add_i1_reg_550                     |  64|   0|   64|          0|
    |add_i29_1_reg_570                  |  64|   0|   64|          0|
    |add_i29_2_reg_590                  |  64|   0|   64|          0|
    |add_i29_3_reg_610                  |  64|   0|   64|          0|
    |add_i29_4_reg_635                  |  64|   0|   64|          0|
    |add_i29_5_reg_655                  |  64|   0|   64|          0|
    |add_i29_6_reg_670                  |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_reg_504                      |   3|   0|    3|          0|
    |i_fu_68                            |   4|   0|    4|          0|
    |mul_i1_reg_530                     |  64|   0|   64|          0|
    |mul_i28_1_reg_555                  |  64|   0|   64|          0|
    |mul_i28_2_reg_575                  |  64|   0|   64|          0|
    |mul_i28_3_reg_595                  |  64|   0|   64|          0|
    |mul_i28_4_reg_615                  |  64|   0|   64|          0|
    |mul_i28_5_reg_640                  |  64|   0|   64|          0|
    |mul_i28_6_reg_660                  |  64|   0|   64|          0|
    |mul_i28_7_reg_665                  |  64|   0|   64|          0|
    |trunc_ln84_10_reg_565              |  64|   0|   64|          0|
    |trunc_ln84_11_reg_585              |  64|   0|   64|          0|
    |trunc_ln84_12_reg_605              |  64|   0|   64|          0|
    |trunc_ln84_13_reg_625              |  64|   0|   64|          0|
    |trunc_ln84_14_reg_630              |  64|   0|   64|          0|
    |trunc_ln84_8_reg_525               |  64|   0|   64|          0|
    |trunc_ln84_9_reg_545               |  64|   0|   64|          0|
    |trunc_ln84_reg_515                 |  64|   0|   64|          0|
    |C_0_addr_reg_498                   |  64|  32|    3|          0|
    |empty_reg_504                      |  64|  32|    3|          0|
    |mul_i28_7_reg_665                  |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1767|  96| 1645|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+------+------------+----------------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|C_0_address0          |  out|     3|   ap_memory|                                           C_0|         array|
|C_0_ce0               |  out|     1|   ap_memory|                                           C_0|         array|
|C_0_we0               |  out|     1|   ap_memory|                                           C_0|         array|
|C_0_d0                |  out|    64|   ap_memory|                                           C_0|         array|
|C_0_address1          |  out|     3|   ap_memory|                                           C_0|         array|
|C_0_ce1               |  out|     1|   ap_memory|                                           C_0|         array|
|C_0_q1                |   in|    64|   ap_memory|                                           C_0|         array|
|weights_val           |   in|  4096|     ap_none|                                   weights_val|        scalar|
|p_read10              |   in|    64|     ap_none|                                      p_read10|        scalar|
|p_read11              |   in|    64|     ap_none|                                      p_read11|        scalar|
|p_read12              |   in|    64|     ap_none|                                      p_read12|        scalar|
|p_read13              |   in|    64|     ap_none|                                      p_read13|        scalar|
|p_read14              |   in|    64|     ap_none|                                      p_read14|        scalar|
|p_read15              |   in|    64|     ap_none|                                      p_read15|        scalar|
|p_read16              |   in|    64|     ap_none|                                      p_read16|        scalar|
|p_read17              |   in|    64|     ap_none|                                      p_read17|        scalar|
+----------------------+-----+------+------------+----------------------------------------------+--------------+

