# This script segment is generated automatically by AutoPilot

set name activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fsub} IMPL {fabric} LATENCY 3 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1591 \
    name y_sum_sq_255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_255 \
    op interface \
    ports { y_sum_sq_255 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1592 \
    name y_sum_sq_254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_254 \
    op interface \
    ports { y_sum_sq_254 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1593 \
    name y_sum_sq_253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_253 \
    op interface \
    ports { y_sum_sq_253 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1594 \
    name y_sum_sq_252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_252 \
    op interface \
    ports { y_sum_sq_252 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1595 \
    name y_sum_sq_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_251 \
    op interface \
    ports { y_sum_sq_251 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1596 \
    name y_sum_sq_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_250 \
    op interface \
    ports { y_sum_sq_250 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1597 \
    name y_sum_sq_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_249 \
    op interface \
    ports { y_sum_sq_249 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1598 \
    name y_sum_sq_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_248 \
    op interface \
    ports { y_sum_sq_248 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1599 \
    name y_sum_sq_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_247 \
    op interface \
    ports { y_sum_sq_247 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1600 \
    name y_sum_sq_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_246 \
    op interface \
    ports { y_sum_sq_246 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1601 \
    name y_sum_sq_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_245 \
    op interface \
    ports { y_sum_sq_245 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1602 \
    name y_sum_sq_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_244 \
    op interface \
    ports { y_sum_sq_244 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1603 \
    name y_sum_sq_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_243 \
    op interface \
    ports { y_sum_sq_243 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1604 \
    name y_sum_sq_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_242 \
    op interface \
    ports { y_sum_sq_242 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1605 \
    name y_sum_sq_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_241 \
    op interface \
    ports { y_sum_sq_241 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1606 \
    name y_sum_sq_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_240 \
    op interface \
    ports { y_sum_sq_240 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1607 \
    name y_sum_sq_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_239 \
    op interface \
    ports { y_sum_sq_239 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1608 \
    name y_sum_sq_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_238 \
    op interface \
    ports { y_sum_sq_238 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1609 \
    name y_sum_sq_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_237 \
    op interface \
    ports { y_sum_sq_237 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1610 \
    name y_sum_sq_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_236 \
    op interface \
    ports { y_sum_sq_236 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1611 \
    name y_sum_sq_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_235 \
    op interface \
    ports { y_sum_sq_235 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1612 \
    name y_sum_sq_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_234 \
    op interface \
    ports { y_sum_sq_234 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1613 \
    name y_sum_sq_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_233 \
    op interface \
    ports { y_sum_sq_233 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1614 \
    name y_sum_sq_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_232 \
    op interface \
    ports { y_sum_sq_232 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1615 \
    name y_sum_sq_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_231 \
    op interface \
    ports { y_sum_sq_231 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1616 \
    name y_sum_sq_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_230 \
    op interface \
    ports { y_sum_sq_230 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1617 \
    name y_sum_sq_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_229 \
    op interface \
    ports { y_sum_sq_229 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1618 \
    name y_sum_sq_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_228 \
    op interface \
    ports { y_sum_sq_228 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1619 \
    name y_sum_sq_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_227 \
    op interface \
    ports { y_sum_sq_227 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1620 \
    name y_sum_sq_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_226 \
    op interface \
    ports { y_sum_sq_226 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1621 \
    name y_sum_sq_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_225 \
    op interface \
    ports { y_sum_sq_225 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1622 \
    name y_sum_sq_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_224 \
    op interface \
    ports { y_sum_sq_224 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1623 \
    name y_sum_sq_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_223 \
    op interface \
    ports { y_sum_sq_223 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1624 \
    name y_sum_sq_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_222 \
    op interface \
    ports { y_sum_sq_222 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1625 \
    name y_sum_sq_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_221 \
    op interface \
    ports { y_sum_sq_221 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1626 \
    name y_sum_sq_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_220 \
    op interface \
    ports { y_sum_sq_220 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1627 \
    name y_sum_sq_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_219 \
    op interface \
    ports { y_sum_sq_219 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1628 \
    name y_sum_sq_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_218 \
    op interface \
    ports { y_sum_sq_218 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1629 \
    name y_sum_sq_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_217 \
    op interface \
    ports { y_sum_sq_217 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1630 \
    name y_sum_sq_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_216 \
    op interface \
    ports { y_sum_sq_216 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1631 \
    name y_sum_sq_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_215 \
    op interface \
    ports { y_sum_sq_215 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1632 \
    name y_sum_sq_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_214 \
    op interface \
    ports { y_sum_sq_214 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1633 \
    name y_sum_sq_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_213 \
    op interface \
    ports { y_sum_sq_213 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1634 \
    name y_sum_sq_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_212 \
    op interface \
    ports { y_sum_sq_212 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1635 \
    name y_sum_sq_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_211 \
    op interface \
    ports { y_sum_sq_211 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1636 \
    name y_sum_sq_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_210 \
    op interface \
    ports { y_sum_sq_210 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1637 \
    name y_sum_sq_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_209 \
    op interface \
    ports { y_sum_sq_209 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1638 \
    name y_sum_sq_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_208 \
    op interface \
    ports { y_sum_sq_208 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1639 \
    name y_sum_sq_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_207 \
    op interface \
    ports { y_sum_sq_207 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1640 \
    name y_sum_sq_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_206 \
    op interface \
    ports { y_sum_sq_206 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1641 \
    name y_sum_sq_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_205 \
    op interface \
    ports { y_sum_sq_205 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1642 \
    name y_sum_sq_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_204 \
    op interface \
    ports { y_sum_sq_204 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1643 \
    name y_sum_sq_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_203 \
    op interface \
    ports { y_sum_sq_203 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1644 \
    name y_sum_sq_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_202 \
    op interface \
    ports { y_sum_sq_202 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1645 \
    name y_sum_sq_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_201 \
    op interface \
    ports { y_sum_sq_201 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1646 \
    name y_sum_sq_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_200 \
    op interface \
    ports { y_sum_sq_200 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1647 \
    name y_sum_sq_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_199 \
    op interface \
    ports { y_sum_sq_199 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1648 \
    name y_sum_sq_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_198 \
    op interface \
    ports { y_sum_sq_198 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1649 \
    name y_sum_sq_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_197 \
    op interface \
    ports { y_sum_sq_197 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1650 \
    name y_sum_sq_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_196 \
    op interface \
    ports { y_sum_sq_196 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1651 \
    name y_sum_sq_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_195 \
    op interface \
    ports { y_sum_sq_195 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1652 \
    name y_sum_sq_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_194 \
    op interface \
    ports { y_sum_sq_194 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1653 \
    name y_sum_sq_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_193 \
    op interface \
    ports { y_sum_sq_193 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1654 \
    name y_sum_sq_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_192 \
    op interface \
    ports { y_sum_sq_192 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1655 \
    name div30_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i \
    op interface \
    ports { div30_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1656 \
    name div30_i_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_1 \
    op interface \
    ports { div30_i_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1657 \
    name div30_i_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_2 \
    op interface \
    ports { div30_i_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1658 \
    name div30_i_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_3 \
    op interface \
    ports { div30_i_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1659 \
    name div30_i_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_4 \
    op interface \
    ports { div30_i_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1660 \
    name div30_i_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_5 \
    op interface \
    ports { div30_i_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1661 \
    name div30_i_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_6 \
    op interface \
    ports { div30_i_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1662 \
    name div30_i_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_7 \
    op interface \
    ports { div30_i_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1663 \
    name div30_i_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_8 \
    op interface \
    ports { div30_i_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1664 \
    name div30_i_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_9 \
    op interface \
    ports { div30_i_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1665 \
    name div30_i_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_s \
    op interface \
    ports { div30_i_s { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1666 \
    name div30_i_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_10 \
    op interface \
    ports { div30_i_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1667 \
    name div30_i_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_11 \
    op interface \
    ports { div30_i_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1668 \
    name div30_i_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_12 \
    op interface \
    ports { div30_i_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1669 \
    name div30_i_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_13 \
    op interface \
    ports { div30_i_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1670 \
    name div30_i_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_14 \
    op interface \
    ports { div30_i_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1671 \
    name div30_i_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_15 \
    op interface \
    ports { div30_i_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1672 \
    name div30_i_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_16 \
    op interface \
    ports { div30_i_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1673 \
    name div30_i_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_17 \
    op interface \
    ports { div30_i_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1674 \
    name div30_i_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_18 \
    op interface \
    ports { div30_i_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1675 \
    name div30_i_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_19 \
    op interface \
    ports { div30_i_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1676 \
    name div30_i_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_20 \
    op interface \
    ports { div30_i_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1677 \
    name div30_i_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_21 \
    op interface \
    ports { div30_i_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1678 \
    name div30_i_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_22 \
    op interface \
    ports { div30_i_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1679 \
    name div30_i_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_23 \
    op interface \
    ports { div30_i_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1680 \
    name div30_i_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_24 \
    op interface \
    ports { div30_i_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1681 \
    name div30_i_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_25 \
    op interface \
    ports { div30_i_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1682 \
    name div30_i_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_26 \
    op interface \
    ports { div30_i_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1683 \
    name div30_i_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_27 \
    op interface \
    ports { div30_i_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1684 \
    name div30_i_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_28 \
    op interface \
    ports { div30_i_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1685 \
    name div30_i_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_29 \
    op interface \
    ports { div30_i_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1686 \
    name div30_i_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_30 \
    op interface \
    ports { div30_i_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1687 \
    name div30_i_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_31 \
    op interface \
    ports { div30_i_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1688 \
    name div30_i_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_32 \
    op interface \
    ports { div30_i_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1689 \
    name div30_i_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_33 \
    op interface \
    ports { div30_i_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1690 \
    name div30_i_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_34 \
    op interface \
    ports { div30_i_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1691 \
    name div30_i_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_35 \
    op interface \
    ports { div30_i_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1692 \
    name div30_i_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_36 \
    op interface \
    ports { div30_i_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1693 \
    name div30_i_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_37 \
    op interface \
    ports { div30_i_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1694 \
    name div30_i_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_38 \
    op interface \
    ports { div30_i_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1695 \
    name div30_i_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_39 \
    op interface \
    ports { div30_i_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1696 \
    name div30_i_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_40 \
    op interface \
    ports { div30_i_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1697 \
    name div30_i_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_41 \
    op interface \
    ports { div30_i_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1698 \
    name div30_i_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_42 \
    op interface \
    ports { div30_i_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1699 \
    name div30_i_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_43 \
    op interface \
    ports { div30_i_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1700 \
    name div30_i_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_44 \
    op interface \
    ports { div30_i_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1701 \
    name div30_i_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_45 \
    op interface \
    ports { div30_i_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1702 \
    name div30_i_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_46 \
    op interface \
    ports { div30_i_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1703 \
    name div30_i_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_47 \
    op interface \
    ports { div30_i_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1704 \
    name div30_i_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_48 \
    op interface \
    ports { div30_i_48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1705 \
    name div30_i_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_49 \
    op interface \
    ports { div30_i_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1706 \
    name div30_i_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_50 \
    op interface \
    ports { div30_i_50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1707 \
    name div30_i_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_51 \
    op interface \
    ports { div30_i_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1708 \
    name div30_i_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_52 \
    op interface \
    ports { div30_i_52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1709 \
    name div30_i_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_53 \
    op interface \
    ports { div30_i_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1710 \
    name div30_i_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_54 \
    op interface \
    ports { div30_i_54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1711 \
    name div30_i_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_55 \
    op interface \
    ports { div30_i_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1712 \
    name div30_i_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_56 \
    op interface \
    ports { div30_i_56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1713 \
    name div30_i_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_57 \
    op interface \
    ports { div30_i_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1714 \
    name div30_i_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_58 \
    op interface \
    ports { div30_i_58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1715 \
    name div30_i_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_59 \
    op interface \
    ports { div30_i_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1716 \
    name div30_i_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_60 \
    op interface \
    ports { div30_i_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1717 \
    name div30_i_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_61 \
    op interface \
    ports { div30_i_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1718 \
    name div30_i_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div30_i_62 \
    op interface \
    ports { div30_i_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1719 \
    name y_sum_sq_191_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_191_out \
    op interface \
    ports { y_sum_sq_191_out { O 32 vector } y_sum_sq_191_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1720 \
    name y_sum_sq_190_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_190_out \
    op interface \
    ports { y_sum_sq_190_out { O 32 vector } y_sum_sq_190_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1721 \
    name y_sum_sq_189_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_189_out \
    op interface \
    ports { y_sum_sq_189_out { O 32 vector } y_sum_sq_189_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1722 \
    name y_sum_sq_188_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_188_out \
    op interface \
    ports { y_sum_sq_188_out { O 32 vector } y_sum_sq_188_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1723 \
    name y_sum_sq_187_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_187_out \
    op interface \
    ports { y_sum_sq_187_out { O 32 vector } y_sum_sq_187_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1724 \
    name y_sum_sq_186_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_186_out \
    op interface \
    ports { y_sum_sq_186_out { O 32 vector } y_sum_sq_186_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1725 \
    name y_sum_sq_185_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_185_out \
    op interface \
    ports { y_sum_sq_185_out { O 32 vector } y_sum_sq_185_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1726 \
    name y_sum_sq_184_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_184_out \
    op interface \
    ports { y_sum_sq_184_out { O 32 vector } y_sum_sq_184_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1727 \
    name y_sum_sq_183_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_183_out \
    op interface \
    ports { y_sum_sq_183_out { O 32 vector } y_sum_sq_183_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1728 \
    name y_sum_sq_182_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_182_out \
    op interface \
    ports { y_sum_sq_182_out { O 32 vector } y_sum_sq_182_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1729 \
    name y_sum_sq_181_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_181_out \
    op interface \
    ports { y_sum_sq_181_out { O 32 vector } y_sum_sq_181_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1730 \
    name y_sum_sq_180_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_180_out \
    op interface \
    ports { y_sum_sq_180_out { O 32 vector } y_sum_sq_180_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1731 \
    name y_sum_sq_179_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_179_out \
    op interface \
    ports { y_sum_sq_179_out { O 32 vector } y_sum_sq_179_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1732 \
    name y_sum_sq_178_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_178_out \
    op interface \
    ports { y_sum_sq_178_out { O 32 vector } y_sum_sq_178_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1733 \
    name y_sum_sq_177_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_177_out \
    op interface \
    ports { y_sum_sq_177_out { O 32 vector } y_sum_sq_177_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1734 \
    name y_sum_sq_176_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_176_out \
    op interface \
    ports { y_sum_sq_176_out { O 32 vector } y_sum_sq_176_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1735 \
    name y_sum_sq_175_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_175_out \
    op interface \
    ports { y_sum_sq_175_out { O 32 vector } y_sum_sq_175_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1736 \
    name y_sum_sq_174_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_174_out \
    op interface \
    ports { y_sum_sq_174_out { O 32 vector } y_sum_sq_174_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1737 \
    name y_sum_sq_173_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_173_out \
    op interface \
    ports { y_sum_sq_173_out { O 32 vector } y_sum_sq_173_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1738 \
    name y_sum_sq_172_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_172_out \
    op interface \
    ports { y_sum_sq_172_out { O 32 vector } y_sum_sq_172_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1739 \
    name y_sum_sq_171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_171_out \
    op interface \
    ports { y_sum_sq_171_out { O 32 vector } y_sum_sq_171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1740 \
    name y_sum_sq_170_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_170_out \
    op interface \
    ports { y_sum_sq_170_out { O 32 vector } y_sum_sq_170_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1741 \
    name y_sum_sq_169_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_169_out \
    op interface \
    ports { y_sum_sq_169_out { O 32 vector } y_sum_sq_169_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1742 \
    name y_sum_sq_168_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_168_out \
    op interface \
    ports { y_sum_sq_168_out { O 32 vector } y_sum_sq_168_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1743 \
    name y_sum_sq_167_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_167_out \
    op interface \
    ports { y_sum_sq_167_out { O 32 vector } y_sum_sq_167_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1744 \
    name y_sum_sq_166_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_166_out \
    op interface \
    ports { y_sum_sq_166_out { O 32 vector } y_sum_sq_166_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1745 \
    name y_sum_sq_165_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_165_out \
    op interface \
    ports { y_sum_sq_165_out { O 32 vector } y_sum_sq_165_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1746 \
    name y_sum_sq_164_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_164_out \
    op interface \
    ports { y_sum_sq_164_out { O 32 vector } y_sum_sq_164_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1747 \
    name y_sum_sq_163_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_163_out \
    op interface \
    ports { y_sum_sq_163_out { O 32 vector } y_sum_sq_163_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1748 \
    name y_sum_sq_162_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_162_out \
    op interface \
    ports { y_sum_sq_162_out { O 32 vector } y_sum_sq_162_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1749 \
    name y_sum_sq_161_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_161_out \
    op interface \
    ports { y_sum_sq_161_out { O 32 vector } y_sum_sq_161_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1750 \
    name y_sum_sq_160_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_160_out \
    op interface \
    ports { y_sum_sq_160_out { O 32 vector } y_sum_sq_160_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1751 \
    name y_sum_sq_159_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_159_out \
    op interface \
    ports { y_sum_sq_159_out { O 32 vector } y_sum_sq_159_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1752 \
    name y_sum_sq_158_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_158_out \
    op interface \
    ports { y_sum_sq_158_out { O 32 vector } y_sum_sq_158_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1753 \
    name y_sum_sq_157_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_157_out \
    op interface \
    ports { y_sum_sq_157_out { O 32 vector } y_sum_sq_157_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1754 \
    name y_sum_sq_156_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_156_out \
    op interface \
    ports { y_sum_sq_156_out { O 32 vector } y_sum_sq_156_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1755 \
    name y_sum_sq_155_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_155_out \
    op interface \
    ports { y_sum_sq_155_out { O 32 vector } y_sum_sq_155_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1756 \
    name y_sum_sq_154_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_154_out \
    op interface \
    ports { y_sum_sq_154_out { O 32 vector } y_sum_sq_154_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1757 \
    name y_sum_sq_153_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_153_out \
    op interface \
    ports { y_sum_sq_153_out { O 32 vector } y_sum_sq_153_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1758 \
    name y_sum_sq_152_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_152_out \
    op interface \
    ports { y_sum_sq_152_out { O 32 vector } y_sum_sq_152_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1759 \
    name y_sum_sq_151_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_151_out \
    op interface \
    ports { y_sum_sq_151_out { O 32 vector } y_sum_sq_151_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1760 \
    name y_sum_sq_150_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_150_out \
    op interface \
    ports { y_sum_sq_150_out { O 32 vector } y_sum_sq_150_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1761 \
    name y_sum_sq_149_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_149_out \
    op interface \
    ports { y_sum_sq_149_out { O 32 vector } y_sum_sq_149_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1762 \
    name y_sum_sq_148_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_148_out \
    op interface \
    ports { y_sum_sq_148_out { O 32 vector } y_sum_sq_148_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1763 \
    name y_sum_sq_147_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_147_out \
    op interface \
    ports { y_sum_sq_147_out { O 32 vector } y_sum_sq_147_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1764 \
    name y_sum_sq_146_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_146_out \
    op interface \
    ports { y_sum_sq_146_out { O 32 vector } y_sum_sq_146_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1765 \
    name y_sum_sq_145_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_145_out \
    op interface \
    ports { y_sum_sq_145_out { O 32 vector } y_sum_sq_145_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1766 \
    name y_sum_sq_144_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_144_out \
    op interface \
    ports { y_sum_sq_144_out { O 32 vector } y_sum_sq_144_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1767 \
    name y_sum_sq_143_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_143_out \
    op interface \
    ports { y_sum_sq_143_out { O 32 vector } y_sum_sq_143_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1768 \
    name y_sum_sq_142_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_142_out \
    op interface \
    ports { y_sum_sq_142_out { O 32 vector } y_sum_sq_142_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1769 \
    name y_sum_sq_141_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_141_out \
    op interface \
    ports { y_sum_sq_141_out { O 32 vector } y_sum_sq_141_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1770 \
    name y_sum_sq_140_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_140_out \
    op interface \
    ports { y_sum_sq_140_out { O 32 vector } y_sum_sq_140_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1771 \
    name y_sum_sq_139_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_139_out \
    op interface \
    ports { y_sum_sq_139_out { O 32 vector } y_sum_sq_139_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1772 \
    name y_sum_sq_138_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_138_out \
    op interface \
    ports { y_sum_sq_138_out { O 32 vector } y_sum_sq_138_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1773 \
    name y_sum_sq_137_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_137_out \
    op interface \
    ports { y_sum_sq_137_out { O 32 vector } y_sum_sq_137_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1774 \
    name y_sum_sq_136_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_136_out \
    op interface \
    ports { y_sum_sq_136_out { O 32 vector } y_sum_sq_136_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1775 \
    name y_sum_sq_135_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_135_out \
    op interface \
    ports { y_sum_sq_135_out { O 32 vector } y_sum_sq_135_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1776 \
    name y_sum_sq_134_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_134_out \
    op interface \
    ports { y_sum_sq_134_out { O 32 vector } y_sum_sq_134_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1777 \
    name y_sum_sq_133_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_133_out \
    op interface \
    ports { y_sum_sq_133_out { O 32 vector } y_sum_sq_133_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1778 \
    name y_sum_sq_132_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_132_out \
    op interface \
    ports { y_sum_sq_132_out { O 32 vector } y_sum_sq_132_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1779 \
    name y_sum_sq_131_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_131_out \
    op interface \
    ports { y_sum_sq_131_out { O 32 vector } y_sum_sq_131_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1780 \
    name y_sum_sq_130_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_130_out \
    op interface \
    ports { y_sum_sq_130_out { O 32 vector } y_sum_sq_130_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1781 \
    name y_sum_sq_129_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_129_out \
    op interface \
    ports { y_sum_sq_129_out { O 32 vector } y_sum_sq_129_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1782 \
    name y_sum_sq_128_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_128_out \
    op interface \
    ports { y_sum_sq_128_out { O 32 vector } y_sum_sq_128_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


