
Efinity Interface Designer Timing Report
Version: 2023.2.307.5.10
Date: 2024-11-09 23:11

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Device: T35F324
Project: soc
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode  | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
|  my_ddr_pll  | PLL_BR0  |     external    |                          | internal |                   |               N/A               |               N/A               |
|    my_pll    | PLL_BR2  |     external    |                          | internal |                   |               N/A               |               N/A               |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+

+--------------------+-------------+-----------------------+
|       Clock        | Period (ns) | Phase Shift (degrees) |
+--------------------+-------------+-----------------------+
| my_ddr_pll_CLKOUT0 |    2.5000   |           0           |
|    io_memoryClk    |   10.0000   |           0           |
|    io_systemClk    |   10.0000   |           0           |
+--------------------+-------------+-----------------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------------+---------------------------------+-----------+----------+----------+
|    Instance Name    |             Pin Name            | Parameter | Max (ns) | Min (ns) |
+---------------------+---------------------------------+-----------+----------+----------+
|  my_ddr_pll_refclk  |        my_ddr_pll_refclk        |  GPIO_IN  |  1.476   |  0.738   |
|    my_pll_refclk    |          my_pll_refclk          |  GPIO_IN  |  1.476   |  0.738   |
| system_i2c_0_io_scl |     system_i2c_0_io_scl_read    |  GPIO_IN  |  1.396   |  0.698   |
| system_i2c_0_io_scl |    system_i2c_0_io_scl_write    |  GPIO_OUT |  3.829   |  1.915   |
| system_i2c_0_io_scl | system_i2c_0_io_scl_writeEnable |  GPIO_OUT |  3.871   |  1.935   |
| system_i2c_0_io_sda |     system_i2c_0_io_sda_read    |  GPIO_IN  |  1.396   |  0.698   |
| system_i2c_0_io_sda |    system_i2c_0_io_sda_write    |  GPIO_OUT |  3.829   |  1.915   |
| system_i2c_0_io_sda | system_i2c_0_io_sda_writeEnable |  GPIO_OUT |  3.871   |  1.935   |
+---------------------+---------------------------------+-----------+----------+----------+

Registered GPIO Configuration:
===============================

+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|       Instance Name        |  Clock Pin   | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
| system_spi_0_io_sclk_write | io_systemClk |                |                |               |               |         4.539         |         2.269         |
|     system_spi_0_io_ss     | io_systemClk |                |                |               |               |         4.539         |         2.269         |
|   system_spi_0_io_data_0   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_0   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
|   system_spi_0_io_data_1   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_1   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- GPIO Timing Report (end) ----------

---------- 3. LVDS Rx Timing Report (begin) ----------

Non-registered LVDS GPIO Configuration:
========================================

+----------------------+---------------------------------+-----------+----------+----------+
|    Instance Name     |             Pin Name            | Parameter | Max (ns) | Min (ns) |
+----------------------+---------------------------------+-----------+----------+----------+
|    io_asyncResetn    |          io_asyncResetn         |  GPIO_IN  |  1.714   |  0.857   |
|     io_jtag_tck      |           io_jtag_tck           |  GPIO_IN  |  1.714   |  0.857   |
|     io_jtag_tdi      |           io_jtag_tdi           |  GPIO_IN  |  1.714   |  0.857   |
|     io_jtag_tms      |           io_jtag_tms           |  GPIO_IN  |  1.714   |  0.857   |
| system_uart_0_io_rxd |       system_uart_0_io_rxd      |  GPIO_IN  |  1.714   |  0.857   |
|     io_jtag_tdo      |           io_jtag_tdo           |  GPIO_OUT |  3.542   |  1.771   |
|  memoryCheckerPass   |        memoryCheckerPass        |  GPIO_OUT |  3.542   |  1.771   |
| system_uart_0_io_txd |       system_uart_0_io_txd      |  GPIO_OUT |  3.542   |  1.771   |
| system_gpio_0_io[0]  |     system_gpio_0_io_read[0]    |  GPIO_IN  |  1.714   |  0.857   |
| system_gpio_0_io[0]  |    system_gpio_0_io_write[0]    |  GPIO_OUT |  3.542   |  1.771   |
| system_gpio_0_io[0]  | system_gpio_0_io_writeEnable[0] |  GPIO_OUT |  3.500   |  1.750   |
| system_gpio_0_io[1]  |     system_gpio_0_io_read[1]    |  GPIO_IN  |  1.714   |  0.857   |
| system_gpio_0_io[1]  |    system_gpio_0_io_write[1]    |  GPIO_OUT |  3.542   |  1.771   |
| system_gpio_0_io[1]  | system_gpio_0_io_writeEnable[1] |  GPIO_OUT |  3.500   |  1.750   |
| system_gpio_0_io[2]  |     system_gpio_0_io_read[2]    |  GPIO_IN  |  1.714   |  0.857   |
| system_gpio_0_io[2]  |    system_gpio_0_io_write[2]    |  GPIO_OUT |  3.542   |  1.771   |
| system_gpio_0_io[2]  | system_gpio_0_io_writeEnable[2] |  GPIO_OUT |  3.500   |  1.750   |
| system_gpio_0_io[3]  |     system_gpio_0_io_read[3]    |  GPIO_IN  |  1.714   |  0.857   |
| system_gpio_0_io[3]  |    system_gpio_0_io_write[3]    |  GPIO_OUT |  3.542   |  1.771   |
| system_gpio_0_io[3]  | system_gpio_0_io_writeEnable[3] |  GPIO_OUT |  3.500   |  1.750   |
+----------------------+---------------------------------+-----------+----------+----------+

---------- LVDS Rx Timing Report (end) ----------

---------- 4. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  2.415   |  1.208   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  1.755   |  0.877   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------

---------- 6. Clock Network Delay Report (begin) ----------

+--------------+----------+----------+
|  Clock Pin   | Max (ns) | Min (ns) |
+--------------+----------+----------+
| io_memoryClk |  4.310   |  2.155   |
| io_systemClk |  4.310   |  2.155   |
+--------------+----------+----------+

---------- Clock Network Delay Report (end) ----------
