library ieee;
use ieee.std_logic_1164.all;
use work.eecs361.all;
use work.eecs361_gates.all;


package arraytypes is
    type array32_32 is array(31 downto 0) of std_logic_vector (31 downto 0);
end package;
