# Ethernet-Stopwatch
FPGA Design project. Basic Stopwatch with sound, rotary encoder control and ethernet support. Designed for the Nexys 4 DDR (A7-100t). Design allows the control and display of stopwatch values through the Python Client interface. Designed with Vivado in Verilog
