Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 10 16:01:38 2024
| Host         : PopTop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Setup_wrapper_timing_summary_routed.rpt -pb Setup_wrapper_timing_summary_routed.pb -rpx Setup_wrapper_timing_summary_routed.rpx
| Design       : Setup_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                        Violations  
---------  --------  -------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                      2           
XDCC-2     Warning   Scoped Non-Timing constraint/property overwritten  78          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.117        0.000                      0                 4290        0.065        0.000                      0                 4290        9.500        0.000                       0                  2012  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.117        0.000                      0                 4290        0.065        0.000                      0                 4290        9.500        0.000                       0                  2012  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Registers_reg[15][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.400ns  (logic 1.447ns (11.670%)  route 10.953ns (88.330%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 22.664 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.712     3.006    Setup_i/CPU_0/U0/clk
    SLICE_X56Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.456     3.462 r  Setup_i/CPU_0/U0/state_reg[3]/Q
                         net (fo=180, routed)         6.454     9.916    Setup_i/CPU_0/U0/state_reg_n_0_[3]
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.153    10.069 r  Setup_i/CPU_0/U0/Registers[15][63]_i_7/O
                         net (fo=81, routed)          4.065    14.134    Setup_i/CPU_0/U0/Registers[15][63]_i_7_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.327    14.461 r  Setup_i/CPU_0/U0/Registers[15][16]_i_4/O
                         net (fo=1, routed)           0.000    14.461    Setup_i/CPU_0/U0/Registers[15][16]_i_4_n_0
    SLICE_X43Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    14.673 r  Setup_i/CPU_0/U0/Registers_reg[15][16]_i_2/O
                         net (fo=1, routed)           0.433    15.107    Setup_i/CPU_0/U0/Registers_reg[15][16]_i_2_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.299    15.406 r  Setup_i/CPU_0/U0/Registers[15][16]_i_1/O
                         net (fo=1, routed)           0.000    15.406    Setup_i/CPU_0/U0/Registers[15][16]_i_1_n_0
    SLICE_X43Y31         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.485    22.664    Setup_i/CPU_0/U0/clk
    SLICE_X43Y31         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][16]/C
                         clock pessimism              0.129    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.031    22.522    Setup_i/CPU_0/U0/Registers_reg[15][16]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -15.406    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/CIR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Argument1_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.349ns  (logic 1.698ns (13.750%)  route 10.651ns (86.250%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.650     2.944    Setup_i/CPU_0/U0/clk
    SLICE_X47Y26         FDCE                                         r  Setup_i/CPU_0/U0/CIR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  Setup_i/CPU_0/U0/CIR_reg[1]/Q
                         net (fo=143, routed)         2.975     6.375    Setup_i/CPU_0/U0/CIR_reg_n_0_[1]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.152     6.527 r  Setup_i/CPU_0/U0/Registers[14][31]_i_13/O
                         net (fo=128, routed)         5.961    12.488    Setup_i/CPU_0/U0/Registers[14][31]_i_13_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.326    12.814 r  Setup_i/CPU_0/U0/Argument1[41]_i_10/O
                         net (fo=1, routed)           0.670    13.484    Setup_i/CPU_0/U0/Argument1[41]_i_10_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  Setup_i/CPU_0/U0/Argument1[41]_i_7/O
                         net (fo=1, routed)           0.470    14.078    Setup_i/CPU_0/U0/Argument1__0[41]
    SLICE_X21Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.202 r  Setup_i/CPU_0/U0/Argument1[41]_i_4/O
                         net (fo=1, routed)           0.000    14.202    Setup_i/CPU_0/U0/Argument1[41]_i_4_n_0
    SLICE_X21Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    14.419 r  Setup_i/CPU_0/U0/Argument1_reg[41]_i_2/O
                         net (fo=1, routed)           0.575    14.994    Setup_i/CPU_0/U0/Argument1_reg[41]_i_2_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.299    15.293 r  Setup_i/CPU_0/U0/Argument1[41]_i_1/O
                         net (fo=1, routed)           0.000    15.293    Setup_i/CPU_0/U0/Argument1[41]_i_1_n_0
    SLICE_X21Y44         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.579    22.758    Setup_i/CPU_0/U0/clk
    SLICE_X21Y44         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[41]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X21Y44         FDCE (Setup_fdce_C_D)        0.031    22.717    Setup_i/CPU_0/U0/Argument1_reg[41]
  -------------------------------------------------------------------
                         required time                         22.717    
                         arrival time                         -15.293    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/CIR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Argument1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.344ns  (logic 1.693ns (13.715%)  route 10.651ns (86.285%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.650     2.944    Setup_i/CPU_0/U0/clk
    SLICE_X47Y26         FDCE                                         r  Setup_i/CPU_0/U0/CIR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  Setup_i/CPU_0/U0/CIR_reg[1]/Q
                         net (fo=143, routed)         2.975     6.375    Setup_i/CPU_0/U0/CIR_reg_n_0_[1]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.152     6.527 r  Setup_i/CPU_0/U0/Registers[14][31]_i_13/O
                         net (fo=128, routed)         6.467    12.994    Setup_i/CPU_0/U0/Registers[14][31]_i_13_n_0
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.326    13.320 r  Setup_i/CPU_0/U0/Argument1[28]_i_10/O
                         net (fo=1, routed)           0.403    13.723    Setup_i/CPU_0/U0/Argument1[28]_i_10_n_0
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.847 r  Setup_i/CPU_0/U0/Argument1[28]_i_7/O
                         net (fo=1, routed)           0.508    14.355    Setup_i/CPU_0/U0/Argument1__0[28]
    SLICE_X18Y41         LUT5 (Prop_lut5_I2_O)        0.124    14.479 r  Setup_i/CPU_0/U0/Argument1[28]_i_4/O
                         net (fo=1, routed)           0.000    14.479    Setup_i/CPU_0/U0/Argument1[28]_i_4_n_0
    SLICE_X18Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    14.693 r  Setup_i/CPU_0/U0/Argument1_reg[28]_i_2/O
                         net (fo=1, routed)           0.299    14.991    Setup_i/CPU_0/U0/Argument1_reg[28]_i_2_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.297    15.288 r  Setup_i/CPU_0/U0/Argument1[28]_i_1/O
                         net (fo=1, routed)           0.000    15.288    Setup_i/CPU_0/U0/Argument1[28]_i_1_n_0
    SLICE_X19Y40         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.578    22.757    Setup_i/CPU_0/U0/clk
    SLICE_X19Y40         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[28]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X19Y40         FDCE (Setup_fdce_C_D)        0.029    22.714    Setup_i/CPU_0/U0/Argument1_reg[28]
  -------------------------------------------------------------------
                         required time                         22.714    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/CIR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Argument1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.139ns  (logic 1.698ns (13.988%)  route 10.441ns (86.012%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.650     2.944    Setup_i/CPU_0/U0/clk
    SLICE_X47Y26         FDCE                                         r  Setup_i/CPU_0/U0/CIR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  Setup_i/CPU_0/U0/CIR_reg[1]/Q
                         net (fo=143, routed)         2.975     6.375    Setup_i/CPU_0/U0/CIR_reg_n_0_[1]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.152     6.527 r  Setup_i/CPU_0/U0/Registers[14][31]_i_13/O
                         net (fo=128, routed)         6.342    12.868    Setup_i/CPU_0/U0/Registers[14][31]_i_13_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.326    13.194 r  Setup_i/CPU_0/U0/Argument1[27]_i_10/O
                         net (fo=1, routed)           0.304    13.499    Setup_i/CPU_0/U0/Argument1[27]_i_10_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.623 r  Setup_i/CPU_0/U0/Argument1[27]_i_7/O
                         net (fo=1, routed)           0.343    13.966    Setup_i/CPU_0/U0/Argument1__0[27]
    SLICE_X19Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.090 r  Setup_i/CPU_0/U0/Argument1[27]_i_4/O
                         net (fo=1, routed)           0.000    14.090    Setup_i/CPU_0/U0/Argument1[27]_i_4_n_0
    SLICE_X19Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    14.307 r  Setup_i/CPU_0/U0/Argument1_reg[27]_i_2/O
                         net (fo=1, routed)           0.478    14.784    Setup_i/CPU_0/U0/Argument1_reg[27]_i_2_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.299    15.083 r  Setup_i/CPU_0/U0/Argument1[27]_i_1/O
                         net (fo=1, routed)           0.000    15.083    Setup_i/CPU_0/U0/Argument1[27]_i_1_n_0
    SLICE_X21Y44         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.579    22.758    Setup_i/CPU_0/U0/clk
    SLICE_X21Y44         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[27]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X21Y44         FDCE (Setup_fdce_C_D)        0.029    22.715    Setup_i/CPU_0/U0/Argument1_reg[27]
  -------------------------------------------------------------------
                         required time                         22.715    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Registers_reg[15][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 1.148ns (9.645%)  route 10.754ns (90.355%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.712     3.006    Setup_i/CPU_0/U0/clk
    SLICE_X56Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.456     3.462 r  Setup_i/CPU_0/U0/state_reg[3]/Q
                         net (fo=180, routed)         6.454     9.916    Setup_i/CPU_0/U0/state_reg_n_0_[3]
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.153    10.069 r  Setup_i/CPU_0/U0/Registers[15][63]_i_7/O
                         net (fo=81, routed)          4.300    14.369    Setup_i/CPU_0/U0/Registers[15][63]_i_7_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.327    14.696 r  Setup_i/CPU_0/U0/Registers[15][10]_i_2/O
                         net (fo=1, routed)           0.000    14.696    Setup_i/CPU_0/U0/Registers[15][10]_i_2_n_0
    SLICE_X44Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    14.908 r  Setup_i/CPU_0/U0/Registers_reg[15][10]_i_1/O
                         net (fo=1, routed)           0.000    14.908    Setup_i/CPU_0/U0/Registers_reg[15][10]_i_1_n_0
    SLICE_X44Y27         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.480    22.660    Setup_i/CPU_0/U0/clk
    SLICE_X44Y27         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][10]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X44Y27         FDCE (Setup_fdce_C_D)        0.064    22.550    Setup_i/CPU_0/U0/Registers_reg[15][10]
  -------------------------------------------------------------------
                         required time                         22.550    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Registers_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.918ns  (logic 1.145ns (9.608%)  route 10.773ns (90.392%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.712     3.006    Setup_i/CPU_0/U0/clk
    SLICE_X56Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.456     3.462 r  Setup_i/CPU_0/U0/state_reg[3]/Q
                         net (fo=180, routed)         6.454     9.916    Setup_i/CPU_0/U0/state_reg_n_0_[3]
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.153    10.069 r  Setup_i/CPU_0/U0/Registers[15][63]_i_7/O
                         net (fo=81, routed)          4.318    14.388    Setup_i/CPU_0/U0/Registers[15][63]_i_7_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.327    14.715 r  Setup_i/CPU_0/U0/Registers[15][0]_i_2/O
                         net (fo=1, routed)           0.000    14.715    Setup_i/CPU_0/U0/Registers[15][0]_i_2_n_0
    SLICE_X46Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    14.924 r  Setup_i/CPU_0/U0/Registers_reg[15][0]_i_1/O
                         net (fo=1, routed)           0.000    14.924    Setup_i/CPU_0/U0/Registers_reg[15][0]_i_1_n_0
    SLICE_X46Y22         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.480    22.660    Setup_i/CPU_0/U0/clk
    SLICE_X46Y22         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][0]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X46Y22         FDCE (Setup_fdce_C_D)        0.113    22.599    Setup_i/CPU_0/U0/Registers_reg[15][0]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/CIR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Argument1_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.139ns  (logic 1.698ns (13.988%)  route 10.441ns (86.012%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.650     2.944    Setup_i/CPU_0/U0/clk
    SLICE_X47Y26         FDCE                                         r  Setup_i/CPU_0/U0/CIR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     3.400 f  Setup_i/CPU_0/U0/CIR_reg[1]/Q
                         net (fo=143, routed)         2.975     6.375    Setup_i/CPU_0/U0/CIR_reg_n_0_[1]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.152     6.527 r  Setup_i/CPU_0/U0/Registers[14][31]_i_13/O
                         net (fo=128, routed)         6.135    12.662    Setup_i/CPU_0/U0/Registers[14][31]_i_13_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I1_O)        0.326    12.988 r  Setup_i/CPU_0/U0/Argument1[36]_i_10/O
                         net (fo=1, routed)           0.466    13.454    Setup_i/CPU_0/U0/Argument1[36]_i_10_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.578 r  Setup_i/CPU_0/U0/Argument1[36]_i_7/O
                         net (fo=1, routed)           0.436    14.014    Setup_i/CPU_0/U0/Argument1__0[36]
    SLICE_X23Y43         LUT5 (Prop_lut5_I2_O)        0.124    14.138 r  Setup_i/CPU_0/U0/Argument1[36]_i_4/O
                         net (fo=1, routed)           0.000    14.138    Setup_i/CPU_0/U0/Argument1[36]_i_4_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    14.355 r  Setup_i/CPU_0/U0/Argument1_reg[36]_i_2/O
                         net (fo=1, routed)           0.429    14.784    Setup_i/CPU_0/U0/Argument1_reg[36]_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.299    15.083 r  Setup_i/CPU_0/U0/Argument1[36]_i_1/O
                         net (fo=1, routed)           0.000    15.083    Setup_i/CPU_0/U0/Argument1[36]_i_1_n_0
    SLICE_X22Y43         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.578    22.757    Setup_i/CPU_0/U0/clk
    SLICE_X22Y43         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[36]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X22Y43         FDCE (Setup_fdce_C_D)        0.077    22.762    Setup_i/CPU_0/U0/Argument1_reg[36]
  -------------------------------------------------------------------
                         required time                         22.762    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Registers_reg[15][32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.706ns  (logic 0.936ns (7.996%)  route 10.770ns (92.004%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.712     3.006    Setup_i/CPU_0/U0/clk
    SLICE_X56Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.456     3.462 r  Setup_i/CPU_0/U0/state_reg[3]/Q
                         net (fo=180, routed)         6.454     9.916    Setup_i/CPU_0/U0/state_reg_n_0_[3]
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.153    10.069 r  Setup_i/CPU_0/U0/Registers[15][63]_i_7/O
                         net (fo=81, routed)          4.315    14.385    Setup_i/CPU_0/U0/Registers[15][63]_i_7_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I1_O)        0.327    14.712 r  Setup_i/CPU_0/U0/Registers[15][32]_i_1/O
                         net (fo=1, routed)           0.000    14.712    Setup_i/CPU_0/U0/Registers[15][32]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.490    22.670    Setup_i/CPU_0/U0/clk
    SLICE_X48Y38         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[15][32]/C
                         clock pessimism              0.129    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X48Y38         FDCE (Setup_fdce_C_D)        0.031    22.527    Setup_i/CPU_0/U0/Registers_reg[15][32]
  -------------------------------------------------------------------
                         required time                         22.527    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.890ns (7.720%)  route 10.639ns (92.280%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.714     3.008    Setup_i/CPU_0/U0/clk
    SLICE_X54Y28         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     3.526 r  Setup_i/CPU_0/U0/state_reg[1]_rep__0/Q
                         net (fo=111, routed)         5.233     8.759    Setup_i/CPU_0/U0/state_reg[1]_rep__0_n_0
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.883 f  Setup_i/CPU_0/U0/Argument2[63]_i_7/O
                         net (fo=41, routed)          4.103    12.986    Setup_i/CPU_0/U0/Argument2[63]_i_7_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.110 r  Setup_i/CPU_0/U0/state[4]_i_5/O
                         net (fo=1, routed)           0.703    13.812    Setup_i/CPU_0/U0/state[4]_i_5_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.936 r  Setup_i/CPU_0/U0/state[4]_i_1/O
                         net (fo=11, routed)          0.601    14.537    Setup_i/CPU_0/U0/state[4]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.468    22.647    Setup_i/CPU_0/U0/clk
    SLICE_X53Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[1]/C
                         clock pessimism              0.230    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.205    22.370    Setup_i/CPU_0/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 Setup_i/CPU_0/U0/state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/state_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.890ns (7.720%)  route 10.639ns (92.280%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.714     3.008    Setup_i/CPU_0/U0/clk
    SLICE_X54Y28         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     3.526 r  Setup_i/CPU_0/U0/state_reg[1]_rep__0/Q
                         net (fo=111, routed)         5.233     8.759    Setup_i/CPU_0/U0/state_reg[1]_rep__0_n_0
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.883 f  Setup_i/CPU_0/U0/Argument2[63]_i_7/O
                         net (fo=41, routed)          4.103    12.986    Setup_i/CPU_0/U0/Argument2[63]_i_7_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.110 r  Setup_i/CPU_0/U0/state[4]_i_5/O
                         net (fo=1, routed)           0.703    13.812    Setup_i/CPU_0/U0/state[4]_i_5_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.936 r  Setup_i/CPU_0/U0/state[4]_i_1/O
                         net (fo=11, routed)          0.601    14.537    Setup_i/CPU_0/U0/state[4]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.468    22.647    Setup_i/CPU_0/U0/clk
    SLICE_X53Y27         FDCE                                         r  Setup_i/CPU_0/U0/state_reg[1]_rep/C
                         clock pessimism              0.230    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.205    22.370    Setup_i/CPU_0/U0/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  7.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.240%)  route 0.220ns (59.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.551     0.887    Setup_i/CPU_0/U0/clk
    SLICE_X32Y25         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDCE (Prop_fdce_C_Q)         0.148     1.035 r  Setup_i/CPU_0/U0/bram_dout_reg[9]/Q
                         net (fo=2, routed)           0.220     1.254    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y5          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.860     1.226    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.946    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.189    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.302%)  route 0.282ns (66.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.587     0.923    Setup_i/CPU_0/U0/clk
    SLICE_X23Y19         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     1.064 r  Setup_i/CPU_0/U0/bram_dout_reg[38]/Q
                         net (fo=2, routed)           0.282     1.346    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y2          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.900     1.266    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.280    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.199%)  route 0.265ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.555     0.891    Setup_i/CPU_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  Setup_i/CPU_0/U0/bram_dout_reg[18]/Q
                         net (fo=2, routed)           0.265     1.320    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y3          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.863     1.229    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.949    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.245    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.238%)  route 0.229ns (60.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.555     0.891    Setup_i/CPU_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.148     1.039 r  Setup_i/CPU_0/U0/bram_dout_reg[19]/Q
                         net (fo=2, routed)           0.229     1.268    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y4          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.857     1.223    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.943    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.186    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.171%)  route 0.270ns (67.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.587     0.923    Setup_i/CPU_0/U0/clk
    SLICE_X23Y19         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.128     1.051 r  Setup_i/CPU_0/U0/bram_dout_reg[39]/Q
                         net (fo=2, routed)           0.270     1.320    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.900     1.266    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.226    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.112%)  route 0.271ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.588     0.924    Setup_i/CPU_0/U0/clk
    SLICE_X23Y18         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.128     1.052 r  Setup_i/CPU_0/U0/bram_dout_reg[37]/Q
                         net (fo=2, routed)           0.271     1.322    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y2          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.900     1.266    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.226    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.818%)  route 0.265ns (64.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.582     0.918    Setup_i/CPU_0/U0/clk
    SLICE_X22Y25         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.148     1.066 r  Setup_i/CPU_0/U0/bram_dout_reg[31]/Q
                         net (fo=2, routed)           0.265     1.331    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y6          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.898     1.264    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.225    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.092%)  route 0.361ns (71.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.582     0.918    Setup_i/CPU_0/U0/clk
    SLICE_X25Y20         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  Setup_i/CPU_0/U0/bram_dout_reg[44]/Q
                         net (fo=2, routed)           0.361     1.419    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.896     1.262    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.999    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.295    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/bram_dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.883%)  route 0.306ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.578     0.914    Setup_i/CPU_0/U0/clk
    SLICE_X30Y23         FDCE                                         r  Setup_i/CPU_0/U0/bram_dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  Setup_i/CPU_0/U0/bram_dout_reg[16]/Q
                         net (fo=2, routed)           0.306     1.384    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y4          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.857     1.223    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.960    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.256    Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Setup_i/CPU_0/U0/Argument1_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Setup_i/CPU_0/U0/Argument3_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.951%)  route 0.278ns (57.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.553     0.889    Setup_i/CPU_0/U0/clk
    SLICE_X50Y50         FDCE                                         r  Setup_i/CPU_0/U0/Argument1_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Setup_i/CPU_0/U0/Argument1_reg[51]/Q
                         net (fo=14, routed)          0.278     1.330    Setup_i/CPU_0/U0/Argument1_reg_n_0_[51]
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.375 r  Setup_i/CPU_0/U0/Argument3[51]_i_1/O
                         net (fo=1, routed)           0.000     1.375    Setup_i/CPU_0/U0/Argument3[51]
    SLICE_X49Y50         FDCE                                         r  Setup_i/CPU_0/U0/Argument3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.825     1.191    Setup_i/CPU_0/U0/clk
    SLICE_X49Y50         FDCE                                         r  Setup_i/CPU_0/U0/Argument3_reg[51]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.091     1.247    Setup_i/CPU_0/U0/Argument3_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1   Setup_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y49  Setup_i/AXI_Master_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y46  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Setup_i/IOController_0/U0/LED0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.991ns (70.460%)  route 1.673ns (29.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.860     3.154    Setup_i/IOController_0/U0/clk
    SLICE_X113Y63        FDRE                                         r  Setup_i/IOController_0/U0/LED0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.456     3.610 r  Setup_i/IOController_0/U0/LED0_reg/Q
                         net (fo=1, routed)           1.673     5.283    led_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.535     8.818 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     8.818    led
    P20                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Setup_i/IOController_0/U0/LED0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.376ns (80.754%)  route 0.328ns (19.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.632     0.968    Setup_i/IOController_0/U0/clk
    SLICE_X113Y63        FDRE                                         r  Setup_i/IOController_0/U0/LED0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  Setup_i/IOController_0/U0/LED0_reg/Q
                         net (fo=1, routed)           0.328     1.437    led_OBUF
    P20                  OBUF (Prop_obuf_I_O)         1.235     2.672 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.672    led
    P20                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          1950 Endpoints
Min Delay          1950 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[18][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 0.124ns (0.478%)  route 25.804ns (99.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.880    25.928    Setup_i/CPU_0/U0/reset
    SLICE_X46Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[18][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X46Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[18][1]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 0.124ns (0.478%)  route 25.804ns (99.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.880    25.928    Setup_i/CPU_0/U0/reset
    SLICE_X47Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X47Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[4][0]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[4][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 0.124ns (0.478%)  route 25.804ns (99.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.880    25.928    Setup_i/CPU_0/U0/reset
    SLICE_X47Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X47Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[4][1]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[4][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 0.124ns (0.478%)  route 25.804ns (99.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.880    25.928    Setup_i/CPU_0/U0/reset
    SLICE_X47Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X47Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[4][2]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.928ns  (logic 0.124ns (0.478%)  route 25.804ns (99.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.880    25.928    Setup_i/CPU_0/U0/reset
    SLICE_X47Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X47Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[4][3]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[12][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.638ns  (logic 0.124ns (0.484%)  route 25.514ns (99.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.591    25.638    Setup_i/CPU_0/U0/reset
    SLICE_X44Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X44Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[12][1]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[12][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.638ns  (logic 0.124ns (0.484%)  route 25.514ns (99.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.591    25.638    Setup_i/CPU_0/U0/reset
    SLICE_X44Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X44Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[12][4]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.634ns  (logic 0.124ns (0.484%)  route 25.510ns (99.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.586    25.634    Setup_i/CPU_0/U0/reset
    SLICE_X45Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X45Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[1][0]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.634ns  (logic 0.124ns (0.484%)  route 25.510ns (99.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.586    25.634    Setup_i/CPU_0/U0/reset
    SLICE_X45Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X45Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[1][1]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/CPU_0/U0/Registers_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        25.634ns  (logic 0.124ns (0.484%)  route 25.510ns (99.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          3.923     3.923    Setup_i/util_vector_logic_0/Op1[0]
    SLICE_X17Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Setup_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1739, routed)       21.586    25.634    Setup_i/CPU_0/U0/reset
    SLICE_X45Y23         FDCE                                         f  Setup_i/CPU_0/U0/Registers_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        1.479     2.658    Setup_i/CPU_0/U0/clk
    SLICE_X45Y23         FDCE                                         r  Setup_i/CPU_0/U0/Registers_reg[1][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            Setup_i/IOController_0/U0/LED0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.221ns (27.706%)  route 0.578ns (72.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF_inst/O
                         net (fo=1, routed)           0.578     0.799    Setup_i/IOController_0/U0/BUT0
    SLICE_X113Y63        FDRE                                         r  Setup_i/IOController_0/U0/LED0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.903     1.269    Setup_i/IOController_0/U0/clk
    SLICE_X113Y63        FDRE                                         r  Setup_i/IOController_0/U0/LED0_reg/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.286%)  route 1.324ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.199     1.369    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[14]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.286%)  route 1.324ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.199     1.369    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[27]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.286%)  route 1.324ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.199     1.369    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[29]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.286%)  route 1.324ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.199     1.369    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[3]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.286%)  route 1.324ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.199     1.369    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[5]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.286%)  route 1.324ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.199     1.369    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X17Y49         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[8]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.045ns (3.285%)  route 1.325ns (96.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.200     1.370    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X18Y48         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X18Y48         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[16]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.045ns (3.285%)  route 1.325ns (96.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.200     1.370    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X18Y48         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X18Y48         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[17]/C

Slack:                    inf
  Source:                 Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.045ns (3.285%)  route 1.325ns (96.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=23, routed)          1.125     1.125    Setup_i/AXI_Master_0/U0/lopt
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1/O
                         net (fo=32, routed)          0.200     1.370    Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0
    SLICE_X18Y48         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Setup_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Setup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Setup_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2013, routed)        0.866     1.232    Setup_i/AXI_Master_0/U0/clk
    SLICE_X18Y48         FDRE                                         r  Setup_i/AXI_Master_0/U0/M_AXI_ARADDR_reg[18]/C





