5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd hier1.vcd -o hier1.cdd -v hier1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" hier1.v 1 14 1
2 1 3 f0013 1 1 1004 0 0 2 1 foo.a
2 2 3 b000b 0 1 1410 0 0 2 1 a
2 3 3 b0013 2 36 6 1 2
1 a 3 6000b 1 0 1 0 2 17 3 3 0 0 0
4 3 f 3 3
3 0 bar "main.foo" hier1.v 17 30 1
2 4 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 5 25 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 19 87000a 1 0 1 0 2 17 0 3 0 0 0
4 4 1 0 0
4 5 1 0 0
3 1 bar.$u1 "main.foo.$u1" hier1.v 0 23 1
2 6 22 50009 1 0 21004 0 0 2 16 0 0
2 7 22 10001 0 1 1410 0 0 2 1 a
2 8 22 10009 1 37 16 6 7
4 8 11 0 0
3 1 bar.$u2 "main.foo.$u2" hier1.v 0 28 1
2 9 26 20002 1 0 1008 0 0 32 48 5 0
2 10 26 10002 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 11 0 0 0
4 10 11 11 0
3 1 main.$u0 "main.$u0" hier1.v 0 12 1
