
          Lattice Mapping Report File for Design Module 'Key_Table'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     buttonInput_impl1.ngd -o buttonInput_impl1_map.ncd -pr
     buttonInput_impl1.prf -mp buttonInput_impl1.mrp -lpf
     C:/Users/10352/vhdl-labs/lab1_button_input/impl1/buttonInput_impl1.lpf -lpf
     C:/Users/10352/vhdl-labs/lab1_button_input/buttonInput.lpf -c 0 -gui
     -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  11/17/20  15:39:27

Design Summary
--------------

   Number of registers:     58 out of  4635 (1%)
      PFU registers:           58 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        73 out of  2160 (3%)
      SLICEs as Logic/ROM:     73 out of  2160 (3%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:          8 out of  2160 (0%)
   Number of LUT4s:        145 out of  4320 (3%)
      Number used as logic LUTs:        129
      Number used as distributed RAM:     0
      Number used as ripple logic:       16
      Number used as shift registers:     0
   Number of PIO sites used: 25 + 4(JTAG) out of 105 (28%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net apa: 21 loads, 19 rising, 2 falling (Driver: apa_77 )
     Net clk_c: 11 loads, 11 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  Key_Table                                     Date:  11/17/20  15:39:27

Design Summary (cont)
---------------------
   Number of Clock Enables:  9
     Net apa_enable_8: 2 loads, 2 LSLICEs
     Net a_to_g_6__N_78: 4 loads, 4 LSLICEs
     Net apa_enable_5: 2 loads, 2 LSLICEs
     Net apa_N_10: 1 loads, 1 LSLICEs
     Net clk_c_enable_1: 1 loads, 1 LSLICEs
     Net key_out_15__N_45: 2 loads, 2 LSLICEs
     Net key_out_15__N_55: 2 loads, 2 LSLICEs
     Net key_out_15__N_50: 2 loads, 2 LSLICEs
     Net key_out_15__N_60: 2 loads, 2 LSLICEs
   Number of LSRs:  4
     Net n319: 3 loads, 3 LSLICEs
     Net apa_N_10: 1 loads, 1 LSLICEs
     Net num_cnt_2: 2 loads, 2 LSLICEs
     Net n359: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net key_out_11: 15 loads
     Net key_out_5: 13 loads
     Net key_out_8: 13 loads
     Net num_cnt_0: 13 loads
     Net key_out_0: 12 loads
     Net key_out_4: 12 loads
     Net key_out_9: 12 loads
     Net num_cnt_1: 12 loads
     Net key_out_1: 11 loads
     Net key_out_10: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| ROW[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ROW[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ROW[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ROW[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| a_to_g[6]           | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  Key_Table                                     Date:  11/17/20  15:39:27

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| a_to_g[5]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| a_to_g[4]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| a_to_g[3]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| a_to_g[2]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| a_to_g[1]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| a_to_g[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_four[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_four[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_four[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_four[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| COL[3]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| COL[2]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| COL[1]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| COL[0]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| button_four[3]      | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| button_four[2]      | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| button_four[1]      | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| button_four[0]      | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal apa_N_6 was merged into signal apa
Signal VCC_net undriven or does not drive anything - clipped.
Signal clk_cnt_148_add_4_15/S1 undriven or does not drive anything - clipped.
Signal clk_cnt_148_add_4_15/CO undriven or does not drive anything - clipped.
Signal clk_cnt_148_add_4_1/S0 undriven or does not drive anything - clipped.
Signal clk_cnt_148_add_4_1/CI undriven or does not drive anything - clipped.
Block i2068 was optimized away.

     

                                    Page 3




Design:  Key_Table                                     Date:  11/17/20  15:39:27


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 49 MB
        



















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
