#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 7;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a29c545450 .scope module, "ClockP" "ClockP" 2 132;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55a29c540c90 .param/l "FIRST" 0 2 136, +C4<00000000000000000000000000000000>;
P_0x55a29c540cd0 .param/real "PERIOD" 0 2 134, Cr<m4c4b400000000000gfd9>; value=1.00000e+07
P_0x55a29c540d10 .param/l "T0" 0 2 137, +C4<00000000000000000000000000000000>;
P_0x55a29c540d50 .param/real "T_ON" 0 2 135, Cr<m4c4b400000000000gfd8>; value=5.00000e+06
v0x55a29c545ff0_0 .var "clk", 0 0;
v0x55a29c565a70_0 .var "delay1", 0 0;
v0x55a29c565b30_0 .var "delay2", 0 0;
v0x55a29c565c00_0 .var "init", 0 0;
S_0x55a29c545e20 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 161, 2 161 0, S_0x55a29c545450;
 .timescale -7 -7;
S_0x55a29c5455d0 .scope module, "ClockT" "ClockT" 2 74;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55a29c545750 .param/l "FIRST" 0 2 79, +C4<00000000000000000000000000000000>;
P_0x55a29c545790 .param/l "T0" 0 2 80, +C4<00000000000000000000000000000000>;
P_0x55a29c5457d0 .param/real "T_OFF" 0 2 78, Cr<m4c4b400000000000gfd8>; value=5.00000e+06
P_0x55a29c545810 .param/real "T_ON" 0 2 77, Cr<m4c4b400000000000gfd8>; value=5.00000e+06
v0x55a29c565ed0_0 .var "clk", 0 0;
v0x55a29c565fb0_0 .var "delay1", 0 0;
v0x55a29c566070_0 .var "delay2", 0 0;
v0x55a29c566140_0 .var "init", 0 0;
S_0x55a29c565d00 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 104, 2 104 0, S_0x55a29c5455d0;
 .timescale -7 -7;
S_0x55a29c545860 .scope module, "clocks_tests" "clocks_tests" 3 40;
 .timescale -7 -7;
v0x55a29c566ad0_0 .net "clkd", 0 0, v0x55a29c5668f0_0;  1 drivers
v0x55a29c566ba0_0 .var "dummy", 0 0;
v0x55a29c566c40_0 .var "dumpfile_path", 512 0;
S_0x55a29c566240 .scope module, "clock1" "ClockD" 3 46, 2 13 0, S_0x55a29c545860;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55a29c566410 .param/real "DUTY" 0 2 17, Cr<m4000000000000000gfc1>; value=0.500000
P_0x55a29c566450 .param/l "FIRST" 0 2 16, +C4<00000000000000000000000000000000>;
P_0x55a29c566490 .param/real "PERIOD" 0 2 15, Cr<m4c4b400000000000gfd9>; value=1.00000e+07
P_0x55a29c5664d0 .param/l "T0" 0 2 18, +C4<00000000000000000000000000000000>;
v0x55a29c5668f0_0 .var "clk", 0 0;
v0x55a29c5669d0_0 .var "init", 0 0;
S_0x55a29c566700 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 41, 2 41 0, S_0x55a29c566240;
 .timescale -7 -7;
S_0x55a29c5459e0 .scope module, "counter" "counter" 4 1;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "enable"
P_0x55a29c537c40 .param/l "WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
o0x7fb87b7e92e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a29c566d90_0 .net "clk", 0 0, o0x7fb87b7e92e8;  0 drivers
o0x7fb87b7e9318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a29c566e70_0 .net "enable", 0 0, o0x7fb87b7e9318;  0 drivers
v0x55a29c566f30_0 .var "out", 7 0;
o0x7fb87b7e9378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a29c567020_0 .net "reset", 0 0, o0x7fb87b7e9378;  0 drivers
E_0x55a29c530020 .event edge, v0x55a29c567020_0;
E_0x55a29c538510 .event posedge, v0x55a29c566d90_0;
S_0x55a29c545bb0 .scope module, "delay" "delay" 5 2;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
P_0x55a29c545d30 .param/real "GRILLA" 0 5 3, Cr<m4000000000000000gfc2>; value=1.00000
o0x7fb87b7e9468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a29c537b30/d .functor BUFZ 1, o0x7fb87b7e9468, C4<0>, C4<0>, C4<0>;
L_0x55a29c537b30 .delay 1 (2000,3000,2000) L_0x55a29c537b30/d;
v0x55a29c567190_0 .net "in", 0 0, o0x7fb87b7e9468;  0 drivers
v0x55a29c567270_0 .net "out", 0 0, L_0x55a29c537b30;  1 drivers
    .scope S_0x55a29c545450;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c565c00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55a29c545450;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c565a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c565b30_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55a29c545450;
T_2 ;
    %fork t_1, S_0x55a29c545e20;
    %jmp t_0;
    .scope S_0x55a29c545e20;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a29c545ff0_0, 0;
    %load/vec4 v0x55a29c565c00_0;
    %nor/r;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a29c565c00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a29c565c00_0, 0, 1;
T_2.1 ;
    %load/vec4 v0x55a29c565a70_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a29c545ff0_0, 0;
    %load/vec4 v0x55a29c565b30_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x55a29c545450;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a29c5455d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c566140_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55a29c5455d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c565fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c566070_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55a29c5455d0;
T_5 ;
    %fork t_3, S_0x55a29c565d00;
    %jmp t_2;
    .scope S_0x55a29c565d00;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a29c565ed0_0, 0;
    %load/vec4 v0x55a29c566140_0;
    %nor/r;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a29c566140_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a29c566140_0, 0, 1;
T_5.1 ;
    %load/vec4 v0x55a29c565fb0_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a29c565ed0_0, 0;
    %load/vec4 v0x55a29c566070_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x55a29c5455d0;
t_2 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a29c566240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a29c5669d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55a29c566240;
T_7 ;
    %fork t_5, S_0x55a29c566700;
    %jmp t_4;
    .scope S_0x55a29c566700;
t_5 ;
    %vpi_call 2 53 "$display", "Starting delay1" {0 0 0};
    %vpi_call 2 58 "$display", "Starting delay2" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a29c5668f0_0, 0;
    %delay 10, 0;
    %end;
    .scope S_0x55a29c566240;
t_4 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a29c545860;
T_8 ;
    %delay 15, 0;
    %vpi_call 3 54 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55a29c545860;
T_9 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x55a29c566c40_0, 0, 513;
    %end;
    .thread T_9;
    .scope S_0x55a29c545860;
T_10 ;
    %vpi_func 3 61 "$value$plusargs" 32, "VCD_PATH=%s", v0x55a29c566c40_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x55a29c566ba0_0, 0, 1;
    %vpi_call 3 62 "$dumpfile", v0x55a29c566c40_0 {0 0 0};
    %vpi_call 3 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a29c545860 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55a29c5459e0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a29c566f30_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x55a29c5459e0;
T_12 ;
    %wait E_0x55a29c538510;
    %load/vec4 v0x55a29c566e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55a29c566f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a29c566f30_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a29c5459e0;
T_13 ;
    %wait E_0x55a29c530020;
    %load/vec4 v0x55a29c567020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v0x55a29c566f30_0;
    %jmp T_13.1;
T_13.0 ;
    %deassign v0x55a29c566f30_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/clock_lib.v";
    "src/main.v";
    "src/counter.v";
    "src/delay.v";
