
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185169                       # Simulator instruction rate (inst/s)
host_op_rate                                   235167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237903                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377684                       # Number of bytes of host memory used
host_seconds                                 43317.68                       # Real time elapsed on the host
sim_insts                                  8021086213                       # Number of instructions simulated
sim_ops                                   10186876889                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       159232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       318336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       292736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       193536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       293376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1559808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       492544                       # Number of bytes written to this memory
system.physmem.bytes_written::total            492544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2487                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2287                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2292                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12186                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3848                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3848                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15451275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       471984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       397460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     30890128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28406001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       385040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18780006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       447143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28468104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151357903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       471984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       397460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       385040                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       447143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3515041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47794618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47794618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47794618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15451275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       471984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       397460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     30890128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28406001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       385040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18780006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       447143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28468104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199152521                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983299                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577709     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991508                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262508     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824634                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528240     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1948208                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1596936                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       192866                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       817246                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          759924                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          200600                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8752                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18631876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11076066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1948208                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       960524                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2435518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         546685                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        981882                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1149074                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       191373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22399924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19964406     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          263566      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          304930      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          168268      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191235      0.85%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          107433      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           73214      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          188606      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1138266      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22399924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078833                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448183                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18477662                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1139387                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2414457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19805                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        348611                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       316536                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2037                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13520218                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10595                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        348611                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18508248                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         386719                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       668837                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2404690                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        82817                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13510824                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         20374                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        38689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18778849                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62906947                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62906947                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16027005                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2751799                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3591                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2027                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           225186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1293111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       703012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17870                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       155418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13488951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12752702                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18649                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1682774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3884217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22399924                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17026904     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2161497      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1162486      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       802171      3.58%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       701404      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358775      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        88547      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56173      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41967      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22399924                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3242     11.69%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12022     43.34%     55.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12476     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10672759     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       198976      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1561      0.01%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1181836      9.27%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       697570      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12752702                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516027                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27740                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     47951717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15175468                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12535714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12780442                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       230758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        15604                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        348611                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         342471                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13492577                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1293111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       703012                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       219770                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12560298                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1108627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       192404                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1805996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1757996                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697369                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508241                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12535981                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12535714                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7451062                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19509902                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507247                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381912                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9412685                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11548428                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1944370                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       193762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22051313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523707                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17332617     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2188533      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917465      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       550164      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381373      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       247031      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       128247      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102720      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       203163      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22051313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9412685                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11548428                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1749755                       # Number of memory references committed
system.switch_cpus1.commit.loads              1062351                       # Number of loads committed
system.switch_cpus1.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1652851                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10411365                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234987                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       203163                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35340883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27334258                       # The number of ROB writes
system.switch_cpus1.timesIdled                 287187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2313334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9412685                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11548428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9412685                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625527                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625527                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380876                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380876                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        56660622                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17399063                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12619255                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24713254                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2009776                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1644409                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198497                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       821147                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          789027                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207207                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8947                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19355837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11241656                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2009776                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       996234                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2344667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         543094                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        508787                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1185986                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20206931     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          108802      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172879      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          234801      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          241305      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          204384      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          114715      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          170956      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1096825      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081324                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454884                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19159092                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       707795                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2340220                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        341773                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       330632                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13792612                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        341773                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19211486                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         135891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       451185                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2291145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       120115                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13787042                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16976                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19237905                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64135996                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64135996                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16644522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2593383                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3388                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           361057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1291227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       698750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8123                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       242000                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13770078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13068492                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1987                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1542038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3690619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16964753     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2343612     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1173594      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       845923      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       670784      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       275852      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174309      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90495      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12276      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2501     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8009     36.66%     48.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11337     51.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10991109     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194951      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1184402      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       696394      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13068492                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528805                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48712416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15315574                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12869672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13090339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25968                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       209622                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10676                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        341773                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         107590                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11680                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13773505                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1291227                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       698750                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       111860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226899                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12886046                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1113901                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       182446                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1810236                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1830386                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            696335                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521422                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12869793                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12869672                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7388723                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19913555                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520760                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9703129                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11940044                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1833478                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17261927     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2476170     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       912839      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437182      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397958      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       213092      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165798      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84302      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       260557      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9703129                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11940044                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1769679                       # Number of memory references committed
system.switch_cpus2.commit.loads              1081605                       # Number of loads committed
system.switch_cpus2.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1721897                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10757794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245934                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       260557                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35722712                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27888834                       # The number of ROB writes
system.switch_cpus2.timesIdled                 295503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2161656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9703129                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11940044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9703129                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392629                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392629                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57995154                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17926956                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12785704                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2214312                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1843056                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202847                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       847855                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          809699                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          238159                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9512                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19254805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12143479                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2214312                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1047858                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2531660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         566297                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        956010                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          649                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1197397                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       193879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23104769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.646206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.018134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20573109     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          155152      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          195403      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          310849      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          130705      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          168744      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          195359      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           90346      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1285102      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23104769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089600                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491375                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19141914                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1080707                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2519619                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1215                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        361312                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       337401                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14847994                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        361312                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19161836                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          61959                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       964110                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2500874                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        54674                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14756291                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7780                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        38061                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20603495                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68618233                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68618233                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17208587                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3394896                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3565                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1857                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           193066                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1386194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       722551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8093                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       165228                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14405127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13808289                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        13911                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1770148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3625588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23104769                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597638                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319531                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17253449     74.67%     74.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2668593     11.55%     86.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1091430      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       611786      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       828165      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       255444      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       250466      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       134686      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10750      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23104769                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94574     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13125     10.93%     89.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12354     10.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11630965     84.23%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       188611      1.37%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1267046      9.18%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       719960      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13808289                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.558740                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120053                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008694                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50855311                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16178946                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13446024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13928342                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10144                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       267530                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11490                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        361312                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          47302                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6012                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14408714                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        11262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1386194                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       722551                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1858                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       233633                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13566262                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1245176                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       242027                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1965014                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1918318                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            719838                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548947                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13446110                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13446024                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8056025                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21644870                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544081                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372191                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10011965                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12337077                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2071686                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204350                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22743457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.542445                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.362113                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17519713     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2648143     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       961843      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       478064      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       438225      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       183505      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182243      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86595      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       245126      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22743457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10011965                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12337077                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1829725                       # Number of memory references committed
system.switch_cpus3.commit.loads              1118664                       # Number of loads committed
system.switch_cpus3.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1788087                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11107512                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254762                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       245126                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36907016                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29178854                       # The number of ROB writes
system.switch_cpus3.timesIdled                 294516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1608489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10011965                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12337077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10011965                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.468372                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.468372                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.405125                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.405125                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61036687                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18787416                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13726959                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1845127                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1664176                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        98610                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       706204                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          656274                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          101829                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4374                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19549316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11607161                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1845127                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       758103                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2293833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         310485                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1223398                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1123799                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        98957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23276010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.585059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.904538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20982177     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           81724      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          167489      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           70157      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          379655      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          339178      1.46%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           65658      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          137560      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1052412      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23276010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074661                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.469673                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19423758                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1350375                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2285387                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7256                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        209229                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       162516                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13609365                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1432                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        209229                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19445293                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1180978                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       101358                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2272605                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        66542                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13601312                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         29328                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        23911                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          416                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     15978924                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64055223                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64055223                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     14140098                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1838826                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1581                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          801                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           166427                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3205629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1620840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        14809                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        78944                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13572799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13040442                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7545                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1065404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2553038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23276010                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.560252                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.356106                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18630601     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1395755      6.00%     86.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1144851      4.92%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       495025      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       624656      2.68%     95.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       600338      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       340866      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        26944      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        16974      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23276010                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          32922     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        254893     86.34%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7405      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8184060     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       113986      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          780      0.01%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3124839     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1616777     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13040442                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527670                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             295220                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022639                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     49659659                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14640139                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12928112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13335662                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        23884                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       126326                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10864                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1147                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        209229                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1139806                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        18613                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13574395                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3205629                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1620840                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         12507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        56648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        58773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       115421                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12948842                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3114621                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        91600                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             4731206                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1695944                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1616585                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.523963                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12928555                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12928112                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6984548                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         13768490                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523125                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507285                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10493906                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12331930                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1243928                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       100544                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23066781                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534619                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.356852                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18590597     80.59%     80.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1636117      7.09%     87.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       766866      3.32%     91.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       757876      3.29%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       206327      0.89%     95.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       876734      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        65277      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        48083      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       118904      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23066781                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10493906                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12331930                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4689279                       # Number of memory references committed
system.switch_cpus4.commit.loads              3079303                       # Number of loads committed
system.switch_cpus4.commit.membars                784                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1628032                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10966460                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       119407                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       118904                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36523709                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27360976                       # The number of ROB writes
system.switch_cpus4.timesIdled                 427208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1437248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10493906                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12331930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10493906                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.355010                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.355010                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.424627                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.424627                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        64008959                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       15020949                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       16198776                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1909616                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1561942                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       189297                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       813531                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          752707                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          196187                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8522                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18544394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10827195                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1909616                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       948894                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2269051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         547873                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        528731                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1142358                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       190378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21696703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19427652     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          122997      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          194331      0.90%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          307619      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          128651      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          145047      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          152489      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           99766      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1118151      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21696703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077271                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438113                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18376008                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       698895                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2261804                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         5759                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        354235                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       312725                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13221968                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        354235                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18403562                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         185104                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       434259                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2240337                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        79204                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13212686                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1686                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         22559                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        29464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4063                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     18340169                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     61455175                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     61455175                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15640571                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2699579                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3298                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           239111                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1262465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       677231                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        20343                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       153881                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13192801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12484311                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16352                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1676176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3738726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          260                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21696703                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575401                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267870                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16431601     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2113027      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1156658      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       788263      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       735864      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       211696      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       164590      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        56329      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        38675      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21696703                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2969     12.78%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8870     38.19%     50.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11386     49.02%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10458537     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       197000      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1512      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1154813      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       672449      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12484311                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505167                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              23225                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001860                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46704902                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14872436                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12280512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12507536                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        37266                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       230290                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        20930                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          816                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        354235                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         127782                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11198                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13196125                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         3791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1262465                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       677231                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          8276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       109795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       108303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       218098                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12304494                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1086016                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       179817                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1758080                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1731420                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            672064                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.497890                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12280729                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12280512                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7181368                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18753960                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.496920                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382925                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9186989                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11260827                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1935335                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3046                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       192995                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21342468                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527625                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379937                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16768446     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2215136     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       863506      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       465187      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       347037      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       194222      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       120414      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       106784      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       261736      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21342468                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9186989                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11260827                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1688467                       # Number of memory references committed
system.switch_cpus5.commit.loads              1032168                       # Number of loads committed
system.switch_cpus5.commit.membars               1521                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1616301                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10147022                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       228799                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       261736                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34276842                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26746609                       # The number of ROB writes
system.switch_cpus5.timesIdled                 301716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3016555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9186989                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11260827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9186989                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.690028                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.690028                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.371743                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.371743                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        55485884                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17026684                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12330636                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3042                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                24712088                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1803323                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1615238                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       144788                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1210112                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1194341                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          104293                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4288                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19155874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10259262                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1803323                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1298634                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2286235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         479116                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        465485                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1160176                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       141721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22241146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.514746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.750578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19954911     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          354109      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          171495      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          350250      1.57%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          106352      0.48%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          325813      1.46%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           49520      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           80462      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          848234      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22241146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.072973                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.415152                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18992630                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       633426                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2281540                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1841                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        331705                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       164971                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1848                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      11427667                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4451                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        331705                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19011951                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         411782                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       161656                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2261983                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        62065                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      11410201                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8931                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        46407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     14900606                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     51637368                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     51637368                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12026778                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2873701                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1471                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          744                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           145978                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2103513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       323592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2241                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        73266                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          11349778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1475                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         10609831                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         6974                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2092434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4301891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22241146                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.477036                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.088156                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17591943     79.10%     79.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1435678      6.46%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1587779      7.14%     92.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       909052      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       460410      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       116499      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       133876      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3224      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2685      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22241146                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          17266     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7104     23.54%     80.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         5809     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8290257     78.14%     78.14% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        80173      0.76%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          728      0.01%     78.90% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.90% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.90% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1918311     18.08%     96.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       320362      3.02%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      10609831                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.429338                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              30179                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002844                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     43497961                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     13443718                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     10337007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      10640010                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8240                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       435412                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9107                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        331705                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         344436                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         7435                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     11351262                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2103513                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       323592                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          743                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        97490                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        55796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       153286                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     10478686                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1892273                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       131145                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2212604                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1596247                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            320331                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.424031                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              10339805                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             10337007                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6263340                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         13468501                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.418298                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.465036                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8244140                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9243187                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2108415                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       143693                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21909441                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.421881                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.292605                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18487739     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1330543      6.07%     90.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       868068      3.96%     94.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       271006      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       458036      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        87134      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        54864      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        49916      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       302135      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21909441                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8244140                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9243187                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1982554                       # Number of memory references committed
system.switch_cpus6.commit.loads              1668069                       # Number of loads committed
system.switch_cpus6.commit.membars                732                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1421642                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8066404                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       111983                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       302135                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            32958882                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           23035288                       # The number of ROB writes
system.switch_cpus6.timesIdled                 434259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2470942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8244140                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9243187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8244140                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.997534                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.997534                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.333608                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.333608                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        48772964                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       13425443                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12206944                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1464                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1910264                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1562024                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       189331                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       813904                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          752441                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          196086                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8450                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18557342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10836864                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1910264                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       948527                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2270106                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         548378                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        522006                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1143014                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       190415                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21704427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19434321     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          122724      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          193685      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          307869      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          128595      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          144927      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          152744      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          100694      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1118868      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21704427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077297                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438504                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18387715                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       693412                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2262833                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5787                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        354678                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       313244                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13234207                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1603                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        354678                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18414871                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         188292                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       426473                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2241805                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78306                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13224799                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1943                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22450                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        29403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3409                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     18359209                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     61513712                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     61513712                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15655172                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2704030                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3361                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1845                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           239903                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1263166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       678031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20346                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       153614                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13205972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12496100                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16351                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1675952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3749203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21704427                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575740                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268199                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16434792     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2114792      9.74%     85.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1156614      5.33%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       790072      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       736488      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       212068      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       164510      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        56216      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        38875      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21704427                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3000     12.87%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8941     38.36%     51.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11365     48.76%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10468330     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       197141      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1155826      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       673289      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12496100                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505644                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23306                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46736280                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14885442                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12292629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12519406                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        36998                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       230073                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21137                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          806                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        354678                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         129554                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11469                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13209353                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1263166                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       678031                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1841                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       109700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       217960                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12316376                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1086484                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       179720                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1759393                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1733186                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            672909                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.498371                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12292853                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12292629                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7186946                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18771248                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.497410                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382870                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9195475                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11271234                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1938165                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       193049                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21349749                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527933                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380385                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16771752     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2216950     10.38%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       864507      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       465461      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       347411      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       194179      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       120299      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       106966      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       262224      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21349749                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9195475                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11271234                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1689984                       # Number of memory references committed
system.switch_cpus7.commit.loads              1033093                       # Number of loads committed
system.switch_cpus7.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1617802                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10156378                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       229003                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       262224                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34296872                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26773518                       # The number of ROB writes
system.switch_cpus7.timesIdled                 301457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3008831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9195475                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11271234                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9195475                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.687546                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.687546                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.372087                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.372087                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        55537735                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17042666                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12341616                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3046                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155150                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949289                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303236812                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353910918                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303236812                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353910918                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303236812                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353910918                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467958.043210                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516658.274453                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467958.043210                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516658.274453                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467958.043210                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516658.274453                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256688493                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304705752                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256688493                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304705752                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256688493                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304705752                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396124.217593                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444825.915328                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396124.217593                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444825.915328                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396124.217593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444825.915328                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1279                       # number of replacements
system.l21.tagsinuse                      4095.426932                       # Cycle average of tags in use
system.l21.total_refs                          345887                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5375                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.351070                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          149.355227                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.942613                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   563.577132                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3352.551960                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.036464                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007310                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.137592                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.818494                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3909                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3910                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2233                       # number of Writeback hits
system.l21.Writeback_hits::total                 2233                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3924                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3925                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3924                       # number of overall hits
system.l21.overall_hits::total                   3925                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1242                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1277                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1244                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1279                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1244                       # number of overall misses
system.l21.overall_misses::total                 1279                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     30060385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    618890759                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      648951144                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       837483                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       837483                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     30060385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    619728242                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       649788627                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     30060385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    619728242                       # number of overall miss cycles
system.l21.overall_miss_latency::total      649788627                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5151                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5187                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2233                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2233                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5168                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5204                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5168                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5204                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.241118                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.246192                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.240712                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.245772                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.240712                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.245772                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 498301.738325                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508184.137823                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 418741.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 418741.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 498173.827974                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508044.274433                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 498173.827974                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508044.274433                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 813                       # number of writebacks
system.l21.writebacks::total                      813                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1242                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1277                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1244                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1279                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1244                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1279                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    529139750                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    556674395                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       693133                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       693133                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    529832883                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    557367528                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    529832883                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    557367528                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241118                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.246192                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.240712                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.245772                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.240712                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.245772                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 426038.446055                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 435923.566954                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 346566.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 346566.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 425910.677653                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 435783.837373                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 425910.677653                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 435783.837373                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           824                       # number of replacements
system.l22.tagsinuse                      4095.370584                       # Cycle average of tags in use
system.l22.total_refs                          265097                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.914379                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.338612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.806431                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   392.387178                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3589.838363                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008498                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.095798                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.876425                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3084                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3086                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             959                       # number of Writeback hits
system.l22.Writeback_hits::total                  959                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3102                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3104                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3102                       # number of overall hits
system.l22.overall_hits::total                   3104                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          784                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          784                       # number of demand (read+write) misses
system.l22.demand_misses::total                   824                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          784                       # number of overall misses
system.l22.overall_misses::total                  824                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     36371135                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    356418717                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      392789852                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     36371135                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    356418717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       392789852                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     36371135                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    356418717                       # number of overall miss cycles
system.l22.overall_miss_latency::total      392789852                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3868                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3910                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          959                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              959                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3886                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3928                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3886                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3928                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.202689                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.210742                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201750                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.209776                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201750                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.209776                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454615.710459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 476686.713592                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 447                       # number of writebacks
system.l22.writebacks::total                      447                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          784                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          784                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          784                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    300127517                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    333626652                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    300127517                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    333626652                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    300127517                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    333626652                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.202689                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.210742                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.209776                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.209776                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 404886.713592                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           687                       # number of replacements
system.l23.tagsinuse                      4095.475802                       # Cycle average of tags in use
system.l23.total_refs                          252824                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4782                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.869929                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          122.475802                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    32.747839                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   313.624624                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3626.627537                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029901                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007995                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.076569                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.885407                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2973                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2975                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             936                       # number of Writeback hits
system.l23.Writeback_hits::total                  936                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2987                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2989                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2987                       # number of overall hits
system.l23.overall_hits::total                   2989                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          649                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  687                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          649                       # number of demand (read+write) misses
system.l23.demand_misses::total                   687                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          649                       # number of overall misses
system.l23.overall_misses::total                  687                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     54945524                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    291229264                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      346174788                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     54945524                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    291229264                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       346174788                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     54945524                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    291229264                       # number of overall miss cycles
system.l23.overall_miss_latency::total      346174788                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3622                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3662                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          936                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              936                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           14                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3636                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3676                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3636                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3676                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.179183                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.187602                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.178493                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.186888                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.178493                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.186888                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1445934.842105                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 448735.383667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 503893.432314                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1445934.842105                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 448735.383667                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 503893.432314                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1445934.842105                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 448735.383667                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 503893.432314                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 398                       # number of writebacks
system.l23.writebacks::total                      398                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          649                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             687                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          649                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              687                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          649                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             687                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     52216624                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    244600447                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    296817071                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     52216624                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    244600447                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    296817071                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     52216624                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    244600447                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    296817071                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179183                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.187602                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.178493                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.186888                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.178493                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.186888                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1374121.684211                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 376888.208012                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432048.138282                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1374121.684211                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 376888.208012                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432048.138282                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1374121.684211                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 376888.208012                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432048.138282                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2519                       # number of replacements
system.l24.tagsinuse                      4095.910006                       # Cycle average of tags in use
system.l24.total_refs                          324533                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6615                       # Sample count of references to valid blocks.
system.l24.avg_refs                         49.060166                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           12.543808                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    22.078727                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1189.524096                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2871.763375                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003062                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005390                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.290411                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.701114                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5011                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5012                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2140                       # number of Writeback hits
system.l24.Writeback_hits::total                 2140                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5017                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5018                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5017                       # number of overall hits
system.l24.overall_hits::total                   5018                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2487                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2519                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2487                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2519                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2487                       # number of overall misses
system.l24.overall_misses::total                 2519                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     31972896                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1303216311                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1335189207                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     31972896                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1303216311                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1335189207                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     31972896                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1303216311                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1335189207                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           33                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         7498                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               7531                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2140                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2140                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           33                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         7504                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                7537                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           33                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         7504                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               7537                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.331688                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.334484                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.331423                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.334218                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.331423                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.334218                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       999153                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 524011.383595                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 530047.323144                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       999153                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 524011.383595                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 530047.323144                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       999153                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 524011.383595                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 530047.323144                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 581                       # number of writebacks
system.l24.writebacks::total                      581                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2487                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2519                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2487                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2519                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2487                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2519                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     29674637                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1124596075                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1154270712                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     29674637                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1124596075                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1154270712                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     29674637                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1124596075                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1154270712                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.331688                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.334484                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.331423                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.334218                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.331423                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.334218                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 927332.406250                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 452189.817049                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 458225.768956                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 927332.406250                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 452189.817049                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 458225.768956                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 927332.406250                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 452189.817049                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 458225.768956                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2322                       # number of replacements
system.l25.tagsinuse                      4095.606383                       # Cycle average of tags in use
system.l25.total_refs                          324713                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6418                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.594110                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.381523                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.333563                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   879.860890                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3154.030408                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009126                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005941                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.214810                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.770027                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999904                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4413                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4414                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1404                       # number of Writeback hits
system.l25.Writeback_hits::total                 1404                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           12                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4425                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4426                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4425                       # number of overall hits
system.l25.overall_hits::total                   4426                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2287                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2321                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2287                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2321                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2287                       # number of overall misses
system.l25.overall_misses::total                 2321                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27708302                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1175449614                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1203157916                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27708302                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1175449614                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1203157916                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27708302                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1175449614                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1203157916                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         6700                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               6735                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1404                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1404                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           12                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         6712                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                6747                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         6712                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               6747                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.341343                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.344618                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.340733                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.344005                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.340733                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.344005                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 814950.058824                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513970.097945                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 518379.110728                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 814950.058824                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513970.097945                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 518379.110728                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 814950.058824                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513970.097945                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 518379.110728                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 495                       # number of writebacks
system.l25.writebacks::total                      495                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2287                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2321                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2287                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2321                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2287                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2321                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25267102                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1011217670                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1036484772                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25267102                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1011217670                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1036484772                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25267102                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1011217670                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1036484772                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.341343                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.344618                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.340733                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.344005                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.340733                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.344005                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 743150.058824                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442159.016178                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 446568.191297                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 743150.058824                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442159.016178                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 446568.191297                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 743150.058824                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442159.016178                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 446568.191297                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1543                       # number of replacements
system.l26.tagsinuse                      4095.850158                       # Cycle average of tags in use
system.l26.total_refs                          179373                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5639                       # Sample count of references to valid blocks.
system.l26.avg_refs                         31.809363                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.633460                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.412142                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   827.244098                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3189.560458                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013094                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006204                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.201964                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.778701                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999963                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3822                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3823                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             650                       # number of Writeback hits
system.l26.Writeback_hits::total                  650                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3828                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3829                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3828                       # number of overall hits
system.l26.overall_hits::total                   3829                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           31                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1513                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1544                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           31                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1513                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1544                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           31                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1513                       # number of overall misses
system.l26.overall_misses::total                 1544                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26727541                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    657744503                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      684472044                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26727541                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    657744503                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       684472044                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26727541                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    657744503                       # number of overall miss cycles
system.l26.overall_miss_latency::total      684472044                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           32                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5335                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5367                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          650                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              650                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           32                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5341                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5373                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           32                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5341                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5373                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.968750                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.283599                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.287684                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.968750                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.283280                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.287363                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.968750                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.283280                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.287363                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 862178.741935                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 434728.686715                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 443310.909326                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 862178.741935                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 434728.686715                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 443310.909326                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 862178.741935                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 434728.686715                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 443310.909326                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 224                       # number of writebacks
system.l26.writebacks::total                      224                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           31                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1513                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1544                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           31                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1513                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1544                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           31                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1513                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1544                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24500988                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    549086727                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    573587715                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24500988                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    549086727                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    573587715                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24500988                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    549086727                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    573587715                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.283599                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.287684                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.968750                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.283280                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.287363                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.968750                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.283280                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.287363                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 790354.451613                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 362912.575677                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 371494.634067                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 790354.451613                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 362912.575677                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 371494.634067                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 790354.451613                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 362912.575677                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 371494.634067                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2329                       # number of replacements
system.l27.tagsinuse                      4095.600539                       # Cycle average of tags in use
system.l27.total_refs                          324671                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6425                       # Sample count of references to valid blocks.
system.l27.avg_refs                         50.532451                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.372216                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.040871                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   871.375751                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3160.811701                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009124                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006358                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.212738                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.771683                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999902                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4376                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4377                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1399                       # number of Writeback hits
system.l27.Writeback_hits::total                 1399                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           12                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4388                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4389                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4388                       # number of overall hits
system.l27.overall_hits::total                   4389                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2292                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2328                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2292                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2328                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2292                       # number of overall misses
system.l27.overall_misses::total                 2328                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42750892                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1171234353                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1213985245                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42750892                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1171234353                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1213985245                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42750892                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1171234353                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1213985245                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6668                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6705                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1399                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1399                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           12                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6680                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6717                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6680                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6717                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.343731                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.347204                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.343114                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.346583                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.343114                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.346583                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1187524.777778                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 511009.752618                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 521471.325172                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1187524.777778                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 511009.752618                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 521471.325172                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1187524.777778                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 511009.752618                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 521471.325172                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 492                       # number of writebacks
system.l27.writebacks::total                      492                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2292                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2328                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2292                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2328                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2292                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2328                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     40165534                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1006583003                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1046748537                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     40165534                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1006583003                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1046748537                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     40165534                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1006583003                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1046748537                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.343731                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.347204                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.343114                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.346583                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.343114                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.346583                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1115709.277778                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 439172.339878                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 449634.251289                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1115709.277778                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 439172.339878                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 449634.251289                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1115709.277778                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 439172.339878                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 449634.251289                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1291027037                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1291027037                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297151451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297151451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297151451                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297151451                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139979.078066                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139979.078066                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139508.652506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139508.652506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139508.652506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139508.652506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501820215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501820215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502959010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502959010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502959010                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502959010                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139046.886949                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139046.886949                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138747.313103                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138747.313103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138747.313103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138747.313103                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.862124                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999368774                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929283.347490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.862124                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049459                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821894                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1149029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1149029                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1149029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1149029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1149029                       # number of overall hits
system.cpu1.icache.overall_hits::total        1149029                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33535053                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33535053                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33535053                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33535053                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33535053                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33535053                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1149074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1149074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1149074                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1149074                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1149074                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1149074                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 745223.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 745223.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 745223.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30436840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30436840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30436840                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 845467.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5168                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158003067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5424                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29130.358960                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.616495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.383505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       809856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         809856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       683539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683539                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1493395                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1493395                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1493395                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1493395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17819                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17819                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18318                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4106719132                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4106719132                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    224268889                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    224268889                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4330988021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4330988021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4330988021                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4330988021                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       827675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       827675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1511713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1511713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1511713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1511713                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021529                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000729                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230468.552220                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230468.552220                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 449436.651303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 449436.651303                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 236433.454580                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 236433.454580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 236433.454580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 236433.454580                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1642801                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 410700.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2233                       # number of writebacks
system.cpu1.dcache.writebacks::total             2233                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12668                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5151                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5168                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5168                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5168                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5168                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    885858946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    885858946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1826156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1826156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    887685102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    887685102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    887685102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    887685102                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171978.052029                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171978.052029                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 107420.941176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107420.941176                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.988534                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998098398                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1930557.829787                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.988534                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057674                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818892                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1185927                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1185927                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1185927                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1185927                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1185927                       # number of overall hits
system.cpu2.icache.overall_hits::total        1185927                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44027297                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44027297                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3886                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152129476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4142                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36728.507001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.036336                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.963664                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       815709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         815709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684794                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684794                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1500503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1500503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1500503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1500503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12487                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12487                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          104                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12591                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12591                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2282610885                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2282610885                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu2.dcache.writebacks::total              959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8705                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8705                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3886                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3886                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               489.691751                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1001205436                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2022637.244444                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.691751                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055596                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.784762                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1197336                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1197336                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1197336                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1197336                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1197336                       # number of overall hits
system.cpu3.icache.overall_hits::total        1197336                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     88148663                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     88148663                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     88148663                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     88148663                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     88148663                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     88148663                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1197396                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1197396                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1197396                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1197396                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1197396                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1197396                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000050                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000050                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1469144.383333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1469144.383333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1469144.383333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1469144.383333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1469144.383333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1469144.383333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       528436                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       264218                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     55393756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     55393756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     55393756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     55393756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     55393756                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     55393756                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1384843.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1384843.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1384843.900000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1384843.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1384843.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1384843.900000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3636                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148431434                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3892                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              38137.572970                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.296771                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.703229                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.860534                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.139466                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       953968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         953968                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       707520                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        707520                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1828                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1723                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1661488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1661488                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1661488                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1661488                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9244                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9244                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           57                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9301                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9301                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9301                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9301                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1265852522                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1265852522                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4714983                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4714983                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1270567505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1270567505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1270567505                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1270567505                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       963212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       963212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       707577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       707577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1670789                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1670789                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1670789                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1670789                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009597                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009597                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000081                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000081                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005567                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005567                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136937.745781                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136937.745781                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        82719                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        82719                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136605.473067                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136605.473067                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136605.473067                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136605.473067                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          936                       # number of writebacks
system.cpu3.dcache.writebacks::total              936                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5622                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5622                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           43                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5665                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5665                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5665                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5665                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3622                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3622                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           14                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3636                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3636                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3636                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3636                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    490577381                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    490577381                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       961526                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       961526                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    491538907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    491538907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    491538907                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    491538907                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135443.782717                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 135443.782717                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68680.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68680.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 135186.718097                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 135186.718097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 135186.718097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 135186.718097                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               565.852240                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1028839070                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1786178.940972                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    23.481905                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.370336                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.037631                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.869183                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.906814                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1123749                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1123749                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1123749                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1123749                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1123749                       # number of overall hits
system.cpu4.icache.overall_hits::total        1123749                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44937048                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44937048                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44937048                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44937048                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44937048                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44937048                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1123799                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1123799                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1123799                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1123799                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1123799                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1123799                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 898740.960000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 898740.960000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 898740.960000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 898740.960000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 898740.960000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 898740.960000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32305482                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32305482                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32305482                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32305482                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32305482                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32305482                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       978954                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       978954                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       978954                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       978954                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       978954                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       978954                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7504                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               405283903                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7760                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              52227.307088                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.047084                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.952916                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.433778                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.566222                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      2938776                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2938776                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1608367                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1608367                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          786                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          786                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          784                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4547143                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4547143                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4547143                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4547143                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        26894                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        26894                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           20                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        26914                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26914                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        26914                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26914                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   6503109119                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6503109119                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1573066                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1573066                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   6504682185                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6504682185                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   6504682185                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6504682185                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      2965670                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2965670                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1608387                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1608387                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4574057                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4574057                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4574057                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4574057                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009068                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009068                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005884                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005884                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005884                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005884                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 241805.202610                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 241805.202610                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78653.300000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78653.300000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 241683.963179                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 241683.963179                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 241683.963179                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 241683.963179                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2140                       # number of writebacks
system.cpu4.dcache.writebacks::total             2140                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        19396                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        19396                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        19410                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        19410                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        19410                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        19410                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7498                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7498                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7504                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7504                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7504                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7504                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1667972963                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1667972963                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       388873                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       388873                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1668361836                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1668361836                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1668361836                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1668361836                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001641                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001641                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001641                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001641                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 222455.716591                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 222455.716591                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64812.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64812.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 222329.668977                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 222329.668977                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 222329.668977                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 222329.668977                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.551244                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1003809985                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1912019.019048                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    27.551244                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.044153                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.829409                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1142304                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1142304                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1142304                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1142304                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1142304                       # number of overall hits
system.cpu5.icache.overall_hits::total        1142304                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     50737048                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     50737048                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     50737048                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     50737048                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     50737048                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     50737048                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1142358                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1142358                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1142358                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1142358                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1142358                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1142358                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 939574.962963                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 939574.962963                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 939574.962963                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 939574.962963                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 939574.962963                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 939574.962963                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28055996                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28055996                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28055996                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28055996                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28055996                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28055996                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 801599.885714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 801599.885714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 801599.885714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 801599.885714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 801599.885714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 801599.885714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6712                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166832217                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6968                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              23942.625861                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.108497                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.891503                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.887143                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.112857                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       790400                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         790400                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       653157                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        653157                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1731                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1731                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1521                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1521                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1443557                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1443557                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1443557                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1443557                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17484                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17484                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           72                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        17556                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         17556                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        17556                       # number of overall misses
system.cpu5.dcache.overall_misses::total        17556                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4058390914                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4058390914                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5885647                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5885647                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4064276561                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4064276561                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4064276561                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4064276561                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       807884                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       807884                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       653229                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       653229                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1461113                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1461113                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1461113                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1461113                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021642                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021642                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000110                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000110                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012015                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012015                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012015                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012015                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 232120.276481                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 232120.276481                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81745.097222                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81745.097222                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 231503.563511                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 231503.563511                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 231503.563511                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 231503.563511                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1404                       # number of writebacks
system.cpu5.dcache.writebacks::total             1404                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10784                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10784                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10844                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10844                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10844                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10844                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6700                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6700                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6712                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6712                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6712                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6712                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1484686364                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1484686364                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       773412                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       773412                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1485459776                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1485459776                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1485459776                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1485459776                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008293                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008293                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004594                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004594                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 221594.979701                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 221594.979701                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64451                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64451                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 221314.030989                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 221314.030989                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 221314.030989                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 221314.030989                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               552.513970                       # Cycle average of tags in use
system.cpu6.icache.total_refs               917887579                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1642017.135957                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.329191                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.184779                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042194                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843245                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.885439                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1160134                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1160134                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1160134                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1160134                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1160134                       # number of overall hits
system.cpu6.icache.overall_hits::total        1160134                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34375025                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34375025                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34375025                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34375025                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34375025                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34375025                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1160176                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1160176                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1160176                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1160176                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1160176                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1160176                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 818452.976190                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 818452.976190                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 818452.976190                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 818452.976190                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 818452.976190                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 818452.976190                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     27087354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     27087354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     27087354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     27087354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     27087354                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     27087354                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 846479.812500                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 846479.812500                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 846479.812500                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 846479.812500                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 846479.812500                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 846479.812500                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5340                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               204727869                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5596                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36584.679950                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   191.470541                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    64.529459                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.747932                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.252068                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1735080                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1735080                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       312976                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        312976                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          734                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          734                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          732                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          732                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2048056                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2048056                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2048056                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2048056                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18510                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18510                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18540                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18540                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18540                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18540                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4332183240                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4332183240                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2452838                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2452838                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4334636078                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4334636078                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4334636078                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4334636078                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1753590                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1753590                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       313006                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       313006                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          732                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          732                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2066596                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2066596                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2066596                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2066596                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010555                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010555                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000096                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008971                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008971                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008971                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008971                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234045.555916                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234045.555916                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81761.266667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81761.266667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 233799.141208                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 233799.141208                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 233799.141208                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 233799.141208                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          650                       # number of writebacks
system.cpu6.dcache.writebacks::total              650                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13175                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13175                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13199                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13199                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13199                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13199                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5335                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5335                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5341                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5341                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5341                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5341                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    920867792                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    920867792                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    921252392                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    921252392                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    921252392                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    921252392                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002584                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002584                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002584                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 172608.770759                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 172608.770759                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 172486.873619                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 172486.873619                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 172486.873619                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 172486.873619                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               519.016749                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003810637                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1904764.017078                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.211585                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.805164                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046813                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.784944                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831758                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1142956                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1142956                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1142956                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1142956                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1142956                       # number of overall hits
system.cpu7.icache.overall_hits::total        1142956                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total           58                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     66237979                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     66237979                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     66237979                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     66237979                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     66237979                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     66237979                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1143014                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1143014                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1143014                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1143014                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1143014                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1143014                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1142034.120690                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1142034.120690                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1142034.120690                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1142034.120690                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1142034.120690                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1142034.120690                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     43124652                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     43124652                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     43124652                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     43124652                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     43124652                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     43124652                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1165531.135135                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1165531.135135                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1165531.135135                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6680                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166833460                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6936                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24053.267013                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.916050                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.083950                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.886391                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.113609                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       790989                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         790989                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       653751                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        653751                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1789                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1523                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1444740                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1444740                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1444740                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1444740                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17329                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17329                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           67                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17396                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17396                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17396                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17396                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4037270509                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4037270509                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5327592                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5327592                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4042598101                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4042598101                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4042598101                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4042598101                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       808318                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       808318                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       653818                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       653818                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1462136                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1462136                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1462136                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1462136                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021438                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021438                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011898                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011898                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011898                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011898                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232977.696867                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232977.696867                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79516.298507                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79516.298507                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 232386.646413                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 232386.646413                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 232386.646413                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 232386.646413                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1399                       # number of writebacks
system.cpu7.dcache.writebacks::total             1399                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10661                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10661                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           55                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10716                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10716                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10716                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10716                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6668                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6668                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6680                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6680                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6680                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6680                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1478120373                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1478120373                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       774288                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       774288                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1478894661                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1478894661                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1478894661                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1478894661                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004569                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004569                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004569                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004569                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 221673.721206                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 221673.721206                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64524                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64524                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 221391.416317                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 221391.416317                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 221391.416317                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 221391.416317                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
