

================================================================
== Vitis HLS Report for 'syrk_Pipeline_lp4_lp5'
================================================================
* Date:           Fri Feb 21 05:32:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syrk
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4108|     4108|  20.540 us|  20.540 us|  4108|  4108|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4_lp5  |     4106|     4106|        12|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten85 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 18 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten85"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc80"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten85_load = load i13 %indvar_flatten85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 23 'load' 'indvar_flatten85_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.64ns)   --->   "%icmp_ln29 = icmp_eq  i13 %indvar_flatten85_load, i13 4096" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 25 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "%add_ln29_1 = add i13 %indvar_flatten85_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 26 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc83, void %for.body91.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 27 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln29 = add i7 %i_load, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 30 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.59ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j_load, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 31 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 32 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln29_1 = select i1 %icmp_ln30, i7 %add_ln29, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29]   --->   Operation 33 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln29_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 34 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %select_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 36 'zext' 'zext_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.74ns)   --->   "%add_ln32 = add i12 %tmp_s, i12 %zext_ln32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 37 'add' 'add_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i12 %add_ln32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 38 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln32_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 39 'getelementptr' 'buff_B_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buff_C_out_addr = getelementptr i32 %buff_C_out, i64 0, i64 %zext_ln32_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 40 'getelementptr' 'buff_C_out_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.64ns)   --->   "%buff_B_load = load i12 %buff_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 41 'load' 'buff_B_load' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %select_ln29, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 42 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln30 = store i13 %add_ln29_1, i13 %indvar_flatten85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln30 = store i7 %select_ln29_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 44 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln30 = store i7 %add_ln30, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 46 [1/2] (1.64ns)   --->   "%buff_B_load = load i12 %buff_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 46 'load' 'buff_B_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 47 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_B_load, i32 %beta_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 47 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 48 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_B_load, i32 %beta_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 48 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 49 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_B_load, i32 %beta_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 49 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (1.64ns)   --->   "%buff_C_out_load = load i12 %buff_C_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 50 'load' 'buff_C_out_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 51 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_B_load, i32 %beta_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 51 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/2] (1.64ns)   --->   "%buff_C_out_load = load i12 %buff_C_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 52 'load' 'buff_C_out_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 53 [5/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_C_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 53 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 54 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_C_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 54 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 55 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_C_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 55 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 56 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_C_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 56 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 57 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_C_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 57 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp4_lp5_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5]   --->   Operation 61 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.64ns)   --->   "%store_ln32 = store i32 %add1, i12 %buff_C_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32]   --->   Operation 62 'store' 'store_ln32' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_C_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000000000]
i                     (alloca           ) [ 0100000000000]
indvar_flatten85      (alloca           ) [ 0100000000000]
beta_read             (read             ) [ 0111111000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten85_load (load             ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
icmp_ln29             (icmp             ) [ 0111111111110]
add_ln29_1            (add              ) [ 0000000000000]
br_ln29               (br               ) [ 0000000000000]
j_load                (load             ) [ 0000000000000]
i_load                (load             ) [ 0000000000000]
add_ln29              (add              ) [ 0000000000000]
icmp_ln30             (icmp             ) [ 0000000000000]
select_ln29           (select           ) [ 0000000000000]
select_ln29_1         (select           ) [ 0000000000000]
trunc_ln32            (trunc            ) [ 0000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
zext_ln32             (zext             ) [ 0000000000000]
add_ln32              (add              ) [ 0000000000000]
zext_ln32_1           (zext             ) [ 0000000000000]
buff_B_addr           (getelementptr    ) [ 0110000000000]
buff_C_out_addr       (getelementptr    ) [ 0111111111111]
add_ln30              (add              ) [ 0000000000000]
store_ln30            (store            ) [ 0000000000000]
store_ln30            (store            ) [ 0000000000000]
store_ln30            (store            ) [ 0000000000000]
buff_B_load           (load             ) [ 0101111000000]
mul1                  (fmul             ) [ 0100000111110]
buff_C_out_load       (load             ) [ 0100000111110]
add1                  (fadd             ) [ 0100000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000]
empty                 (speclooptripcount) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
specloopname_ln5      (specloopname     ) [ 0000000000000]
store_ln32            (store            ) [ 0000000000000]
br_ln30               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_C_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_C_out"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="beta">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp4_lp5_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten85_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten85/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="beta_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buff_B_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="buff_C_out_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="12" slack="0"/>
<pin id="75" dir="1" index="3" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_C_out_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="11"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="0" slack="4"/>
<pin id="89" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_C_out_load/5 store_ln32/12 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="2"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="13" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten85_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten85_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln29_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="13" slack="0"/>
<pin id="121" dir="0" index="1" bw="13" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln29_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln29_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln30_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln29_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln29_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln32_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln32_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln32_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln32_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln30_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln30_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="0" index="1" bw="13" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln30_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln30_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten85_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten85 "/>
</bind>
</comp>

<comp id="235" class="1005" name="beta_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln29_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="10"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="244" class="1005" name="buff_B_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="1"/>
<pin id="246" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="buff_C_out_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="4"/>
<pin id="251" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="buff_C_out_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="buff_B_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="mul1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="buff_C_out_load_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_out_load "/>
</bind>
</comp>

<comp id="270" class="1005" name="add1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="131" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="143" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="134" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="149" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="169" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="197"><net_src comp="149" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="125" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="157" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="193" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="46" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="224"><net_src comp="50" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="231"><net_src comp="54" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="238"><net_src comp="58" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="243"><net_src comp="119" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="64" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="252"><net_src comp="71" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="258"><net_src comp="78" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="263"><net_src comp="97" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="268"><net_src comp="84" pin="7"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="273"><net_src comp="93" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_C_out | {12 }
 - Input state : 
	Port: syrk_Pipeline_lp4_lp5 : buff_B | {1 2 }
	Port: syrk_Pipeline_lp4_lp5 : buff_C_out | {5 6 }
	Port: syrk_Pipeline_lp4_lp5 : beta | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten85_load : 1
		icmp_ln29 : 2
		add_ln29_1 : 2
		br_ln29 : 3
		j_load : 1
		i_load : 1
		add_ln29 : 2
		icmp_ln30 : 2
		select_ln29 : 3
		select_ln29_1 : 3
		trunc_ln32 : 4
		tmp_s : 5
		zext_ln32 : 4
		add_ln32 : 6
		zext_ln32_1 : 7
		buff_B_addr : 8
		buff_C_out_addr : 8
		buff_B_load : 9
		add_ln30 : 4
		store_ln30 : 3
		store_ln30 : 4
		store_ln30 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |       grp_fu_93      |    2    |   205   |   220   |
|----------|----------------------|---------|---------|---------|
|   fmul   |       grp_fu_97      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln29_1_fu_125  |    0    |    0    |    20   |
|    add   |    add_ln29_fu_137   |    0    |    0    |    14   |
|          |    add_ln32_fu_181   |    0    |    0    |    19   |
|          |    add_ln30_fu_193   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln29_fu_119   |    0    |    0    |    12   |
|          |   icmp_ln30_fu_143   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln29_fu_149  |    0    |    0    |    7    |
|          | select_ln29_1_fu_157 |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   read   | beta_read_read_fu_58 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln32_fu_165  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_169     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln32_fu_177   |    0    |    0    |    0    |
|          |  zext_ln32_1_fu_187  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   401   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      add1_reg_270      |   32   |
|    beta_read_reg_235   |   32   |
|   buff_B_addr_reg_244  |   12   |
|   buff_B_load_reg_255  |   32   |
| buff_C_out_addr_reg_249|   12   |
| buff_C_out_load_reg_265|   32   |
|        i_reg_221       |    7   |
|    icmp_ln29_reg_240   |    1   |
|indvar_flatten85_reg_228|   13   |
|        j_reg_214       |    7   |
|      mul1_reg_260      |   32   |
+------------------------+--------+
|          Total         |   212  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   401  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   212  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    0   |   560  |   410  |
+-----------+--------+--------+--------+--------+
