# FPGA Draft - RTL μ‘μ—… κ³µκ°„ (Claude)

Claudeκ°€ FPGA RTL μ½”λ“λ¥Ό μ‘μ„±ν•λ” ν΄λ”μ…λ‹λ‹¤.

## π“ μ‘μ—… μμ • νμΌ

- `data_pack_16to8.v` - 16-bit β†’ 8-bit λ°μ΄ν„° ν¨ν‚Ή (Little Endian)
- `mipi_csi2_tx_fsm.v` - MIPI CSI-2 TX FSM (FS/LS/Payload/FE)
- `frame_generator.v` - κ°€μƒ ν”„λ μ„ μƒμ„±κΈ° (16μ¤„ λ°λ³µ)
- `top.v` - Top ν†µν•© λ¨λ“

## π― μ‘μ—… μ”μ²­ μμ‹

```
"claude-workspace/fpga-draft/rtl/μ— data_pack_16to8.v λ¨λ“ μ‘μ„±ν•΄μ¤.
16-bit λ°μ΄ν„°λ¥Ό Little Endian λ°©μ‹μΌλ΅ 8-bit 2κ°λ΅ λ³€ν™.
AXI4-Stream μΈν„°νμ΄μ¤ μ‚¬μ©, TVALID/TREADY ν•Έλ“μ…°μ΄ν¬ κµ¬ν„."
```

## β… κ²€ν†  ν›„ μ΄λ™ μ„μΉ

`../../fpga/rtl/`

## π“‹ μ²΄ν¬λ¦¬μ¤νΈ

- [ ] Verilog λ¬Έλ²• ν™•μΈ
- [ ] AXI4-Stream μΈν„°νμ΄μ¤ μ •ν™•μ„±
- [ ] Endian λ³€ν™ λ΅μ§ κ²€μ¦
- [ ] μ‹λ®¬λ μ΄μ… ν†µκ³Ό
- [ ] μ£Όμ„ μ¶©λ¶„
