# elec-374
Verilog CPU Design Project, ELEC 374 - Digital Systems Engineering

#Phase 1 Decisions
## Typical Register Implementation
- Global Asynchronous Clear on positive edge
- Rising clock edge response
- Rising clock edge enable
