

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Sep 13 09:20:02 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 05/05/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F45K50 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _ANSELB	set	3932
    51  0000                     _ANSELA	set	3931
    52  0000                     _PORTA	set	3968
    53  0000                     _PORTBbits	set	3969
    54  0000                     _EECON1	set	4006
    55  0000                     _EEADR	set	4009
    56  0000                     _RCONbits	set	4048
    57  0000                     _INTCON	set	4082
    58  0000                     _TRISB	set	3987
    59  0000                     _LATA	set	3977
    60  0000                     _TRISA	set	3986
    61  0000                     _INTCONbits	set	4082
    62  0000                     _EECON2	set	4007
    63  0000                     _EECON1bits	set	4006
    64  0000                     _EEDATA	set	4008
    65                           
    66                           ; #config settings
    67                           
    68                           	psect	cinit
    69  000080                     __pcinit:
    70                           	callstack 0
    71  000080                     start_initialization:
    72                           	callstack 0
    73  000080                     __initialization:
    74                           	callstack 0
    75                           
    76                           ; Clear objects allocated to COMRAM (1 bytes)
    77  000080  6A03               	clrf	__pbssCOMRAM& (0+255),c
    78  000082                     end_of_initialization:
    79                           	callstack 0
    80  000082                     __end_of__initialization:
    81                           	callstack 0
    82  000082  9004               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    83  000084  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    84  000086  0100               	movlb	0
    85  000088  EF1C  F000         	goto	_main	;jump to C main() function
    86                           
    87                           	psect	bssCOMRAM
    88  000003                     __pbssCOMRAM:
    89                           	callstack 0
    90  000003                     _Conta:
    91                           	callstack 0
    92  000003                     	ds	1
    93                           
    94                           	psect	cstackCOMRAM
    95  000001                     __pcstackCOMRAM:
    96                           	callstack 0
    97  000001                     ??_Externa0:
    98  000001                     
    99                           ; 1 bytes @ 0x0
   100  000001                     	ds	1
   101  000002                     ??_main:
   102                           
   103                           ; 1 bytes @ 0x1
   104  000002                     	ds	1
   105                           
   106 ;;
   107 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   108 ;;
   109 ;; *************** function _main *****************
   110 ;; Defined at:
   111 ;;		line 41 in file "eeprom.c"
   112 ;; Parameters:    Size  Location     Type
   113 ;;		None
   114 ;; Auto vars:     Size  Location     Type
   115 ;;		None
   116 ;; Return value:  Size  Location     Type
   117 ;;                  1    wreg      void 
   118 ;; Registers used:
   119 ;;		wreg, status,2, status,0
   120 ;; Tracked objects:
   121 ;;		On entry : 0/0
   122 ;;		On exit  : 0/0
   123 ;;		Unchanged: 0/0
   124 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   125 ;;      Params:         0       0       0       0       0       0       0       0       0
   126 ;;      Locals:         0       0       0       0       0       0       0       0       0
   127 ;;      Temps:          1       0       0       0       0       0       0       0       0
   128 ;;      Totals:         1       0       0       0       0       0       0       0       0
   129 ;;Total ram usage:        1 bytes
   130 ;; Hardware stack levels required when called: 1
   131 ;; This function calls:
   132 ;;		Nothing
   133 ;; This function is called by:
   134 ;;		Startup code after reset
   135 ;; This function uses a non-reentrant model
   136 ;;
   137                           
   138                           	psect	text0
   139  000038                     __ptext0:
   140                           	callstack 0
   141  000038                     _main:
   142                           	callstack 30
   143  000038                     
   144                           ;eeprom.c: 42:     TRISA = 0;
   145  000038  0E00               	movlw	0
   146  00003A  6E92               	movwf	146,c	;volatile
   147                           
   148                           ;eeprom.c: 43:     ANSELA = 0;
   149  00003C  0E00               	movlw	0
   150  00003E  010F               	movlb	15	; () banked
   151  000040  6F5B               	movwf	91,b	;volatile
   152                           
   153                           ;eeprom.c: 44:     LATA = 0;
   154  000042  0E00               	movlw	0
   155  000044  6E89               	movwf	137,c	;volatile
   156                           
   157                           ;eeprom.c: 46:     TRISB=0b00000001;
   158  000046  0E01               	movlw	1
   159  000048  6E93               	movwf	147,c	;volatile
   160                           
   161                           ;eeprom.c: 47:     ANSELB = 0;
   162  00004A  0E00               	movlw	0
   163  00004C  6F5C               	movwf	92,b	;volatile
   164                           
   165                           ;eeprom.c: 49:     INTCON = 0b10010000;
   166  00004E  0E90               	movlw	144
   167  000050  6EF2               	movwf	242,c	;volatile
   168  000052                     
   169                           ; BSR set to: 15
   170                           ;eeprom.c: 50:     RCONbits.IPEN = 1;
   171  000052  8ED0               	bsf	208,7,c	;volatile
   172                           
   173                           ;eeprom.c: 52:     EEADR = 0;
   174  000054  0E00               	movlw	0
   175  000056  6EA9               	movwf	169,c	;volatile
   176                           
   177                           ;eeprom.c: 53:     EECON1 = 0b00000001;
   178  000058  0E01               	movlw	1
   179  00005A  6EA6               	movwf	166,c	;volsfr
   180  00005C                     
   181                           ; BSR set to: 15
   182                           ;eeprom.c: 54:     _delay((unsigned long)((10)*(1000000/4000000.0)));
   183  00005C  D000               	nop2		;2 cycle nop
   184  00005E                     
   185                           ;eeprom.c: 55:     Conta = EEDATA;
   186  00005E  CFA8 F003          	movff	4008,_Conta	;volatile
   187  000062                     l749:
   188                           
   189                           ;eeprom.c: 59:         PORTBbits.RB3 ^= 1;
   190  000062  7681               	btg	129,3,c	;volatile
   191  000064                     
   192                           ;eeprom.c: 60:         PORTA = Conta;
   193  000064  C003  FF80         	movff	_Conta,3968	;volatile
   194  000068                     
   195                           ;eeprom.c: 61:         _delay((unsigned long)((500)*(1000000/4000.0)));
   196  000068  0EA3               	movlw	163
   197  00006A  6E02               	movwf	??_main^0,c
   198  00006C  0E55               	movlw	85
   199  00006E                     u17:
   200  00006E  2EE8               	decfsz	wreg,f,c
   201  000070  D7FE               	bra	u17
   202  000072  2E02               	decfsz	??_main^0,f,c
   203  000074  D7FC               	bra	u17
   204  000076  F000               	nop	
   205  000078  EF31  F000         	goto	l749
   206  00007C  EF1A  F000         	goto	start
   207  000080                     __end_of_main:
   208                           	callstack 0
   209                           
   210 ;; *************** function _Externa0 *****************
   211 ;; Defined at:
   212 ;;		line 22 in file "eeprom.c"
   213 ;; Parameters:    Size  Location     Type
   214 ;;		None
   215 ;; Auto vars:     Size  Location     Type
   216 ;;		None
   217 ;; Return value:  Size  Location     Type
   218 ;;                  1    wreg      void 
   219 ;; Registers used:
   220 ;;		wreg, status,2, status,0
   221 ;; Tracked objects:
   222 ;;		On entry : 0/0
   223 ;;		On exit  : 0/0
   224 ;;		Unchanged: 0/0
   225 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   226 ;;      Params:         0       0       0       0       0       0       0       0       0
   227 ;;      Locals:         0       0       0       0       0       0       0       0       0
   228 ;;      Temps:          1       0       0       0       0       0       0       0       0
   229 ;;      Totals:         1       0       0       0       0       0       0       0       0
   230 ;;Total ram usage:        1 bytes
   231 ;; Hardware stack levels used: 1
   232 ;; This function calls:
   233 ;;		Nothing
   234 ;; This function is called by:
   235 ;;		Interrupt level 2
   236 ;; This function uses a non-reentrant model
   237 ;;
   238                           
   239                           	psect	intcode
   240  000008                     __pintcode:
   241                           	callstack 0
   242  000008                     _Externa0:
   243                           	callstack 30
   244                           
   245                           ;incstack = 0
   246  000008  8204               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   247  00000A                     
   248                           ;eeprom.c: 25:     Conta+=1;
   249  00000A  2A03               	incf	_Conta^0,f,c
   250  00000C                     
   251                           ;eeprom.c: 27:     EEDATA = Conta;
   252  00000C  C003  FFA8         	movff	_Conta,4008	;volatile
   253  000010                     
   254                           ;eeprom.c: 28:     EECON1bits.WREN = 1;
   255  000010  84A6               	bsf	166,2,c	;volsfr
   256  000012                     
   257                           ;eeprom.c: 29:     EECON2 = 0x55;
   258  000012  0E55               	movlw	85
   259  000014  6EA7               	movwf	167,c	;volsfr
   260  000016                     
   261                           ;eeprom.c: 30:     EECON2 = 0xAA;
   262  000016  0EAA               	movlw	170
   263  000018  6EA7               	movwf	167,c	;volsfr
   264  00001A                     
   265                           ;eeprom.c: 31:     EECON1bits.WR = 1;
   266  00001A  82A6               	bsf	166,1,c	;volsfr
   267  00001C                     
   268                           ;eeprom.c: 32:    _delay((unsigned long)((50)*(1000000/4000.0)));
   269  00001C  0E11               	movlw	17
   270  00001E  6E01               	movwf	??_Externa0^0,c
   271  000020  0E3A               	movlw	58
   272  000022                     i2u2_47:
   273  000022  2EE8               	decfsz	wreg,f,c
   274  000024  D7FE               	bra	i2u2_47
   275  000026  2E01               	decfsz	??_Externa0^0,f,c
   276  000028  D7FC               	bra	i2u2_47
   277  00002A  D000               	nop2	
   278  00002C                     
   279                           ;eeprom.c: 33:    EECON1bits.WREN = 0;
   280  00002C  94A6               	bcf	166,2,c	;volsfr
   281  00002E                     
   282                           ;eeprom.c: 38:     INTCONbits.INT0IF = 0;
   283  00002E  92F2               	bcf	242,1,c	;volatile
   284  000030  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   285  000032  0011               	retfie		f
   286  000034                     __end_of_Externa0:
   287                           	callstack 0
   288  0000                     
   289                           	psect	rparam
   290  0000                     
   291                           	psect	temp
   292  000004                     btemp:
   293                           	callstack 0
   294  000004                     	ds	1
   295  0000                     int$flags	set	btemp
   296  0000                     wtemp8	set	btemp+1
   297  0000                     ttemp5	set	btemp+1
   298  0000                     ttemp6	set	btemp+4
   299  0000                     ttemp7	set	btemp+8
   300                           
   301                           	psect	idloc
   302                           
   303                           ;Config register IDLOC0 @ 0x200000
   304                           ;	unspecified, using default values
   305  200000                     	org	2097152
   306  200000  FF                 	db	255
   307                           
   308                           ;Config register IDLOC1 @ 0x200001
   309                           ;	unspecified, using default values
   310  200001                     	org	2097153
   311  200001  FF                 	db	255
   312                           
   313                           ;Config register IDLOC2 @ 0x200002
   314                           ;	unspecified, using default values
   315  200002                     	org	2097154
   316  200002  FF                 	db	255
   317                           
   318                           ;Config register IDLOC3 @ 0x200003
   319                           ;	unspecified, using default values
   320  200003                     	org	2097155
   321  200003  FF                 	db	255
   322                           
   323                           ;Config register IDLOC4 @ 0x200004
   324                           ;	unspecified, using default values
   325  200004                     	org	2097156
   326  200004  FF                 	db	255
   327                           
   328                           ;Config register IDLOC5 @ 0x200005
   329                           ;	unspecified, using default values
   330  200005                     	org	2097157
   331  200005  FF                 	db	255
   332                           
   333                           ;Config register IDLOC6 @ 0x200006
   334                           ;	unspecified, using default values
   335  200006                     	org	2097158
   336  200006  FF                 	db	255
   337                           
   338                           ;Config register IDLOC7 @ 0x200007
   339                           ;	unspecified, using default values
   340  200007                     	org	2097159
   341  200007  FF                 	db	255
   342                           
   343                           	psect	config
   344                           
   345                           ;Config register CONFIG1L @ 0x300000
   346                           ;	unspecified, using default values
   347                           ;	PLL Selection
   348                           ;	PLLSEL = 0x0, unprogrammed default
   349                           ;	PLL Enable Configuration bit
   350                           ;	CFGPLLEN = 0x0, unprogrammed default
   351                           ;	CPU System Clock Postscaler
   352                           ;	CPUDIV = 0x0, unprogrammed default
   353                           ;	Low Speed USB mode with 48 MHz system clock
   354                           ;	LS48MHZ = 0x0, unprogrammed default
   355  300000                     	org	3145728
   356  300000  00                 	db	0
   357                           
   358                           ;Config register CONFIG1H @ 0x300001
   359                           ;	Oscillator Selection
   360                           ;	FOSC = INTOSCIO, Internal oscillator
   361                           ;	Primary Oscillator Shutdown
   362                           ;	PCLKEN = 0x1, unprogrammed default
   363                           ;	Fail-Safe Clock Monitor
   364                           ;	FCMEN = 0x0, unprogrammed default
   365                           ;	Internal/External Oscillator Switchover
   366                           ;	IESO = 0x0, unprogrammed default
   367  300001                     	org	3145729
   368  300001  28                 	db	40
   369                           
   370                           ;Config register CONFIG2L @ 0x300002
   371                           ;	unspecified, using default values
   372                           ;	Power-up Timer Enable
   373                           ;	nPWRTEN = 0x1, unprogrammed default
   374                           ;	Brown-out Reset Enable
   375                           ;	BOREN = 0x3, unprogrammed default
   376                           ;	Brown-out Reset Voltage
   377                           ;	BORV = 0x3, unprogrammed default
   378                           ;	Low-Power Brown-out Reset
   379                           ;	nLPBOR = 0x1, unprogrammed default
   380  300002                     	org	3145730
   381  300002  5F                 	db	95
   382                           
   383                           ;Config register CONFIG2H @ 0x300003
   384                           ;	Watchdog Timer Enable bits
   385                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   386                           ;	Watchdog Timer Postscaler
   387                           ;	WDTPS = 0xF, unprogrammed default
   388  300003                     	org	3145731
   389  300003  3C                 	db	60
   390                           
   391                           ; Padding undefined space
   392  300004                     	org	3145732
   393  300004  FF                 	db	255
   394                           
   395                           ;Config register CONFIG3H @ 0x300005
   396                           ;	CCP2 MUX bit
   397                           ;	CCP2MX = 0x1, unprogrammed default
   398                           ;	PORTB A/D Enable bit
   399                           ;	PBADEN = 0x1, unprogrammed default
   400                           ;	Timer3 Clock Input MUX bit
   401                           ;	T3CMX = 0x1, unprogrammed default
   402                           ;	SDO Output MUX bit
   403                           ;	SDOMX = 0x1, unprogrammed default
   404                           ;	Master Clear Reset Pin Enable
   405                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   406  300005                     	org	3145733
   407  300005  D3                 	db	211
   408                           
   409                           ;Config register CONFIG4L @ 0x300006
   410                           ;	Stack Full/Underflow Reset
   411                           ;	STVREN = 0x1, unprogrammed default
   412                           ;	Single-Supply ICSP Enable bit
   413                           ;	LVP = OFF, Single-Supply ICSP disabled
   414                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   415                           ;	ICPRT = OFF, ICPORT disabled
   416                           ;	Extended Instruction Set Enable bit
   417                           ;	XINST = 0x0, unprogrammed default
   418                           ;	Background Debugger Enable bit
   419                           ;	DEBUG = 0x1, unprogrammed default
   420  300006                     	org	3145734
   421  300006  81                 	db	129
   422                           
   423                           ; Padding undefined space
   424  300007                     	org	3145735
   425  300007  FF                 	db	255
   426                           
   427                           ;Config register CONFIG5L @ 0x300008
   428                           ;	unspecified, using default values
   429                           ;	Block 0 Code Protect
   430                           ;	CP0 = 0x1, unprogrammed default
   431                           ;	Block 1 Code Protect
   432                           ;	CP1 = 0x1, unprogrammed default
   433                           ;	Block 2 Code Protect
   434                           ;	CP2 = 0x1, unprogrammed default
   435                           ;	Block 3 Code Protect
   436                           ;	CP3 = 0x1, unprogrammed default
   437  300008                     	org	3145736
   438  300008  0F                 	db	15
   439                           
   440                           ;Config register CONFIG5H @ 0x300009
   441                           ;	unspecified, using default values
   442                           ;	Boot Block Code Protect
   443                           ;	CPB = 0x1, unprogrammed default
   444                           ;	Data EEPROM Code Protect
   445                           ;	CPD = 0x1, unprogrammed default
   446  300009                     	org	3145737
   447  300009  C0                 	db	192
   448                           
   449                           ;Config register CONFIG6L @ 0x30000A
   450                           ;	unspecified, using default values
   451                           ;	Block 0 Write Protect
   452                           ;	WRT0 = 0x1, unprogrammed default
   453                           ;	Block 1 Write Protect
   454                           ;	WRT1 = 0x1, unprogrammed default
   455                           ;	Block 2 Write Protect
   456                           ;	WRT2 = 0x1, unprogrammed default
   457                           ;	Block 3 Write Protect
   458                           ;	WRT3 = 0x1, unprogrammed default
   459  30000A                     	org	3145738
   460  30000A  0F                 	db	15
   461                           
   462                           ;Config register CONFIG6H @ 0x30000B
   463                           ;	unspecified, using default values
   464                           ;	Configuration Registers Write Protect
   465                           ;	WRTC = 0x1, unprogrammed default
   466                           ;	Boot Block Write Protect
   467                           ;	WRTB = 0x1, unprogrammed default
   468                           ;	Data EEPROM Write Protect
   469                           ;	WRTD = 0x1, unprogrammed default
   470  30000B                     	org	3145739
   471  30000B  E0                 	db	224
   472                           
   473                           ;Config register CONFIG7L @ 0x30000C
   474                           ;	unspecified, using default values
   475                           ;	Block 0 Table Read Protect
   476                           ;	EBTR0 = 0x1, unprogrammed default
   477                           ;	Block 1 Table Read Protect
   478                           ;	EBTR1 = 0x1, unprogrammed default
   479                           ;	Block 2 Table Read Protect
   480                           ;	EBTR2 = 0x1, unprogrammed default
   481                           ;	Block 3 Table Read Protect
   482                           ;	EBTR3 = 0x1, unprogrammed default
   483  30000C                     	org	3145740
   484  30000C  0F                 	db	15
   485                           
   486                           ;Config register CONFIG7H @ 0x30000D
   487                           ;	unspecified, using default values
   488                           ;	Boot Block Table Read Protect
   489                           ;	EBTRB = 0x1, unprogrammed default
   490  30000D                     	org	3145741
   491  30000D  40                 	db	64
   492                           tosu	equ	0xFFF
   493                           tosh	equ	0xFFE
   494                           tosl	equ	0xFFD
   495                           stkptr	equ	0xFFC
   496                           pclatu	equ	0xFFB
   497                           pclath	equ	0xFFA
   498                           pcl	equ	0xFF9
   499                           tblptru	equ	0xFF8
   500                           tblptrh	equ	0xFF7
   501                           tblptrl	equ	0xFF6
   502                           tablat	equ	0xFF5
   503                           prodh	equ	0xFF4
   504                           prodl	equ	0xFF3
   505                           indf0	equ	0xFEF
   506                           postinc0	equ	0xFEE
   507                           postdec0	equ	0xFED
   508                           preinc0	equ	0xFEC
   509                           plusw0	equ	0xFEB
   510                           fsr0h	equ	0xFEA
   511                           fsr0l	equ	0xFE9
   512                           wreg	equ	0xFE8
   513                           indf1	equ	0xFE7
   514                           postinc1	equ	0xFE6
   515                           postdec1	equ	0xFE5
   516                           preinc1	equ	0xFE4
   517                           plusw1	equ	0xFE3
   518                           fsr1h	equ	0xFE2
   519                           fsr1l	equ	0xFE1
   520                           bsr	equ	0xFE0
   521                           indf2	equ	0xFDF
   522                           postinc2	equ	0xFDE
   523                           postdec2	equ	0xFDD
   524                           preinc2	equ	0xFDC
   525                           plusw2	equ	0xFDB
   526                           fsr2h	equ	0xFDA
   527                           fsr2l	equ	0xFD9
   528                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      2       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _Externa0 in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _Externa0 in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _Externa0 in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _Externa0 in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _Externa0 in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _Externa0 in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Externa0 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Externa0 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Externa0 in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              1 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _Externa0                                             1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _Externa0 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      21        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5E      0       0       0        0.0%
COMRAM              5E      2       3       1        3.2%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       3       6        0.0%
DATA                 0      0       3       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Sep 13 09:20:02 2021

                     u17 006E                      l741 0038                      l751 0064  
                    l743 0052                      l753 0068                      l745 005C  
                    l747 005E                      l749 0062                      wreg 000FE8  
                   _LATA 000F89                     i2l39 0030                     _main 0038  
                   btemp 0004                     start 0034             ___param_bank 000000  
                  ?_main 0001                    _EEADR 000FA9                    i2l731 0016  
                  i2l723 000A                    i2l733 001A                    i2l725 000C  
                  i2l735 001C                    i2l727 0010                    i2l737 002C  
                  i2l729 0012                    i2l739 002E                    _PORTA 000F80  
                  _TRISA 000F92                    _TRISB 000F93                    _Conta 0003  
                  ttemp5 0005                    ttemp6 0008                    ttemp7 000C  
                  wtemp8 0005          __initialization 0080             __end_of_main 0080  
       __end_of_Externa0 0034                   ??_main 0002            __activetblptr 000000  
                 _EEDATA 000FA8                   _EECON1 000FA6                   _EECON2 000FA7  
                 _ANSELA 000F5B                   _ANSELB 000F5C                   _INTCON 000FF2  
                 i2u2_47 0022                   isa$std 000001               __accesstop 0060  
__end_of__initialization 0082            ___rparam_used 000001           __pcstackCOMRAM 0001  
              ?_Externa0 0001               ??_Externa0 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 0080                  __ramtop 0800  
                __ptext0 0038     end_of_initialization 0082                _PORTBbits 000F81  
    start_initialization 0080        __size_of_Externa0 002C              __pbssCOMRAM 0003  
              __pintcode 0008                 _RCONbits 000FD0               _EECON1bits 000FA6  
               _Externa0 0008                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0048                 isa$xinst 000000                 int$flags 0004  
             _INTCONbits 000FF2                 intlevel2 0000  
