{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581839641090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581839641098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 15:53:59 2020 " "Processing started: Sun Feb 16 15:53:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581839641098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839641098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTrecShowChar -c UARTrecShowChar " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTrecShowChar -c UARTrecShowChar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839641098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581839641714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581839641715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-RTL " "Found design unit 1: uart_rx-RTL" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/uart_rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653034 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/uart_rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839653034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fd-flow " "Found design unit 1: fd-flow" {  } { { "fd.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/fd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653039 ""} { "Info" "ISGN_ENTITY_NAME" "1 fd " "Found entity 1: fd" {  } { { "fd.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839653039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bea " "Found design unit 1: decoder-bea" {  } { { "decoder.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653043 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839653043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrecshowchar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrecshowchar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTrecShowChar-RTL " "Found design unit 1: UARTrecShowChar-RTL" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653048 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTrecShowChar " "Found entity 1: UARTrecShowChar" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839653048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file translate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translate-RTL " "Found design unit 1: translate-RTL" {  } { { "translate.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/translate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653052 ""} { "Info" "ISGN_ENTITY_NAME" "1 translate " "Found entity 1: translate" {  } { { "translate.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/translate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581839653052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839653052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UARTrecShowChar " "Elaborating entity \"UARTrecShowChar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581839653095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nouse UARTrecShowChar.vhd(20) " "Verilog HDL or VHDL warning at UARTrecShowChar.vhd(20): object \"nouse\" assigned a value but never read" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581839653097 "|UARTrecShowChar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:r1 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:r1\"" {  } { { "UARTrecShowChar.vhd" "r1" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581839653098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp uart_rx.vhd(22) " "Verilog HDL or VHDL warning at uart_rx.vhd(22): object \"temp\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/uart_rx.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581839653099 "|UARTrecShowChar|uart_rx:r1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 uart_rx.vhd(23) " "Verilog HDL or VHDL warning at uart_rx.vhd(23): object \"temp1\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/uart_rx.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581839653099 "|UARTrecShowChar|uart_rx:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd uart_rx:r1\|fd:f1 " "Elaborating entity \"fd\" for hierarchy \"uart_rx:r1\|fd:f1\"" {  } { { "uart_rx.vhd" "f1" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/uart_rx.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581839653100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translate translate:t1 " "Elaborating entity \"translate\" for hierarchy \"translate:t1\"" {  } { { "UARTrecShowChar.vhd" "t1" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581839653104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d1\"" {  } { { "UARTrecShowChar.vhd" "d1" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581839653126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex\[7\] VCC " "Pin \"hex\[7\]\" is stuck at VCC" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|hex[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin\[5\] GND " "Pin \"sin\[5\]\" is stuck at GND" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|sin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin\[4\] VCC " "Pin \"sin\[4\]\" is stuck at VCC" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|sin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin\[3\] VCC " "Pin \"sin\[3\]\" is stuck at VCC" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|sin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin\[2\] VCC " "Pin \"sin\[2\]\" is stuck at VCC" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|sin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin\[1\] VCC " "Pin \"sin\[1\]\" is stuck at VCC" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|sin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin\[0\] VCC " "Pin \"sin\[0\]\" is stuck at VCC" {  } { { "UARTrecShowChar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/UARTrecShowChar/UARTrecShowChar.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581839653628 "|UARTrecShowChar|sin[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581839653628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581839653701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581839654190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581839654190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581839654272 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581839654272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581839654272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581839654272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581839654313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 15:54:14 2020 " "Processing ended: Sun Feb 16 15:54:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581839654313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581839654313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581839654313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581839654313 ""}
