{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 12:39:37 2019 " "Info: Processing started: Sun Dec 29 12:39:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off master -c master --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off master -c master --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } } { "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp register count2\[1\] register count2\[1\] 273.15 MHz 3.661 ns Internal " "Info: Clock \"cp\" has Internal fmax of 273.15 MHz between source register \"count2\[1\]\" and destination register \"count2\[1\]\" (period= 3.661 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns + Longest register register " "Info: + Longest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[1\] 1 REG LC_X2_Y15_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y15_N5; Fanout = 4; REG Node = 'count2\[1\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[1] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.590 ns) 1.867 ns LessThan2~61 2 COMB LC_X1_Y16_N0 2 " "Info: 2: + IC(1.277 ns) + CELL(0.590 ns) = 1.867 ns; Loc. = LC_X1_Y16_N0; Fanout = 2; COMB Node = 'LessThan2~61'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { count2[1] LessThan2~61 } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.309 ns) 3.400 ns count2\[1\] 3 REG LC_X2_Y15_N5 4 " "Info: 3: + IC(1.224 ns) + CELL(0.309 ns) = 3.400 ns; Loc. = LC_X2_Y15_N5; Fanout = 4; REG Node = 'count2\[1\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { LessThan2~61 count2[1] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 26.44 % ) " "Info: Total cell delay = 0.899 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 73.56 % ) " "Info: Total interconnect delay = 2.501 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { count2[1] LessThan2~61 count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { count2[1] {} LessThan2~61 {} count2[1] {} } { 0.000ns 1.277ns 1.224ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"cp\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cp 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'cp'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count2\[1\] 2 REG LC_X2_Y15_N5 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X2_Y15_N5; Fanout = 4; REG Node = 'count2\[1\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { cp count2[1] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"cp\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cp 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'cp'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count2\[1\] 2 REG LC_X2_Y15_N5 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X2_Y15_N5; Fanout = 4; REG Node = 'count2\[1\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { cp count2[1] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { count2[1] LessThan2~61 count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { count2[1] {} LessThan2~61 {} count2[1] {} } { 0.000ns 1.277ns 1.224ns } { 0.000ns 0.590ns 0.309ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "count2\[3\] ma\[3\] cp 5.085 ns register " "Info: tsu for register \"count2\[3\]\" (data pin = \"ma\[3\]\", clock pin = \"cp\") is 5.085 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.002 ns + Longest pin register " "Info: + Longest pin to register delay is 8.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns ma\[3\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'ma\[3\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma[3] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.789 ns) + CELL(0.738 ns) 8.002 ns count2\[3\] 2 REG LC_X2_Y15_N3 4 " "Info: 2: + IC(5.789 ns) + CELL(0.738 ns) = 8.002 ns; Loc. = LC_X2_Y15_N3; Fanout = 4; REG Node = 'count2\[3\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { ma[3] count2[3] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 27.66 % ) " "Info: Total cell delay = 2.213 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.789 ns ( 72.34 % ) " "Info: Total interconnect delay = 5.789 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.002 ns" { ma[3] count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "8.002 ns" { ma[3] {} ma[3]~out0 {} count2[3] {} } { 0.000ns 0.000ns 5.789ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.954 ns - Shortest register " "Info: - Shortest clock path from clock \"cp\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cp 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'cp'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count2\[3\] 2 REG LC_X2_Y15_N3 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X2_Y15_N3; Fanout = 4; REG Node = 'count2\[3\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { cp count2[3] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.002 ns" { ma[3] count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "8.002 ns" { ma[3] {} ma[3]~out0 {} count2[3] {} } { 0.000ns 0.000ns 5.789ns } { 0.000ns 1.475ns 0.738ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp c\[2\] count2\[2\] 8.426 ns register " "Info: tco from clock \"cp\" to destination pin \"c\[2\]\" through register \"count2\[2\]\" is 8.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 2.954 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cp 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'cp'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count2\[2\] 2 REG LC_X2_Y15_N8 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X2_Y15_N8; Fanout = 4; REG Node = 'count2\[2\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { cp count2[2] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.248 ns + Longest register pin " "Info: + Longest register to pin delay is 5.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[2\] 1 REG LC_X2_Y15_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y15_N8; Fanout = 4; REG Node = 'count2\[2\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[2] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.140 ns) + CELL(2.108 ns) 5.248 ns c\[2\] 2 PIN PIN_75 0 " "Info: 2: + IC(3.140 ns) + CELL(2.108 ns) = 5.248 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'c\[2\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { count2[2] c[2] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.17 % ) " "Info: Total cell delay = 2.108 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.140 ns ( 59.83 % ) " "Info: Total interconnect delay = 3.140 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { count2[2] c[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { count2[2] {} c[2] {} } { 0.000ns 3.140ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { count2[2] c[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { count2[2] {} c[2] {} } { 0.000ns 3.140ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "count2\[0\] ma\[0\] cp -4.220 ns register " "Info: th for register \"count2\[0\]\" (data pin = \"ma\[0\]\", clock pin = \"cp\") is -4.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cp 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'cp'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count2\[0\] 2 REG LC_X2_Y15_N4 5 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X2_Y15_N4; Fanout = 5; REG Node = 'count2\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { cp count2[0] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.189 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ma\[0\] 1 PIN PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 1; PIN Node = 'ma\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma[0] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.982 ns) + CELL(0.738 ns) 7.189 ns count2\[0\] 2 REG LC_X2_Y15_N4 5 " "Info: 2: + IC(4.982 ns) + CELL(0.738 ns) = 7.189 ns; Loc. = LC_X2_Y15_N4; Fanout = 5; REG Node = 'count2\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { ma[0] count2[0] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 30.70 % ) " "Info: Total cell delay = 2.207 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.982 ns ( 69.30 % ) " "Info: Total interconnect delay = 4.982 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { ma[0] count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { ma[0] {} ma[0]~out0 {} count2[0] {} } { 0.000ns 0.000ns 4.982ns } { 0.000ns 1.469ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { cp count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { cp {} cp~out0 {} count2[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { ma[0] count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { ma[0] {} ma[0]~out0 {} count2[0] {} } { 0.000ns 0.000ns 4.982ns } { 0.000ns 1.469ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 12:39:37 2019 " "Info: Processing ended: Sun Dec 29 12:39:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
