// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mlp_Block_if_end_i_i126_9218241_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        shl_ln887_2_cast9_loc_dout,
        shl_ln887_2_cast9_loc_num_data_valid,
        shl_ln887_2_cast9_loc_fifo_cap,
        shl_ln887_2_cast9_loc_empty_n,
        shl_ln887_2_cast9_loc_read,
        shl_ln887_3_cast21_loc_dout,
        shl_ln887_3_cast21_loc_num_data_valid,
        shl_ln887_3_cast21_loc_fifo_cap,
        shl_ln887_3_cast21_loc_empty_n,
        shl_ln887_3_cast21_loc_read,
        p_read3,
        shl_ln887_5_cast22_loc_dout,
        shl_ln887_5_cast22_loc_num_data_valid,
        shl_ln887_5_cast22_loc_fifo_cap,
        shl_ln887_5_cast22_loc_empty_n,
        shl_ln887_5_cast22_loc_read,
        shl_ln887_6_cast18_loc_dout,
        shl_ln887_6_cast18_loc_num_data_valid,
        shl_ln887_6_cast18_loc_fifo_cap,
        shl_ln887_6_cast18_loc_empty_n,
        shl_ln887_6_cast18_loc_read,
        shl_ln887_7_cast_loc_dout,
        shl_ln887_7_cast_loc_num_data_valid,
        shl_ln887_7_cast_loc_fifo_cap,
        shl_ln887_7_cast_loc_empty_n,
        shl_ln887_7_cast_loc_read,
        shl_ln887_8_cast_loc_dout,
        shl_ln887_8_cast_loc_num_data_valid,
        shl_ln887_8_cast_loc_fifo_cap,
        shl_ln887_8_cast_loc_empty_n,
        shl_ln887_8_cast_loc_read,
        p_read4,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [30:0] p_read;
input  [46:0] p_read1;
input  [45:0] p_read2;
input  [45:0] shl_ln887_2_cast9_loc_dout;
input  [3:0] shl_ln887_2_cast9_loc_num_data_valid;
input  [3:0] shl_ln887_2_cast9_loc_fifo_cap;
input   shl_ln887_2_cast9_loc_empty_n;
output   shl_ln887_2_cast9_loc_read;
input  [43:0] shl_ln887_3_cast21_loc_dout;
input  [2:0] shl_ln887_3_cast21_loc_num_data_valid;
input  [2:0] shl_ln887_3_cast21_loc_fifo_cap;
input   shl_ln887_3_cast21_loc_empty_n;
output   shl_ln887_3_cast21_loc_read;
input  [44:0] p_read3;
input  [45:0] shl_ln887_5_cast22_loc_dout;
input  [2:0] shl_ln887_5_cast22_loc_num_data_valid;
input  [2:0] shl_ln887_5_cast22_loc_fifo_cap;
input   shl_ln887_5_cast22_loc_empty_n;
output   shl_ln887_5_cast22_loc_read;
input  [45:0] shl_ln887_6_cast18_loc_dout;
input  [3:0] shl_ln887_6_cast18_loc_num_data_valid;
input  [3:0] shl_ln887_6_cast18_loc_fifo_cap;
input   shl_ln887_6_cast18_loc_empty_n;
output   shl_ln887_6_cast18_loc_read;
input  [41:0] shl_ln887_7_cast_loc_dout;
input  [2:0] shl_ln887_7_cast_loc_num_data_valid;
input  [2:0] shl_ln887_7_cast_loc_fifo_cap;
input   shl_ln887_7_cast_loc_empty_n;
output   shl_ln887_7_cast_loc_read;
input  [43:0] shl_ln887_8_cast_loc_dout;
input  [3:0] shl_ln887_8_cast_loc_num_data_valid;
input  [3:0] shl_ln887_8_cast_loc_fifo_cap;
input   shl_ln887_8_cast_loc_empty_n;
output   shl_ln887_8_cast_loc_read;
input  [45:0] p_read4;
output  [55:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg shl_ln887_2_cast9_loc_read;
reg shl_ln887_3_cast21_loc_read;
reg shl_ln887_5_cast22_loc_read;
reg shl_ln887_6_cast18_loc_read;
reg shl_ln887_7_cast_loc_read;
reg shl_ln887_8_cast_loc_read;
reg[55:0] ap_return_0;
reg[31:0] ap_return_1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    shl_ln887_2_cast9_loc_blk_n;
wire    ap_CS_fsm_state2;
reg    shl_ln887_3_cast21_loc_blk_n;
reg    shl_ln887_5_cast22_loc_blk_n;
reg    shl_ln887_6_cast18_loc_blk_n;
reg    shl_ln887_7_cast_loc_blk_n;
reg    shl_ln887_8_cast_loc_blk_n;
reg  signed [41:0] shl_ln887_7_cast_loc_read_reg_484;
reg  signed [43:0] shl_ln887_8_cast_loc_read_reg_489;
reg   [29:0] tmp_reg_494;
wire   [45:0] r_V_17_fu_222_p2;
reg   [45:0] r_V_17_reg_499;
wire   [43:0] r_V_18_fu_228_p2;
reg   [43:0] r_V_18_reg_504;
wire   [44:0] r_V_19_fu_234_p2;
reg   [44:0] r_V_19_reg_509;
wire   [45:0] r_V_20_fu_240_p2;
reg   [45:0] r_V_20_reg_514;
wire   [45:0] r_V_21_fu_246_p2;
reg   [45:0] r_V_21_reg_519;
reg    ap_block_state1;
reg    ap_block_state2;
wire    ap_CS_fsm_state3;
wire  signed [30:0] r_V_fu_164_p1;
wire   [46:0] r_V_fu_164_p2;
wire   [46:0] ret_V_fu_169_p2;
wire  signed [29:0] r_V_16_fu_185_p1;
wire   [45:0] r_V_16_fu_185_p2;
wire   [28:0] lhs_V_fu_175_p4;
wire   [46:0] lhs_V_13_fu_194_p3;
wire  signed [47:0] sext_ln1393_fu_202_p1;
wire  signed [47:0] sext_ln1316_fu_190_p1;
wire   [47:0] ret_V_15_fu_206_p2;
wire  signed [29:0] r_V_17_fu_222_p1;
wire  signed [27:0] r_V_18_fu_228_p1;
wire  signed [28:0] r_V_19_fu_234_p1;
wire   [29:0] r_V_20_fu_240_p1;
wire  signed [29:0] r_V_21_fu_246_p1;
wire   [47:0] tmp_15_fu_256_p3;
wire  signed [49:0] lhs_V_14_fu_263_p1;
wire  signed [49:0] sext_ln1393_10_fu_267_p1;
wire   [49:0] ret_V_16_fu_270_p2;
wire   [31:0] tmp_s_fu_276_p4;
wire   [49:0] lhs_V_15_fu_286_p3;
wire  signed [49:0] sext_ln1393_11_fu_294_p1;
wire   [49:0] ret_V_24_fu_297_p2;
wire  signed [49:0] sext_ln1393_12_fu_303_p1;
wire   [49:0] ret_V_18_fu_306_p2;
wire   [31:0] tmp_10_fu_312_p4;
wire   [49:0] lhs_V_17_fu_322_p3;
wire  signed [49:0] sext_ln1393_13_fu_330_p1;
wire   [49:0] ret_V_19_fu_333_p2;
wire   [31:0] tmp_11_fu_339_p4;
wire   [49:0] lhs_V_18_fu_349_p3;
wire  signed [49:0] sext_ln1393_14_fu_357_p1;
wire   [49:0] ret_V_20_fu_360_p2;
wire   [31:0] tmp_12_fu_366_p4;
wire  signed [25:0] r_V_22_fu_384_p1;
wire   [41:0] r_V_22_fu_384_p2;
wire   [49:0] lhs_V_19_fu_376_p3;
wire  signed [49:0] sext_ln1393_15_fu_389_p1;
wire   [27:0] r_V_23_fu_399_p1;
wire   [43:0] r_V_23_fu_399_p2;
wire   [49:0] ret_V_25_fu_393_p2;
wire  signed [49:0] sext_ln1393_16_fu_404_p1;
wire   [49:0] ret_V_22_fu_408_p2;
wire   [31:0] tmp_13_fu_414_p4;
wire   [29:0] r_V_24_fu_432_p1;
wire   [45:0] r_V_24_fu_432_p2;
wire   [49:0] lhs_V_21_fu_424_p3;
wire  signed [49:0] sext_ln1393_17_fu_437_p1;
wire   [49:0] ret_V_23_fu_441_p2;
wire   [55:0] zext_ln1319_fu_252_p1;
reg   [55:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_return_0_preg = 56'd0;
#0 ap_return_1_preg = 32'd0;
end

mlp_mul_47s_31s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 47 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 47 ))
mul_47s_31s_47_1_1_U121(
    .din0(p_read1),
    .din1(r_V_fu_164_p1),
    .dout(r_V_fu_164_p2)
);

mlp_mul_46s_30s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 46 ))
mul_46s_30s_46_1_1_U122(
    .din0(p_read2),
    .din1(r_V_16_fu_185_p1),
    .dout(r_V_16_fu_185_p2)
);

mlp_mul_46s_30s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 46 ))
mul_46s_30s_46_1_1_U123(
    .din0(shl_ln887_2_cast9_loc_dout),
    .din1(r_V_17_fu_222_p1),
    .dout(r_V_17_fu_222_p2)
);

mlp_mul_44s_28s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
mul_44s_28s_44_1_1_U124(
    .din0(shl_ln887_3_cast21_loc_dout),
    .din1(r_V_18_fu_228_p1),
    .dout(r_V_18_fu_228_p2)
);

mlp_mul_45s_29s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 45 ))
mul_45s_29s_45_1_1_U125(
    .din0(p_read3),
    .din1(r_V_19_fu_234_p1),
    .dout(r_V_19_fu_234_p2)
);

mlp_mul_46s_30ns_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 46 ))
mul_46s_30ns_46_1_1_U126(
    .din0(shl_ln887_5_cast22_loc_dout),
    .din1(r_V_20_fu_240_p1),
    .dout(r_V_20_fu_240_p2)
);

mlp_mul_46s_30s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 46 ))
mul_46s_30s_46_1_1_U127(
    .din0(shl_ln887_6_cast18_loc_dout),
    .din1(r_V_21_fu_246_p1),
    .dout(r_V_21_fu_246_p2)
);

mlp_mul_42s_26s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_42s_26s_42_1_1_U128(
    .din0(shl_ln887_7_cast_loc_read_reg_484),
    .din1(r_V_22_fu_384_p1),
    .dout(r_V_22_fu_384_p2)
);

mlp_mul_44s_28ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
mul_44s_28ns_44_1_1_U129(
    .din0(shl_ln887_8_cast_loc_read_reg_489),
    .din1(r_V_23_fu_399_p1),
    .dout(r_V_23_fu_399_p2)
);

mlp_mul_46s_30ns_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 46 ))
mul_46s_30ns_46_1_1_U130(
    .din0(p_read4),
    .din1(r_V_24_fu_432_p1),
    .dout(r_V_24_fu_432_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_0_preg[0] <= 1'b0;
        ap_return_0_preg[1] <= 1'b0;
        ap_return_0_preg[2] <= 1'b0;
        ap_return_0_preg[3] <= 1'b0;
        ap_return_0_preg[4] <= 1'b0;
        ap_return_0_preg[5] <= 1'b0;
        ap_return_0_preg[6] <= 1'b0;
        ap_return_0_preg[7] <= 1'b0;
        ap_return_0_preg[8] <= 1'b0;
        ap_return_0_preg[9] <= 1'b0;
        ap_return_0_preg[10] <= 1'b0;
        ap_return_0_preg[11] <= 1'b0;
        ap_return_0_preg[12] <= 1'b0;
        ap_return_0_preg[13] <= 1'b0;
        ap_return_0_preg[14] <= 1'b0;
        ap_return_0_preg[15] <= 1'b0;
        ap_return_0_preg[16] <= 1'b0;
        ap_return_0_preg[17] <= 1'b0;
        ap_return_0_preg[18] <= 1'b0;
        ap_return_0_preg[19] <= 1'b0;
        ap_return_0_preg[20] <= 1'b0;
        ap_return_0_preg[21] <= 1'b0;
        ap_return_0_preg[22] <= 1'b0;
        ap_return_0_preg[23] <= 1'b0;
        ap_return_0_preg[24] <= 1'b0;
        ap_return_0_preg[25] <= 1'b0;
        ap_return_0_preg[26] <= 1'b0;
        ap_return_0_preg[27] <= 1'b0;
        ap_return_0_preg[28] <= 1'b0;
        ap_return_0_preg[29] <= 1'b0;
        ap_return_0_preg[30] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
                        ap_return_0_preg[30 : 0] <= zext_ln1319_fu_252_p1[30 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_1_preg <= {{ret_V_23_fu_441_p2[49:18]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_17_reg_499 <= r_V_17_fu_222_p2;
        r_V_18_reg_504 <= r_V_18_fu_228_p2;
        r_V_19_reg_509 <= r_V_19_fu_234_p2;
        r_V_20_reg_514 <= r_V_20_fu_240_p2;
        r_V_21_reg_519 <= r_V_21_fu_246_p2;
        shl_ln887_7_cast_loc_read_reg_484 <= shl_ln887_7_cast_loc_dout;
        shl_ln887_8_cast_loc_read_reg_489 <= shl_ln887_8_cast_loc_dout;
        tmp_reg_494 <= {{ret_V_15_fu_206_p2[47:18]}};
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_0 = zext_ln1319_fu_252_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_1 = {{ret_V_23_fu_441_p2[49:18]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln887_2_cast9_loc_blk_n = shl_ln887_2_cast9_loc_empty_n;
    end else begin
        shl_ln887_2_cast9_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln887_2_cast9_loc_read = 1'b1;
    end else begin
        shl_ln887_2_cast9_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln887_3_cast21_loc_blk_n = shl_ln887_3_cast21_loc_empty_n;
    end else begin
        shl_ln887_3_cast21_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln887_3_cast21_loc_read = 1'b1;
    end else begin
        shl_ln887_3_cast21_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln887_5_cast22_loc_blk_n = shl_ln887_5_cast22_loc_empty_n;
    end else begin
        shl_ln887_5_cast22_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln887_5_cast22_loc_read = 1'b1;
    end else begin
        shl_ln887_5_cast22_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln887_6_cast18_loc_blk_n = shl_ln887_6_cast18_loc_empty_n;
    end else begin
        shl_ln887_6_cast18_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln887_6_cast18_loc_read = 1'b1;
    end else begin
        shl_ln887_6_cast18_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln887_7_cast_loc_blk_n = shl_ln887_7_cast_loc_empty_n;
    end else begin
        shl_ln887_7_cast_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln887_7_cast_loc_read = 1'b1;
    end else begin
        shl_ln887_7_cast_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln887_8_cast_loc_blk_n = shl_ln887_8_cast_loc_empty_n;
    end else begin
        shl_ln887_8_cast_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln887_8_cast_loc_read = 1'b1;
    end else begin
        shl_ln887_8_cast_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((shl_ln887_8_cast_loc_empty_n == 1'b0) | (shl_ln887_7_cast_loc_empty_n == 1'b0) | (shl_ln887_6_cast18_loc_empty_n == 1'b0) | (shl_ln887_5_cast22_loc_empty_n == 1'b0) | (shl_ln887_3_cast21_loc_empty_n == 1'b0) | (shl_ln887_2_cast9_loc_empty_n == 1'b0));
end

assign lhs_V_13_fu_194_p3 = {{lhs_V_fu_175_p4}, {18'd0}};

assign lhs_V_14_fu_263_p1 = $signed(tmp_15_fu_256_p3);

assign lhs_V_15_fu_286_p3 = {{tmp_s_fu_276_p4}, {18'd0}};

assign lhs_V_17_fu_322_p3 = {{tmp_10_fu_312_p4}, {18'd0}};

assign lhs_V_18_fu_349_p3 = {{tmp_11_fu_339_p4}, {18'd0}};

assign lhs_V_19_fu_376_p3 = {{tmp_12_fu_366_p4}, {18'd0}};

assign lhs_V_21_fu_424_p3 = {{tmp_13_fu_414_p4}, {18'd0}};

assign lhs_V_fu_175_p4 = {{ret_V_fu_169_p2[46:18]}};

assign r_V_16_fu_185_p1 = 46'd70368304694104;

assign r_V_17_fu_222_p1 = 46'd70368380392875;

assign r_V_18_fu_228_p1 = 44'd17592117017536;

assign r_V_19_fu_234_p1 = 45'd35184236392872;

assign r_V_20_fu_240_p1 = 46'd295472466;

assign r_V_21_fu_246_p1 = 46'd70368272523191;

assign r_V_22_fu_384_p1 = 42'd4398028496560;

assign r_V_23_fu_399_p1 = 44'd81453738;

assign r_V_24_fu_432_p1 = 46'd398034425;

assign r_V_fu_164_p1 = 47'd140736606499299;

assign ret_V_15_fu_206_p2 = ($signed(sext_ln1393_fu_202_p1) + $signed(sext_ln1316_fu_190_p1));

assign ret_V_16_fu_270_p2 = ($signed(lhs_V_14_fu_263_p1) + $signed(sext_ln1393_10_fu_267_p1));

assign ret_V_18_fu_306_p2 = ($signed(ret_V_24_fu_297_p2) + $signed(sext_ln1393_12_fu_303_p1));

assign ret_V_19_fu_333_p2 = ($signed(lhs_V_17_fu_322_p3) + $signed(sext_ln1393_13_fu_330_p1));

assign ret_V_20_fu_360_p2 = ($signed(lhs_V_18_fu_349_p3) + $signed(sext_ln1393_14_fu_357_p1));

assign ret_V_22_fu_408_p2 = ($signed(ret_V_25_fu_393_p2) + $signed(sext_ln1393_16_fu_404_p1));

assign ret_V_23_fu_441_p2 = ($signed(lhs_V_21_fu_424_p3) + $signed(sext_ln1393_17_fu_437_p1));

assign ret_V_24_fu_297_p2 = ($signed(lhs_V_15_fu_286_p3) + $signed(sext_ln1393_11_fu_294_p1));

assign ret_V_25_fu_393_p2 = ($signed(lhs_V_19_fu_376_p3) + $signed(sext_ln1393_15_fu_389_p1));

assign ret_V_fu_169_p2 = (r_V_fu_164_p2 + 47'd9139343589376);

assign sext_ln1316_fu_190_p1 = $signed(r_V_16_fu_185_p2);

assign sext_ln1393_10_fu_267_p1 = $signed(r_V_17_reg_499);

assign sext_ln1393_11_fu_294_p1 = $signed(r_V_18_reg_504);

assign sext_ln1393_12_fu_303_p1 = $signed(r_V_19_reg_509);

assign sext_ln1393_13_fu_330_p1 = $signed(r_V_20_reg_514);

assign sext_ln1393_14_fu_357_p1 = $signed(r_V_21_reg_519);

assign sext_ln1393_15_fu_389_p1 = $signed(r_V_22_fu_384_p2);

assign sext_ln1393_16_fu_404_p1 = $signed(r_V_23_fu_399_p2);

assign sext_ln1393_17_fu_437_p1 = $signed(r_V_24_fu_432_p2);

assign sext_ln1393_fu_202_p1 = $signed(lhs_V_13_fu_194_p3);

assign tmp_10_fu_312_p4 = {{ret_V_18_fu_306_p2[49:18]}};

assign tmp_11_fu_339_p4 = {{ret_V_19_fu_333_p2[49:18]}};

assign tmp_12_fu_366_p4 = {{ret_V_20_fu_360_p2[49:18]}};

assign tmp_13_fu_414_p4 = {{ret_V_22_fu_408_p2[49:18]}};

assign tmp_15_fu_256_p3 = {{tmp_reg_494}, {18'd0}};

assign tmp_s_fu_276_p4 = {{ret_V_16_fu_270_p2[49:18]}};

assign zext_ln1319_fu_252_p1 = p_read;

always @ (posedge ap_clk) begin
    ap_return_0_preg[55:31] <= 25'b0000000000000000000000000;
end

endmodule //mlp_Block_if_end_i_i126_9218241_proc
