<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='116' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='115'>/// RegisterCoalescer - This pass merges live ranges to eliminate copies.</doc>
<def f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='350' type='char &amp;'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1160' u='a' c='_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='912' u='a' c='_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='931' u='a' c='_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='370' u='a' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='346' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='476' u='a' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
