    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx
Rx__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Rx__0__MASK EQU 0x02
Rx__0__PC EQU CYREG_PRT0_PC1
Rx__0__PORT EQU 0
Rx__0__SHIFT EQU 1
Rx__AG EQU CYREG_PRT0_AG
Rx__AMUX EQU CYREG_PRT0_AMUX
Rx__BIE EQU CYREG_PRT0_BIE
Rx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx__BYP EQU CYREG_PRT0_BYP
Rx__CTL EQU CYREG_PRT0_CTL
Rx__DM0 EQU CYREG_PRT0_DM0
Rx__DM1 EQU CYREG_PRT0_DM1
Rx__DM2 EQU CYREG_PRT0_DM2
Rx__DR EQU CYREG_PRT0_DR
Rx__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx__MASK EQU 0x02
Rx__PORT EQU 0
Rx__PRT EQU CYREG_PRT0_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx__PS EQU CYREG_PRT0_PS
Rx__SHIFT EQU 1
Rx__SLW EQU CYREG_PRT0_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Tx__0__MASK EQU 0x01
Tx__0__PC EQU CYREG_PRT0_PC0
Tx__0__PORT EQU 0
Tx__0__SHIFT EQU 0
Tx__AG EQU CYREG_PRT0_AG
Tx__AMUX EQU CYREG_PRT0_AMUX
Tx__BIE EQU CYREG_PRT0_BIE
Tx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx__BYP EQU CYREG_PRT0_BYP
Tx__CTL EQU CYREG_PRT0_CTL
Tx__DM0 EQU CYREG_PRT0_DM0
Tx__DM1 EQU CYREG_PRT0_DM1
Tx__DM2 EQU CYREG_PRT0_DM2
Tx__DR EQU CYREG_PRT0_DR
Tx__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx__MASK EQU 0x01
Tx__PORT EQU 0
Tx__PRT EQU CYREG_PRT0_PRT
Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx__PS EQU CYREG_PRT0_PS
Tx__SHIFT EQU 0
Tx__SLW EQU CYREG_PRT0_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 1
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x04
isr_2__INTC_NUMBER EQU 2
isr_2__INTC_PRIOR_NUM EQU 4
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_3
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x08
isr_3__INTC_NUMBER EQU 3
isr_3__INTC_PRIOR_NUM EQU 3
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_4
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x10
isr_4__INTC_NUMBER EQU 4
isr_4__INTC_PRIOR_NUM EQU 2
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_5
isr_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5__INTC_MASK EQU 0x20
isr_5__INTC_NUMBER EQU 5
isr_5__INTC_PRIOR_NUM EQU 5
isr_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Out
PWM_Out__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
PWM_Out__0__MASK EQU 0x80
PWM_Out__0__PC EQU CYREG_PRT4_PC7
PWM_Out__0__PORT EQU 4
PWM_Out__0__SHIFT EQU 7
PWM_Out__AG EQU CYREG_PRT4_AG
PWM_Out__AMUX EQU CYREG_PRT4_AMUX
PWM_Out__BIE EQU CYREG_PRT4_BIE
PWM_Out__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM_Out__BYP EQU CYREG_PRT4_BYP
PWM_Out__CTL EQU CYREG_PRT4_CTL
PWM_Out__DM0 EQU CYREG_PRT4_DM0
PWM_Out__DM1 EQU CYREG_PRT4_DM1
PWM_Out__DM2 EQU CYREG_PRT4_DM2
PWM_Out__DR EQU CYREG_PRT4_DR
PWM_Out__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM_Out__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM_Out__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM_Out__MASK EQU 0x80
PWM_Out__PORT EQU 4
PWM_Out__PRT EQU CYREG_PRT4_PRT
PWM_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM_Out__PS EQU CYREG_PRT4_PS
PWM_Out__SHIFT EQU 7
PWM_Out__SLW EQU CYREG_PRT4_SLW

; Log_Clock
Log_Clock__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Log_Clock__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Log_Clock__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Log_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Log_Clock__INDEX EQU 0x07
Log_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Log_Clock__PM_ACT_MSK EQU 0x80
Log_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Log_Clock__PM_STBY_MSK EQU 0x80

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x01
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x02
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x02

; PWM_Speed_PWMUDB
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_Speed_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Speed_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_Speed_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Speed_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Speed_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_Speed_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
PWM_Speed_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Speed_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Speed_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Speed_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Speed_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Speed_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
PWM_Speed_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_Speed_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_Speed_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Speed_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

; Pin_Speed
Pin_Speed__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_Speed__0__MASK EQU 0x01
Pin_Speed__0__PC EQU CYREG_PRT3_PC0
Pin_Speed__0__PORT EQU 3
Pin_Speed__0__SHIFT EQU 0
Pin_Speed__AG EQU CYREG_PRT3_AG
Pin_Speed__AMUX EQU CYREG_PRT3_AMUX
Pin_Speed__BIE EQU CYREG_PRT3_BIE
Pin_Speed__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Speed__BYP EQU CYREG_PRT3_BYP
Pin_Speed__CTL EQU CYREG_PRT3_CTL
Pin_Speed__DM0 EQU CYREG_PRT3_DM0
Pin_Speed__DM1 EQU CYREG_PRT3_DM1
Pin_Speed__DM2 EQU CYREG_PRT3_DM2
Pin_Speed__DR EQU CYREG_PRT3_DR
Pin_Speed__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Speed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Speed__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Speed__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Speed__MASK EQU 0x01
Pin_Speed__PORT EQU 3
Pin_Speed__PRT EQU CYREG_PRT3_PRT
Pin_Speed__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Speed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Speed__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Speed__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Speed__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Speed__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Speed__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Speed__PS EQU CYREG_PRT3_PS
Pin_Speed__SHIFT EQU 0
Pin_Speed__SLW EQU CYREG_PRT3_SLW

; Pin_Torque
Pin_Torque__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_Torque__0__MASK EQU 0x40
Pin_Torque__0__PC EQU CYREG_PRT3_PC6
Pin_Torque__0__PORT EQU 3
Pin_Torque__0__SHIFT EQU 6
Pin_Torque__AG EQU CYREG_PRT3_AG
Pin_Torque__AMUX EQU CYREG_PRT3_AMUX
Pin_Torque__BIE EQU CYREG_PRT3_BIE
Pin_Torque__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Torque__BYP EQU CYREG_PRT3_BYP
Pin_Torque__CTL EQU CYREG_PRT3_CTL
Pin_Torque__DM0 EQU CYREG_PRT3_DM0
Pin_Torque__DM1 EQU CYREG_PRT3_DM1
Pin_Torque__DM2 EQU CYREG_PRT3_DM2
Pin_Torque__DR EQU CYREG_PRT3_DR
Pin_Torque__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Torque__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Torque__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Torque__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Torque__MASK EQU 0x40
Pin_Torque__PORT EQU 3
Pin_Torque__PRT EQU CYREG_PRT3_PRT
Pin_Torque__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Torque__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Torque__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Torque__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Torque__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Torque__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Torque__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Torque__PS EQU CYREG_PRT3_PS
Pin_Torque__SHIFT EQU 6
Pin_Torque__SLW EQU CYREG_PRT3_SLW

; Pin_Current
Pin_Current__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_Current__0__MASK EQU 0x10
Pin_Current__0__PC EQU CYREG_PRT3_PC4
Pin_Current__0__PORT EQU 3
Pin_Current__0__SHIFT EQU 4
Pin_Current__AG EQU CYREG_PRT3_AG
Pin_Current__AMUX EQU CYREG_PRT3_AMUX
Pin_Current__BIE EQU CYREG_PRT3_BIE
Pin_Current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Current__BYP EQU CYREG_PRT3_BYP
Pin_Current__CTL EQU CYREG_PRT3_CTL
Pin_Current__DM0 EQU CYREG_PRT3_DM0
Pin_Current__DM1 EQU CYREG_PRT3_DM1
Pin_Current__DM2 EQU CYREG_PRT3_DM2
Pin_Current__DR EQU CYREG_PRT3_DR
Pin_Current__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Current__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Current__MASK EQU 0x10
Pin_Current__PORT EQU 3
Pin_Current__PRT EQU CYREG_PRT3_PRT
Pin_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Current__PS EQU CYREG_PRT3_PS
Pin_Current__SHIFT EQU 4
Pin_Current__SLW EQU CYREG_PRT3_SLW

; Pin_Voltage
Pin_Voltage__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_Voltage__0__MASK EQU 0x08
Pin_Voltage__0__PC EQU CYREG_PRT3_PC3
Pin_Voltage__0__PORT EQU 3
Pin_Voltage__0__SHIFT EQU 3
Pin_Voltage__AG EQU CYREG_PRT3_AG
Pin_Voltage__AMUX EQU CYREG_PRT3_AMUX
Pin_Voltage__BIE EQU CYREG_PRT3_BIE
Pin_Voltage__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Voltage__BYP EQU CYREG_PRT3_BYP
Pin_Voltage__CTL EQU CYREG_PRT3_CTL
Pin_Voltage__DM0 EQU CYREG_PRT3_DM0
Pin_Voltage__DM1 EQU CYREG_PRT3_DM1
Pin_Voltage__DM2 EQU CYREG_PRT3_DM2
Pin_Voltage__DR EQU CYREG_PRT3_DR
Pin_Voltage__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Voltage__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Voltage__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Voltage__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Voltage__MASK EQU 0x08
Pin_Voltage__PORT EQU 3
Pin_Voltage__PRT EQU CYREG_PRT3_PRT
Pin_Voltage__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Voltage__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Voltage__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Voltage__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Voltage__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Voltage__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Voltage__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Voltage__PS EQU CYREG_PRT3_PS
Pin_Voltage__SHIFT EQU 3
Pin_Voltage__SLW EQU CYREG_PRT3_SLW

; Speed_Clock
Speed_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Speed_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Speed_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Speed_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Speed_Clock__INDEX EQU 0x04
Speed_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Speed_Clock__PM_ACT_MSK EQU 0x10
Speed_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Speed_Clock__PM_STBY_MSK EQU 0x10

; AD_konverter_bSAR_SEQ
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
AD_konverter_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
AD_konverter_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
AD_konverter_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
AD_konverter_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
AD_konverter_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
AD_konverter_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
AD_konverter_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
AD_konverter_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
AD_konverter_bSAR_SEQ_CtrlReg__0__POS EQU 0
AD_konverter_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
AD_konverter_bSAR_SEQ_CtrlReg__1__POS EQU 1
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
AD_konverter_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
AD_konverter_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
AD_konverter_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
AD_konverter_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
AD_konverter_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
AD_konverter_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
AD_konverter_bSAR_SEQ_CtrlReg__MASK EQU 0x03
AD_konverter_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
AD_konverter_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
AD_konverter_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
AD_konverter_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
AD_konverter_bSAR_SEQ_EOCSts__0__POS EQU 0
AD_konverter_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
AD_konverter_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
AD_konverter_bSAR_SEQ_EOCSts__MASK EQU 0x01
AD_konverter_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB02_MSK
AD_konverter_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
AD_konverter_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB02_ST

; AD_konverter_FinalBuf
AD_konverter_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
AD_konverter_FinalBuf__DRQ_NUMBER EQU 0
AD_konverter_FinalBuf__NUMBEROF_TDS EQU 0
AD_konverter_FinalBuf__PRIORITY EQU 2
AD_konverter_FinalBuf__TERMIN_EN EQU 0
AD_konverter_FinalBuf__TERMIN_SEL EQU 0
AD_konverter_FinalBuf__TERMOUT0_EN EQU 1
AD_konverter_FinalBuf__TERMOUT0_SEL EQU 0
AD_konverter_FinalBuf__TERMOUT1_EN EQU 0
AD_konverter_FinalBuf__TERMOUT1_SEL EQU 0

; AD_konverter_IntClock
AD_konverter_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
AD_konverter_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
AD_konverter_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
AD_konverter_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
AD_konverter_IntClock__INDEX EQU 0x02
AD_konverter_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AD_konverter_IntClock__PM_ACT_MSK EQU 0x04
AD_konverter_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AD_konverter_IntClock__PM_STBY_MSK EQU 0x04

; AD_konverter_IRQ
AD_konverter_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
AD_konverter_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
AD_konverter_IRQ__INTC_MASK EQU 0x01
AD_konverter_IRQ__INTC_NUMBER EQU 0
AD_konverter_IRQ__INTC_PRIOR_NUM EQU 7
AD_konverter_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
AD_konverter_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
AD_konverter_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; AD_konverter_SAR_ADC_SAR
AD_konverter_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
AD_konverter_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
AD_konverter_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
AD_konverter_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
AD_konverter_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
AD_konverter_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
AD_konverter_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
AD_konverter_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
AD_konverter_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
AD_konverter_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
AD_konverter_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
AD_konverter_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
AD_konverter_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
AD_konverter_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
AD_konverter_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
AD_konverter_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
AD_konverter_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
AD_konverter_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
AD_konverter_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
AD_konverter_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; AD_konverter_TempBuf
AD_konverter_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
AD_konverter_TempBuf__DRQ_NUMBER EQU 1
AD_konverter_TempBuf__NUMBEROF_TDS EQU 0
AD_konverter_TempBuf__PRIORITY EQU 2
AD_konverter_TempBuf__TERMIN_EN EQU 0
AD_konverter_TempBuf__TERMIN_SEL EQU 0
AD_konverter_TempBuf__TERMOUT0_EN EQU 1
AD_konverter_TempBuf__TERMOUT0_SEL EQU 1
AD_konverter_TempBuf__TERMOUT1_EN EQU 0
AD_konverter_TempBuf__TERMOUT1_SEL EQU 0

; Sample_Clock
Sample_Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Sample_Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Sample_Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Sample_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Sample_Clock__INDEX EQU 0x05
Sample_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Sample_Clock__PM_ACT_MSK EQU 0x20
Sample_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Sample_Clock__PM_STBY_MSK EQU 0x20

; Counter_Clock
Counter_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Counter_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Counter_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Counter_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Counter_Clock__INDEX EQU 0x00
Counter_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Counter_Clock__PM_ACT_MSK EQU 0x01
Counter_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Counter_Clock__PM_STBY_MSK EQU 0x01

; Counter_Speed_CounterUDB
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Counter_Speed_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Counter_Speed_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Counter_Speed_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
Counter_Speed_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
Counter_Speed_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Counter_Speed_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
Counter_Speed_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
Counter_Speed_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Counter_Speed_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
Counter_Speed_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Counter_Speed_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Counter_Speed_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Counter_Speed_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB10_A0
Counter_Speed_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB10_A1
Counter_Speed_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Counter_Speed_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB10_D0
Counter_Speed_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB10_D1
Counter_Speed_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Counter_Speed_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB10_F0
Counter_Speed_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB10_F1
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Counter_Speed_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Counter_Speed_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Counter_Speed_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB11_A0
Counter_Speed_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB11_A1
Counter_Speed_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Counter_Speed_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB11_D0
Counter_Speed_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB11_D1
Counter_Speed_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Counter_Speed_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB11_F0
Counter_Speed_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB11_F1
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Counter_Speed_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Counter_Speed_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Counter_Speed_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB12_A0
Counter_Speed_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB12_A1
Counter_Speed_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Counter_Speed_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB12_D0
Counter_Speed_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB12_D1
Counter_Speed_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Counter_Speed_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Counter_Speed_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB12_F0
Counter_Speed_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB12_F1
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__0__MASK EQU 0x01
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__0__POS EQU 0
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__1__MASK EQU 0x02
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__1__POS EQU 1
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__2__MASK EQU 0x04
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__2__POS EQU 2
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x87
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_Speed_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Counter_Speed_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_Speed_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_Speed_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_Speed_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_Speed_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_Speed_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_Speed_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_Speed_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_Speed_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_Speed_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_Speed_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_Speed_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_Speed_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_Speed_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Counter_Speed_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Counter_Speed_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; PWM_Regulering_PWMUDB
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Regulering_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Regulering_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Regulering_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Regulering_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Regulering_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Regulering_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_Regulering_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Regulering_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Regulering_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Regulering_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_Regulering_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Regulering_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Regulering_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Regulering_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Regulering_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Regulering_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_Regulering_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Regulering_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Regulering_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Regulering_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; Pin_Load_Current
Pin_Load_Current__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_Load_Current__0__MASK EQU 0x20
Pin_Load_Current__0__PC EQU CYREG_PRT3_PC5
Pin_Load_Current__0__PORT EQU 3
Pin_Load_Current__0__SHIFT EQU 5
Pin_Load_Current__AG EQU CYREG_PRT3_AG
Pin_Load_Current__AMUX EQU CYREG_PRT3_AMUX
Pin_Load_Current__BIE EQU CYREG_PRT3_BIE
Pin_Load_Current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Load_Current__BYP EQU CYREG_PRT3_BYP
Pin_Load_Current__CTL EQU CYREG_PRT3_CTL
Pin_Load_Current__DM0 EQU CYREG_PRT3_DM0
Pin_Load_Current__DM1 EQU CYREG_PRT3_DM1
Pin_Load_Current__DM2 EQU CYREG_PRT3_DM2
Pin_Load_Current__DR EQU CYREG_PRT3_DR
Pin_Load_Current__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Load_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Load_Current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Load_Current__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Load_Current__MASK EQU 0x20
Pin_Load_Current__PORT EQU 3
Pin_Load_Current__PRT EQU CYREG_PRT3_PRT
Pin_Load_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Load_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Load_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Load_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Load_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Load_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Load_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Load_Current__PS EQU CYREG_PRT3_PS
Pin_Load_Current__SHIFT EQU 5
Pin_Load_Current__SLW EQU CYREG_PRT3_SLW

; Regulation_Clock
Regulation_Clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Regulation_Clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Regulation_Clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Regulation_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Regulation_Clock__INDEX EQU 0x06
Regulation_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Regulation_Clock__PM_ACT_MSK EQU 0x40
Regulation_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Regulation_Clock__PM_STBY_MSK EQU 0x40

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
