// Seed: 1917133403
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    input  tri1  id_2
);
  wire id_4;
endmodule
module module_1 (
    output wor  id_0,
    output wire id_1,
    input  tri1 id_2
);
  wire ["" : -1] id_4;
  logic id_5 = 1;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  always @(-1) $unsigned(13);
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
  logic id_5;
  assign id_3 = module_2;
  wire id_6;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd40
) (
    output tri id_0,
    input tri _id_1,
    output supply1 id_2
);
  parameter id_4 = 1;
  logic [~  id_1  -  1 : (  id_1  !=?  -1  )] id_5 = -1 != -1'b0;
  assign id_2 = $signed(36);
  ;
  wire id_6;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
