

================================================================
== Vitis HLS Report for 'SystemControl_Pipeline_VITIS_LOOP_295_1'
================================================================
* Date:           Mon May 12 19:57:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.190 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  11.110 ns|  11.110 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_295_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_2, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln295 = muxlogic i2 0"   --->   Operation 9 'muxlogic' 'muxLogicData_to_store_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln295 = muxlogic i2 %i"   --->   Operation 10 'muxlogic' 'muxLogicAddr_to_store_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.33ns)   --->   "%store_ln295 = store i2 0, i2 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 11 'store' 'store_ln295' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_12 = muxlogic i2 %i"   --->   Operation 13 'muxlogic' 'MuxLogicAddr_to_i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 14 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.53ns)   --->   "%add_ln295 = add i2 %i_12, i2 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 15 'add' 'add_ln295' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.53ns)   --->   "%icmp_ln295 = icmp_eq  i2 %i_12, i2 3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 16 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %for.inc.split, void %VITIS_LOOP_301_2.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 17 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln295 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 18 'specpipeline' 'specpipeline_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln295 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 20 'specloopname' 'specloopname_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%switch_ln296 = switch i2 %i_12, void %V.i6171.case.2, i2 0, void %V.i6171.case.0, i2 1, void %V.i6171.case.1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 21 'switch' 'switch_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln295 = muxlogic i2 %add_ln295"   --->   Operation 22 'muxlogic' 'muxLogicData_to_store_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln295 = muxlogic i2 %i"   --->   Operation 23 'muxlogic' 'muxLogicAddr_to_store_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.33ns)   --->   "%store_ln295 = store i2 %add_ln295, i2 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 24 'store' 'store_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.33>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln295 = br void %for.inc" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295]   --->   Operation 25 'br' 'br_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.64>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln296 = muxlogic i1 1"   --->   Operation 26 'muxlogic' 'muxLogicData_to_write_ln296' <Predicate = (i_12 == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.64ns)   --->   "%write_ln296 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %syscontrol_1, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 27 'write' 'write_ln296' <Predicate = (i_12 == 1)> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln296 = br void %V.i6171.exit" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 28 'br' 'br_ln296' <Predicate = (i_12 == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln296 = muxlogic i1 1"   --->   Operation 29 'muxlogic' 'muxLogicData_to_write_ln296' <Predicate = (i_12 == 0)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.64ns)   --->   "%write_ln296 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %syscontrol_0, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 30 'write' 'write_ln296' <Predicate = (i_12 == 0)> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln296 = br void %V.i6171.exit" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 31 'br' 'br_ln296' <Predicate = (i_12 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln296 = muxlogic i1 1"   --->   Operation 32 'muxlogic' 'muxLogicData_to_write_ln296' <Predicate = (i_12 != 0 & i_12 != 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.64ns)   --->   "%write_ln296 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %syscontrol_2, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 33 'write' 'write_ln296' <Predicate = (i_12 != 0 & i_12 != 1)> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln296 = br void %V.i6171.exit" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:296]   --->   Operation 34 'br' 'br_ln296' <Predicate = (i_12 != 0 & i_12 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ syscontrol_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ syscontrol_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ syscontrol_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 010]
specinterface_ln0           (specinterface    ) [ 000]
specinterface_ln0           (specinterface    ) [ 000]
specinterface_ln0           (specinterface    ) [ 000]
muxLogicData_to_store_ln295 (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln295 (muxlogic         ) [ 000]
store_ln295                 (store            ) [ 000]
br_ln0                      (br               ) [ 000]
MuxLogicAddr_to_i_12        (muxlogic         ) [ 000]
i_12                        (load             ) [ 011]
add_ln295                   (add              ) [ 000]
icmp_ln295                  (icmp             ) [ 010]
br_ln295                    (br               ) [ 000]
specpipeline_ln295          (specpipeline     ) [ 000]
speclooptripcount_ln295     (speclooptripcount) [ 000]
specloopname_ln295          (specloopname     ) [ 000]
switch_ln296                (switch           ) [ 000]
muxLogicData_to_store_ln295 (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln295 (muxlogic         ) [ 000]
store_ln295                 (store            ) [ 000]
br_ln295                    (br               ) [ 000]
muxLogicData_to_write_ln296 (muxlogic         ) [ 000]
write_ln296                 (write            ) [ 000]
br_ln296                    (br               ) [ 000]
muxLogicData_to_write_ln296 (muxlogic         ) [ 000]
write_ln296                 (write            ) [ 000]
br_ln296                    (br               ) [ 000]
muxLogicData_to_write_ln296 (muxlogic         ) [ 000]
write_ln296                 (write            ) [ 000]
br_ln296                    (br               ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="syscontrol_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="syscontrol_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="syscontrol_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln296_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln296/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln296_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln296/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln296_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln296/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln296/2 muxLogicData_to_write_ln296/2 muxLogicData_to_write_ln296/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="muxLogicData_to_store_ln295_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln295/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="muxLogicAddr_to_store_ln295_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln295/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln295_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="2" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="MuxLogicAddr_to_i_12_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_12/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_12_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln295_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln295_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="muxLogicData_to_store_ln295_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln295/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="muxLogicAddr_to_store_ln295_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln295/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln295_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_12_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="1"/>
<pin id="124" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="36" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="34" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="34" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="88" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="88" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="38" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="125"><net_src comp="85" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: syscontrol_0 | {2 }
	Port: syscontrol_1 | {2 }
	Port: syscontrol_2 | {2 }
 - Input state : 
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln295 : 1
		store_ln295 : 1
		MuxLogicAddr_to_i_12 : 1
		i_12 : 1
		add_ln295 : 2
		icmp_ln295 : 2
		br_ln295 : 3
		switch_ln296 : 2
		muxLogicData_to_store_ln295 : 3
		muxLogicAddr_to_store_ln295 : 1
		store_ln295 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |           add_ln295_fu_88          |    0    |    5    |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln295_fu_94          |    0    |    5    |
|----------|------------------------------------|---------|---------|
|          |       write_ln296_write_fu_42      |    0    |    0    |
|   write  |       write_ln296_write_fu_50      |    0    |    0    |
|          |       write_ln296_write_fu_58      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |              grp_fu_66             |    0    |    0    |
|          |  muxLogicData_to_store_ln295_fu_70 |    0    |    0    |
| muxlogic |  muxLogicAddr_to_store_ln295_fu_74 |    0    |    0    |
|          |     MuxLogicAddr_to_i_12_fu_82     |    0    |    0    |
|          | muxLogicData_to_store_ln295_fu_100 |    0    |    0    |
|          | muxLogicAddr_to_store_ln295_fu_104 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    10   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_12_reg_122|    2   |
|  i_reg_112 |    2   |
+------------+--------+
|    Total   |    4   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   10   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   10   |
+-----------+--------+--------+
