{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540828278992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pci_com_lpt_usb_eth EP3C10E144C7 " "Selected device EP3C10E144C7 for design \"pci_com_lpt_usb_eth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540828279007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540828279054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540828279054 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "alt_pll:b2v_inst5\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"alt_pll:b2v_inst5\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "alt_pll:b2v_inst5\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 23 26 0 0 " "Implementing clock multiplication of 23, clock division of 26, and phase shift of 0 degrees (0 ps) for alt_pll:b2v_inst5\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/alt_pll_altpll.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/db/alt_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1540828279117 ""}  } { { "db/alt_pll_altpll.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/db/alt_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1540828279117 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1540828279164 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1540828279164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540828279164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C7 " "Device EP3C5E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Device EP3C5E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Device EP3C10E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Device EP3C16E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Device EP3C16E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C7 " "Device EP3C25E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144I7 " "Device EP3C25E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540828279351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540828279351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 1878 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 1880 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540828279351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 1882 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540828279351 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540828279351 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540828279351 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540828279351 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 52 " "No exact pin location assignment(s) for 4 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_I_IRDY " "Pin _I_IRDY not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { _I_IRDY } } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 44 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { _I_IRDY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540828279695 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_PAR " "Pin O_PAR not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { O_PAR } } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 52 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_PAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540828279695 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DEV0BAR4SEL " "Pin O_DEV0BAR4SEL not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { O_DEV0BAR4SEL } } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 53 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_DEV0BAR4SEL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540828279695 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DEV1BAR1SEL " "Pin O_DEV1BAR1SEL not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { O_DEV1BAR1SEL } } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 54 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_DEV1BAR1SEL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540828279695 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540828279695 ""}
{ "Info" "ISTA_SDC_FOUND" "pci_com_lpt_usb_eth.out.sdc " "Reading SDC File: 'pci_com_lpt_usb_eth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540828279914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pci_com_lpt_usb_eth.out.sdc 103 altera_reserved_tck clock " "Ignored filter at pci_com_lpt_usb_eth.out.sdc(103): altera_reserved_tck could not be matched with a clock" {  } { { "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.out.sdc" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540828279929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "com_controller:b2v_inst\|CTS_in\[0\] " "Node: com_controller:b2v_inst\|CTS_in\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540828279945 "|pci_com_lpt_usb_eth|com_controller:b2v_inst|CTS_in[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "com_controller:b2v_inst\|fifo_rx_raddr\[0\] " "Node: com_controller:b2v_inst\|fifo_rx_raddr\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540828279945 "|pci_com_lpt_usb_eth|com_controller:b2v_inst|fifo_rx_raddr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "com_controller:b2v_inst\|frame_err " "Node: com_controller:b2v_inst\|frame_err was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540828279945 "|pci_com_lpt_usb_eth|com_controller:b2v_inst|frame_err"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "com_controller:b2v_inst\|par_err " "Node: com_controller:b2v_inst\|par_err was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540828279945 "|pci_com_lpt_usb_eth|com_controller:b2v_inst|par_err"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "com_controller:b2v_inst\|IER_COM1\[1\] " "Node: com_controller:b2v_inst\|IER_COM1\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540828279945 "|pci_com_lpt_usb_eth|com_controller:b2v_inst|IER_COM1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "com_controller:b2v_inst\|fifo_tx_raddr\[0\] " "Node: com_controller:b2v_inst\|fifo_tx_raddr\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540828279945 "|pci_com_lpt_usb_eth|com_controller:b2v_inst|fifo_tx_raddr[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1540828279945 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1540828279945 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540828279945 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540828279945 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540828279945 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000        I_CLK " "  30.000        I_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540828279945 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    I_CLK_DEV " "  20.000    I_CLK_DEV" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540828279945 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540828279945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alt_pll:b2v_inst5\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node alt_pll:b2v_inst5\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""}  } { { "db/alt_pll_altpll.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/db/alt_pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { alt_pll:b2v_inst5|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540828280195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I_CLK~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0)) " "Automatically promoted node I_CLK~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|IER_COM1\[1\] " "Destination node com_controller:b2v_inst\|IER_COM1\[1\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|IER_COM1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_tx_waddr\[1\] " "Destination node com_controller:b2v_inst\|fifo_tx_waddr\[1\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_waddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_tx_waddr\[0\] " "Destination node com_controller:b2v_inst\|fifo_tx_waddr\[0\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_waddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_tx_waddr\[3\] " "Destination node com_controller:b2v_inst\|fifo_tx_waddr\[3\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_waddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_tx_waddr\[2\] " "Destination node com_controller:b2v_inst\|fifo_tx_waddr\[2\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_waddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_rx_raddr\[2\] " "Destination node com_controller:b2v_inst\|fifo_rx_raddr\[2\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_rx_raddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_rx_raddr\[1\] " "Destination node com_controller:b2v_inst\|fifo_rx_raddr\[1\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_rx_raddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_rx_raddr\[0\] " "Destination node com_controller:b2v_inst\|fifo_rx_raddr\[0\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_rx_raddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "com_controller:b2v_inst\|fifo_rx_raddr\[3\] " "Destination node com_controller:b2v_inst\|fifo_rx_raddr\[3\]" {  } { { "com_controller.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/com_controller.v" 733 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_rx_raddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540828280195 ""}  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/13.0/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 41 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 1868 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540828280195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "com_controller:b2v_inst\|always27~1  " "Automatically promoted node com_controller:b2v_inst\|always27~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540828280195 ""}  } { { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|always27~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540828280195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540828280429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540828280586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1540828280601 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540828280601 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 1 3 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540828280617 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540828280617 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540828280617 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 5 3 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 12 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 4 6 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540828280632 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540828280632 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540828280632 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540828280695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540828281226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540828281836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540828281929 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540828289664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540828289664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540828290211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0/pci_com_lpt_usb_eth/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540828293648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540828293648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540828301211 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540828301242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540828301273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540828301539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540828302445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/pci_com_lpt_usb_eth/output_files/pci_com_lpt_usb_eth.fit.smsg " "Generated suppressed messages file C:/altera/13.0/pci_com_lpt_usb_eth/output_files/pci_com_lpt_usb_eth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540828302883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540828303211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 18:51:43 2018 " "Processing ended: Mon Oct 29 18:51:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540828303211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540828303211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540828303211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540828303211 ""}
