[{"DBLP title": "Modulo scheduling without overlapped lifetimes.", "DBLP authors": ["Eric Stotzer", "Ernst L. Leiss"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542454", "OA papers": [{"PaperId": "https://openalex.org/W2004123408", "PaperTitle": "Modulo scheduling without overlapped lifetimes", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas Instruments (United States)": 1.0, "University of Houston": 1.0}, "Authors": ["Eric Stotzer", "Ernst L. Leiss"]}]}, {"DBLP title": "Synchronous objects with scheduling policies: introducing safe shared memory in lustre.", "DBLP authors": ["Paul Caspi", "Jean-Louis Cola\u00e7o", "L\u00e9onard G\u00e9rard", "Marc Pouzet", "Pascal Raymond"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542455", "OA papers": [{"PaperId": "https://openalex.org/W2130358593", "PaperTitle": "Synchronous objects with scheduling policies", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Verimag": 2.0, "Prover Technology, Toulouse, France": 1.0, "French Institute for Research in Computer Science and Automation": 2.0}, "Authors": ["Paul Caspi", "Jean-Louis Cola\u00e7o", "L\u00e9onard G\u00e9rard", "Marc Pouzet", "Pascal Raymond"]}]}, {"DBLP title": "Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures.", "DBLP authors": ["Taewook Oh", "Bernhard Egger", "Hyunchul Park", "Scott A. Mahlke"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542456", "OA papers": [{"PaperId": "https://openalex.org/W1969837230", "PaperTitle": "Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Samsung (South Korea)": 2.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Taewook Oh", "Bernhard Egger", "Hyunchul Park", "Scott Mahlke"]}]}, {"DBLP title": "PTIDES on flexible task graph: real-time embedded systembuilding from theory to practice.", "DBLP authors": ["Jia Zou", "Joshua S. Auerbach", "David F. Bacon", "Edward A. Lee"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542457", "OA papers": [{"PaperId": "https://openalex.org/W2009801835", "PaperTitle": "PTIDES on flexible task graph", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Berkeley": 2.0, "IBM (United States)": 2.0}, "Authors": ["Jia Zou", "Joshua D. Auerbach", "David Bacon", "Edward A. Lee"]}]}, {"DBLP title": "A compiler optimization to reduce soft errors in register files.", "DBLP authors": ["Jongeun Lee", "Aviral Shrivastava"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542459", "OA papers": [{"PaperId": "https://openalex.org/W2058640228", "PaperTitle": "A compiler optimization to reduce soft errors in register files", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Jongeun Lee", "Aviral Shrivastava"]}]}, {"DBLP title": "Raced profiles: efficient selection of competing compiler optimizations.", "DBLP authors": ["Hugh Leather", "Michael F. P. O'Boyle", "Bruce Worton"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542460", "OA papers": [{"PaperId": "https://openalex.org/W2051765524", "PaperTitle": "Raced profiles", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Hugh Leather", "Michael O'Boyle", "Bruce J. Worton"]}]}, {"DBLP title": "Eliminating the call stack to save RAM.", "DBLP authors": ["Xuejun Yang", "Nathan Cooprider", "John Regehr"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542461", "OA papers": [{"PaperId": "https://openalex.org/W1965722902", "PaperTitle": "Eliminating the call stack to save RAM", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Utah": 2.0, "BAE Systems (United States)": 1.0}, "Authors": ["Xuejun Yang", "Nathan Cooprider", "John Regehr"]}]}, {"DBLP title": "Live-range unsplitting for faster optimal coalescing.", "DBLP authors": ["Sandrine Blazy", "Beno\u00eet Robillard"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542462", "OA papers": [{"PaperId": "https://openalex.org/W4301816750", "PaperTitle": "Live-range unsplitting for faster optimal coalescing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sandrine Blazy", "Benoit Robillard"]}]}, {"DBLP title": "Push-assisted migration of real-time tasks in multi-core processors.", "DBLP authors": ["Abhik Sarkar", "Frank Mueller", "Harini Ramaprasad", "Sibin Mohan"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542464", "OA papers": [{"PaperId": "https://openalex.org/W2115998372", "PaperTitle": "Push-assisted migration of real-time tasks in multi-core processors", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"North Carolina State University": 2.0, "Southern Illinois University Carbondale": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Abhik Sarkar", "Frank Mueller", "Harini Ramaprasad", "Sibin Mohan"]}]}, {"DBLP title": "Software transactional memory for multicore embedded systems.", "DBLP authors": ["Jennifer Mankin", "David R. Kaeli", "John Ardini"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542465", "OA papers": [{"PaperId": "https://openalex.org/W2140846286", "PaperTitle": "Software transactional memory for multicore embedded systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northeastern University": 2.0, "Draper Laboratory": 1.0}, "Authors": ["Jennifer Mankin", "David Kaeli", "John Ardini"]}]}, {"DBLP title": "Synergistic execution of stream programs on multicores with accelerators.", "DBLP authors": ["Abhishek Udupa", "R. Govindarajan", "Matthew J. Thazhuthaveetil"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542466", "OA papers": [{"PaperId": "https://openalex.org/W2139270694", "PaperTitle": "Synergistic execution of stream programs on multicores with accelerators", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Indian Institute of Science Bangalore": 3.0}, "Authors": ["Abhishek Udupa", "Ramaswamy Govindarajan", "Matthew J. Thazhuthaveetil"]}]}, {"DBLP title": "Towards device emulation code generation.", "DBLP authors": ["Thomas Heinz", "Reinhard Wilhelm"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542467", "OA papers": [{"PaperId": "https://openalex.org/W2071121509", "PaperTitle": "Towards device emulation code generation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Robert Bosch Hospital": 1.0, "Saarland University": 1.0}, "Authors": ["Thomas Heinz", "Reinhard Wilhelm"]}]}, {"DBLP title": "Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE).", "DBLP authors": ["Stephen Roderick Hines", "Yuval Peress", "Peter Gavin", "David B. Whalley", "Gary S. Tyson"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542469", "OA papers": [{"PaperId": "https://openalex.org/W1971655192", "PaperTitle": "Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nvidia (United States)": 1.0, "Florida State University": 4.0}, "Authors": ["Stephen A. Hines", "Yuval Peress", "Peter Gavin", "David Whalley", "Gary Tyson"]}]}, {"DBLP title": "Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring.", "DBLP authors": ["Paul Edward McKechnie", "Michaela Blott", "Wim Vanderbauwhede"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542470", "OA papers": [{"PaperId": "https://openalex.org/W1991931085", "PaperTitle": "Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute for System Level Integration, Livingston, United Kingdom": 1.0, "Xilinx (Ireland)": 1.0, "University of Glasgow": 1.0}, "Authors": ["Paul McKechnie", "Michaela Blott", "Wim Vanderbauwhede"]}]}, {"DBLP title": "Tracing interrupts in embedded software.", "DBLP authors": ["Giovani Gracioli", "Sebastian Fischmeister"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542471", "OA papers": [{"PaperId": "https://openalex.org/W2153806073", "PaperTitle": "Tracing interrupts in embedded software", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Giovani Gracioli", "Sebastian Fischmeister"]}]}, {"DBLP title": "Addressing the challenges of DBT for the ARM architecture.", "DBLP authors": ["Ryan W. Moore", "Jos\u00e9 Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason Hiser"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542472", "OA papers": [{"PaperId": "https://openalex.org/W2114086120", "PaperTitle": "Addressing the challenges of DBT for the ARM architecture", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Pittsburgh": 3.0, "University of Virginia": 2.0}, "Authors": ["Ryan A. Moore", "Jos\u00e9 A. Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason D. Hiser"]}]}, {"DBLP title": "Integrating hardware and software information flow analyses.", "DBLP authors": ["Colin J. Fidge", "Diane Corney"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542474", "OA papers": [{"PaperId": "https://openalex.org/W2022747295", "PaperTitle": "Integrating hardware and software information flow analyses", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Queensland University of Technology": 2.0}, "Authors": ["Colin J. Fidge", "Diane Corney"]}]}, {"DBLP title": "Specification and verification of time requirements with CCSL and Esterel.", "DBLP authors": ["Charles Andr\u00e9", "Fr\u00e9d\u00e9ric Mallet"], "year": 2009, "doi": "https://doi.org/10.1145/1542452.1542475", "OA papers": [{"PaperId": "https://openalex.org/W2078877482", "PaperTitle": "Specification and verification of time requirements with CCSL and Esterel", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Universit\u00e9 C\u00f4te d'Azur": 2.0}, "Authors": ["Charles Andr\u00e9", "Fr\u00e9d\u00e9ric Mallet"]}]}]