# HDLBits Solutions ðŸš€

This repository contains my solutions to [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page) exercises.  
Iâ€™m using this as a way to **track my progress** and build a personal reference for Verilog design.

---

<!--## ðŸ“Œ Progress Log

### 1. Basics
- [x] Simple gates (`and_gate.v`, `or_gate.v`, `not_gate.v`)
- [x] 2-to-1 multiplexer (`mux2.v`)
- [ ] 4-to-1 multiplexer (`mux4.v`)

### 2. Combinational Logic
- [x] Even parity detector (`even_parity.v`)
- [ ] Majority vote (`majority.v`)

### 3. Sequential Logic
- [ ] D Flip-Flop (`dff.v`)
- [ ] Shift Register (`shiftreg.v`)

---

## ðŸ“‚ Repository Structure
