/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [11:0] _02_;
  reg [14:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [33:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_14z : celloutsig_1_11z;
  assign celloutsig_0_9z = ~(celloutsig_0_3z | celloutsig_0_5z);
  assign celloutsig_0_10z = ~(in_data[76] | celloutsig_0_6z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_9z | celloutsig_0_14z);
  assign celloutsig_0_19z = ~(celloutsig_0_10z | in_data[13]);
  assign celloutsig_0_21z = ~(celloutsig_0_19z | celloutsig_0_19z);
  assign celloutsig_0_31z = ~(celloutsig_0_25z | celloutsig_0_12z);
  assign celloutsig_1_5z = ~celloutsig_1_0z;
  assign celloutsig_1_11z = ~celloutsig_1_2z;
  assign celloutsig_1_13z = ~(_00_ ^ celloutsig_1_2z);
  reg [11:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 12'h000;
    else _15_ <= in_data[136:125];
  assign { _02_[11:5], _00_, _02_[3:0] } = _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_13z, 6'h3f, celloutsig_1_8z[3:0], celloutsig_1_11z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { in_data[56:53], celloutsig_0_1z[2:1], 1'h1 };
  assign celloutsig_0_38z = { celloutsig_0_0z, celloutsig_0_1z[2:1], 1'h1 } / { 1'h1, celloutsig_0_1z[1], celloutsig_0_31z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[74:62] == in_data[78:66];
  assign celloutsig_0_39z = { celloutsig_0_28z[3:1], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_25z } == { celloutsig_0_20z[30:25], celloutsig_0_26z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } == { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[191:189], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } == { in_data[106:101], celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } == _03_[5:2];
  assign celloutsig_0_7z = { celloutsig_0_6z[5:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } == { celloutsig_0_1z[2:1], 1'h1, celloutsig_0_5z, celloutsig_0_1z[2:1], 1'h1 };
  assign celloutsig_0_25z = { in_data[10], _01_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_0z, celloutsig_0_0z } > { _01_[3:0], celloutsig_0_1z[2:1], 1'h1, _01_, celloutsig_0_0z };
  assign celloutsig_1_14z = { _02_[10:5], _00_, _02_[3] } > { 5'h1f, celloutsig_1_8z[3:1] };
  assign celloutsig_0_5z = in_data[67:54] > { _01_[3:2], celloutsig_0_1z[2:1], 1'h1, _01_, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { _01_[0], celloutsig_0_13z, celloutsig_0_15z } > celloutsig_0_8z[22:20];
  assign celloutsig_0_26z = { celloutsig_0_1z[2:1], 1'h1 } > { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_1_0z = ! in_data[152:150];
  assign celloutsig_1_7z = ! { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_27z = ! celloutsig_0_20z[23:12];
  assign celloutsig_0_3z = celloutsig_0_1z[1] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_2z = in_data[176] & ~(celloutsig_1_0z);
  assign celloutsig_0_12z = celloutsig_0_3z & ~(1'h1);
  assign celloutsig_0_18z = celloutsig_0_0z & ~(1'h1);
  assign celloutsig_0_8z = { in_data[95:75], celloutsig_0_0z, celloutsig_0_3z } % { 2'h3, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_18z = ~^ { _03_[11:3], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z, _02_[11:5], _00_, _02_[3:0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z, _02_[11:5], _00_, _02_[3:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_14z = ~^ _01_[4:2];
  assign celloutsig_0_20z = { in_data[29:5], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_18z } - { in_data[79:47], celloutsig_0_0z };
  assign celloutsig_0_6z = _01_[6:1] ~^ { _01_[5:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_20z[10:2] ~^ { celloutsig_0_8z[18:15], celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_27z };
  assign celloutsig_1_1z = ~((in_data[189] & in_data[179]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_9z & celloutsig_1_7z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z & 1'h1) | (celloutsig_0_0z & celloutsig_0_25z));
  assign celloutsig_0_1z[2:1] = in_data[86:85] ~^ in_data[82:81];
  assign { celloutsig_1_8z[2:0], celloutsig_1_8z[3] } = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, in_data[148] } ~^ { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z };
  assign _02_[4] = _00_;
  assign celloutsig_0_1z[0] = 1'h1;
  assign celloutsig_1_8z[9:4] = 6'h3f;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
