{'Clk_25m': {'CDeps': [[[]], [[]]],
             'CLines': [[None], [None]],
             'Clocked': False,
             'DDeps': [[], []],
             'DLines': ['80:D', '81:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cbd29f10>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cbd3b110>]},
 'Clk_2_5m': {'CDeps': [[[]], [[]]],
              'CLines': [[None], [None]],
              'Clocked': False,
              'DDeps': [[], []],
              'DLines': ['86:D', '87:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cbd23c10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa9cdab4a50>]},
 'Col': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [[]],
         'DLines': ['97:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cb931c10>]},
 'Crs': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Tx_en']],
         'DLines': ['96:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cb931ad0>]},
 'Rx_clk': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['Speed',
                       'Gtx_clk',
                       'Speed',
                       'Clk_25m',
                       'Speed',
                       'Clk_2_5m']],
            'DLines': ['90:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cc004dd0>]},
 'Rx_dv': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['Tx_en']],
           'DLines': ['93:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cb931710>]},
 'Rx_er': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [[]],
           'DLines': ['95:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cb931990>]},
 'Rxd': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Txd']],
         'DLines': ['94:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cb931850>]},
 'Tx_clk': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['Speed',
                       'Gtx_clk',
                       'Speed',
                       'Clk_25m',
                       'Speed',
                       'Clk_2_5m']],
            'DLines': ['91:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9cb9312d0>]}}
