INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:44:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 buffer13/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_4_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.474ns (23.944%)  route 4.682ns (76.056%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1792, unset)         0.508     0.508    buffer13/fifo/clk
    SLICE_X8Y79          FDRE                                         r  buffer13/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer13/fifo/Empty_reg/Q
                         net (fo=17, routed)          0.577     1.339    buffer13/fifo/Empty_reg_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.043     1.382 r  buffer13/fifo/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.382    cmpi0/S[1]
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.639 r  cmpi0/result0_carry/CO[3]
                         net (fo=36, routed)          0.663     2.301    buffer29/fifo/CO[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.043     2.344 r  buffer29/fifo/fullReg_i_6/O
                         net (fo=6, routed)           0.416     2.760    buffer29/fifo/Empty_reg_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.043     2.803 r  buffer29/fifo/start_ready_INST_0_i_3/O
                         net (fo=2, routed)           0.339     3.142    control_merge0/tehb/control/dataReg_reg[4]
    SLICE_X3Y85          LUT6 (Prop_lut6_I2_O)        0.043     3.185 f  control_merge0/tehb/control/start_ready_INST_0_i_2/O
                         net (fo=4, routed)           0.416     3.602    control_merge0/tehb/control/fullReg_reg_3
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.043     3.645 f  control_merge0/tehb/control/fullReg_i_2__7/O
                         net (fo=13, routed)          0.463     4.108    fork1/control/generateBlocks[0].regblock/dataReg_reg[0]
    SLICE_X13Y85         LUT4 (Prop_lut4_I1_O)        0.049     4.157 f  fork1/control/generateBlocks[0].regblock/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, routed)          0.792     4.949    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_valid_3_q_reg_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.129     5.078 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3__0/O
                         net (fo=1, routed)           0.292     5.371    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.613 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     5.613    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.662 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.662    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.815 f  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__1/O[1]
                         net (fo=2, routed)           0.395     6.210    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__1_n_6
    SLICE_X35Y92         LUT5 (Prop_lut5_I3_O)        0.126     6.336 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_4_q[4]_i_1/O
                         net (fo=5, routed)           0.328     6.664    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_4
    SLICE_X36Y92         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_4_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1792, unset)         0.483     9.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X36Y92         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_4_q_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.277     9.370    lsq2/handshake_lsq_lsq2_core/ldq_addr_4_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  2.706    




