{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753315496726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753315496726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:04:56 2025 " "Processing started: Wed Jul 23 21:04:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753315496726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315496726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315496726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753315497011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753315497011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ULA_CTRL.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_simples_tb " "Found entity 1: teste_simples_tb" {  } { { "teste.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753315502938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315502938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753315502959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "MIPS.v" "PC_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 somador_PC_4:PC_adder_inst " "Elaborating entity \"somador_PC_4\" for hierarchy \"somador_PC_4:PC_adder_inst\"" {  } { { "MIPS.v" "PC_adder_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:instruction_memory_inst " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:instruction_memory_inst\"" {  } { { "MIPS.v" "instruction_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(12) " "Net \"memoria_ROM.data_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 "|MIPS|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(12) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 "|MIPS|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(12) " "Net \"memoria_ROM.we_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 "|MIPS|i_mem:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:control_unit_inst " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:control_unit_inst\"" {  } { { "MIPS.v" "control_unit_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_file_inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_file_inst\"" {  } { { "MIPS.v" "reg_file_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:sign_extender_inst " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:sign_extender_inst\"" {  } { { "MIPS.v" "sign_extender_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux_alu_src " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux_alu_src\"" {  } { { "MIPS.v" "mux_alu_src" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_control_inst " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_control_inst\"" {  } { { "MIPS.v" "ula_control_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu_inst\"" {  } { { "MIPS.v" "alu_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:data_memory_inst " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:data_memory_inst\"" {  } { { "MIPS.v" "data_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shift_left_branch_inst " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shift_left_branch_inst\"" {  } { { "MIPS.v" "shift_left_branch_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315502978 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:instruction_memory_inst\|memoria_ROM " "RAM logic \"i_mem:instruction_memory_inst\|memoria_ROM\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753315503257 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753315503257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~160 " "Latch d_mem:data_memory_inst\|ram_memory~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~224 " "Latch d_mem:data_memory_inst\|ram_memory~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~128 " "Latch d_mem:data_memory_inst\|ram_memory~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~192 " "Latch d_mem:data_memory_inst\|ram_memory~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~161 " "Latch d_mem:data_memory_inst\|ram_memory~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~225 " "Latch d_mem:data_memory_inst\|ram_memory~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~129 " "Latch d_mem:data_memory_inst\|ram_memory~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~193 " "Latch d_mem:data_memory_inst\|ram_memory~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~162 " "Latch d_mem:data_memory_inst\|ram_memory~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~226 " "Latch d_mem:data_memory_inst\|ram_memory~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~130 " "Latch d_mem:data_memory_inst\|ram_memory~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~194 " "Latch d_mem:data_memory_inst\|ram_memory~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~163 " "Latch d_mem:data_memory_inst\|ram_memory~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~227 " "Latch d_mem:data_memory_inst\|ram_memory~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~131 " "Latch d_mem:data_memory_inst\|ram_memory~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~195 " "Latch d_mem:data_memory_inst\|ram_memory~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~164 " "Latch d_mem:data_memory_inst\|ram_memory~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~228 " "Latch d_mem:data_memory_inst\|ram_memory~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~132 " "Latch d_mem:data_memory_inst\|ram_memory~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~196 " "Latch d_mem:data_memory_inst\|ram_memory~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~165 " "Latch d_mem:data_memory_inst\|ram_memory~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~229 " "Latch d_mem:data_memory_inst\|ram_memory~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~133 " "Latch d_mem:data_memory_inst\|ram_memory~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~197 " "Latch d_mem:data_memory_inst\|ram_memory~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~166 " "Latch d_mem:data_memory_inst\|ram_memory~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~230 " "Latch d_mem:data_memory_inst\|ram_memory~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~134 " "Latch d_mem:data_memory_inst\|ram_memory~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~198 " "Latch d_mem:data_memory_inst\|ram_memory~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~167 " "Latch d_mem:data_memory_inst\|ram_memory~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~231 " "Latch d_mem:data_memory_inst\|ram_memory~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~135 " "Latch d_mem:data_memory_inst\|ram_memory~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~199 " "Latch d_mem:data_memory_inst\|ram_memory~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~168 " "Latch d_mem:data_memory_inst\|ram_memory~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~232 " "Latch d_mem:data_memory_inst\|ram_memory~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~136 " "Latch d_mem:data_memory_inst\|ram_memory~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~200 " "Latch d_mem:data_memory_inst\|ram_memory~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~169 " "Latch d_mem:data_memory_inst\|ram_memory~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~233 " "Latch d_mem:data_memory_inst\|ram_memory~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~137 " "Latch d_mem:data_memory_inst\|ram_memory~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503731 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~201 " "Latch d_mem:data_memory_inst\|ram_memory~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~170 " "Latch d_mem:data_memory_inst\|ram_memory~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~234 " "Latch d_mem:data_memory_inst\|ram_memory~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~138 " "Latch d_mem:data_memory_inst\|ram_memory~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~202 " "Latch d_mem:data_memory_inst\|ram_memory~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~171 " "Latch d_mem:data_memory_inst\|ram_memory~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~235 " "Latch d_mem:data_memory_inst\|ram_memory~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~139 " "Latch d_mem:data_memory_inst\|ram_memory~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~203 " "Latch d_mem:data_memory_inst\|ram_memory~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~172 " "Latch d_mem:data_memory_inst\|ram_memory~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~236 " "Latch d_mem:data_memory_inst\|ram_memory~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~140 " "Latch d_mem:data_memory_inst\|ram_memory~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~204 " "Latch d_mem:data_memory_inst\|ram_memory~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~173 " "Latch d_mem:data_memory_inst\|ram_memory~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~237 " "Latch d_mem:data_memory_inst\|ram_memory~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~141 " "Latch d_mem:data_memory_inst\|ram_memory~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~205 " "Latch d_mem:data_memory_inst\|ram_memory~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~174 " "Latch d_mem:data_memory_inst\|ram_memory~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~238 " "Latch d_mem:data_memory_inst\|ram_memory~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~142 " "Latch d_mem:data_memory_inst\|ram_memory~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~206 " "Latch d_mem:data_memory_inst\|ram_memory~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~175 " "Latch d_mem:data_memory_inst\|ram_memory~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~239 " "Latch d_mem:data_memory_inst\|ram_memory~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~143 " "Latch d_mem:data_memory_inst\|ram_memory~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~207 " "Latch d_mem:data_memory_inst\|ram_memory~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~176 " "Latch d_mem:data_memory_inst\|ram_memory~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~240 " "Latch d_mem:data_memory_inst\|ram_memory~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~144 " "Latch d_mem:data_memory_inst\|ram_memory~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~208 " "Latch d_mem:data_memory_inst\|ram_memory~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~177 " "Latch d_mem:data_memory_inst\|ram_memory~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~241 " "Latch d_mem:data_memory_inst\|ram_memory~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~145 " "Latch d_mem:data_memory_inst\|ram_memory~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~209 " "Latch d_mem:data_memory_inst\|ram_memory~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~178 " "Latch d_mem:data_memory_inst\|ram_memory~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~242 " "Latch d_mem:data_memory_inst\|ram_memory~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~146 " "Latch d_mem:data_memory_inst\|ram_memory~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~210 " "Latch d_mem:data_memory_inst\|ram_memory~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~179 " "Latch d_mem:data_memory_inst\|ram_memory~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~243 " "Latch d_mem:data_memory_inst\|ram_memory~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~147 " "Latch d_mem:data_memory_inst\|ram_memory~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~211 " "Latch d_mem:data_memory_inst\|ram_memory~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~180 " "Latch d_mem:data_memory_inst\|ram_memory~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~244 " "Latch d_mem:data_memory_inst\|ram_memory~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~148 " "Latch d_mem:data_memory_inst\|ram_memory~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~212 " "Latch d_mem:data_memory_inst\|ram_memory~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~181 " "Latch d_mem:data_memory_inst\|ram_memory~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~245 " "Latch d_mem:data_memory_inst\|ram_memory~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~149 " "Latch d_mem:data_memory_inst\|ram_memory~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~213 " "Latch d_mem:data_memory_inst\|ram_memory~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~182 " "Latch d_mem:data_memory_inst\|ram_memory~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~246 " "Latch d_mem:data_memory_inst\|ram_memory~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~150 " "Latch d_mem:data_memory_inst\|ram_memory~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~214 " "Latch d_mem:data_memory_inst\|ram_memory~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~183 " "Latch d_mem:data_memory_inst\|ram_memory~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~247 " "Latch d_mem:data_memory_inst\|ram_memory~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~151 " "Latch d_mem:data_memory_inst\|ram_memory~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~215 " "Latch d_mem:data_memory_inst\|ram_memory~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~184 " "Latch d_mem:data_memory_inst\|ram_memory~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~248 " "Latch d_mem:data_memory_inst\|ram_memory~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~152 " "Latch d_mem:data_memory_inst\|ram_memory~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~216 " "Latch d_mem:data_memory_inst\|ram_memory~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~185 " "Latch d_mem:data_memory_inst\|ram_memory~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~249 " "Latch d_mem:data_memory_inst\|ram_memory~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~153 " "Latch d_mem:data_memory_inst\|ram_memory~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~217 " "Latch d_mem:data_memory_inst\|ram_memory~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~186 " "Latch d_mem:data_memory_inst\|ram_memory~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~250 " "Latch d_mem:data_memory_inst\|ram_memory~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~154 " "Latch d_mem:data_memory_inst\|ram_memory~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~218 " "Latch d_mem:data_memory_inst\|ram_memory~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~187 " "Latch d_mem:data_memory_inst\|ram_memory~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~251 " "Latch d_mem:data_memory_inst\|ram_memory~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~155 " "Latch d_mem:data_memory_inst\|ram_memory~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~219 " "Latch d_mem:data_memory_inst\|ram_memory~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~188 " "Latch d_mem:data_memory_inst\|ram_memory~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~252 " "Latch d_mem:data_memory_inst\|ram_memory~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~156 " "Latch d_mem:data_memory_inst\|ram_memory~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~220 " "Latch d_mem:data_memory_inst\|ram_memory~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~189 " "Latch d_mem:data_memory_inst\|ram_memory~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~253 " "Latch d_mem:data_memory_inst\|ram_memory~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~157 " "Latch d_mem:data_memory_inst\|ram_memory~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~221 " "Latch d_mem:data_memory_inst\|ram_memory~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~190 " "Latch d_mem:data_memory_inst\|ram_memory~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~254 " "Latch d_mem:data_memory_inst\|ram_memory~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~158 " "Latch d_mem:data_memory_inst\|ram_memory~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~222 " "Latch d_mem:data_memory_inst\|ram_memory~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~191 " "Latch d_mem:data_memory_inst\|ram_memory~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~255 " "Latch d_mem:data_memory_inst\|ram_memory~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~159 " "Latch d_mem:data_memory_inst\|ram_memory~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~223 " "Latch d_mem:data_memory_inst\|ram_memory~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~32 " "Latch d_mem:data_memory_inst\|ram_memory~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~96 " "Latch d_mem:data_memory_inst\|ram_memory~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~0 " "Latch d_mem:data_memory_inst\|ram_memory~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~64 " "Latch d_mem:data_memory_inst\|ram_memory~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~33 " "Latch d_mem:data_memory_inst\|ram_memory~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~97 " "Latch d_mem:data_memory_inst\|ram_memory~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~1 " "Latch d_mem:data_memory_inst\|ram_memory~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~65 " "Latch d_mem:data_memory_inst\|ram_memory~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~34 " "Latch d_mem:data_memory_inst\|ram_memory~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~98 " "Latch d_mem:data_memory_inst\|ram_memory~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~2 " "Latch d_mem:data_memory_inst\|ram_memory~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~66 " "Latch d_mem:data_memory_inst\|ram_memory~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~35 " "Latch d_mem:data_memory_inst\|ram_memory~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~99 " "Latch d_mem:data_memory_inst\|ram_memory~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~3 " "Latch d_mem:data_memory_inst\|ram_memory~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~67 " "Latch d_mem:data_memory_inst\|ram_memory~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~36 " "Latch d_mem:data_memory_inst\|ram_memory~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~100 " "Latch d_mem:data_memory_inst\|ram_memory~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~4 " "Latch d_mem:data_memory_inst\|ram_memory~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~68 " "Latch d_mem:data_memory_inst\|ram_memory~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503733 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~37 " "Latch d_mem:data_memory_inst\|ram_memory~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~101 " "Latch d_mem:data_memory_inst\|ram_memory~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~5 " "Latch d_mem:data_memory_inst\|ram_memory~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~69 " "Latch d_mem:data_memory_inst\|ram_memory~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~38 " "Latch d_mem:data_memory_inst\|ram_memory~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~102 " "Latch d_mem:data_memory_inst\|ram_memory~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~6 " "Latch d_mem:data_memory_inst\|ram_memory~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~70 " "Latch d_mem:data_memory_inst\|ram_memory~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~39 " "Latch d_mem:data_memory_inst\|ram_memory~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~103 " "Latch d_mem:data_memory_inst\|ram_memory~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~7 " "Latch d_mem:data_memory_inst\|ram_memory~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~71 " "Latch d_mem:data_memory_inst\|ram_memory~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~40 " "Latch d_mem:data_memory_inst\|ram_memory~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~104 " "Latch d_mem:data_memory_inst\|ram_memory~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~8 " "Latch d_mem:data_memory_inst\|ram_memory~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~72 " "Latch d_mem:data_memory_inst\|ram_memory~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~41 " "Latch d_mem:data_memory_inst\|ram_memory~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~105 " "Latch d_mem:data_memory_inst\|ram_memory~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~9 " "Latch d_mem:data_memory_inst\|ram_memory~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~73 " "Latch d_mem:data_memory_inst\|ram_memory~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~42 " "Latch d_mem:data_memory_inst\|ram_memory~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~106 " "Latch d_mem:data_memory_inst\|ram_memory~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~10 " "Latch d_mem:data_memory_inst\|ram_memory~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~74 " "Latch d_mem:data_memory_inst\|ram_memory~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~43 " "Latch d_mem:data_memory_inst\|ram_memory~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~107 " "Latch d_mem:data_memory_inst\|ram_memory~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~11 " "Latch d_mem:data_memory_inst\|ram_memory~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~75 " "Latch d_mem:data_memory_inst\|ram_memory~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~44 " "Latch d_mem:data_memory_inst\|ram_memory~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~108 " "Latch d_mem:data_memory_inst\|ram_memory~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~12 " "Latch d_mem:data_memory_inst\|ram_memory~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~76 " "Latch d_mem:data_memory_inst\|ram_memory~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~45 " "Latch d_mem:data_memory_inst\|ram_memory~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~109 " "Latch d_mem:data_memory_inst\|ram_memory~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~13 " "Latch d_mem:data_memory_inst\|ram_memory~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~77 " "Latch d_mem:data_memory_inst\|ram_memory~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~46 " "Latch d_mem:data_memory_inst\|ram_memory~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~110 " "Latch d_mem:data_memory_inst\|ram_memory~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~14 " "Latch d_mem:data_memory_inst\|ram_memory~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~78 " "Latch d_mem:data_memory_inst\|ram_memory~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~47 " "Latch d_mem:data_memory_inst\|ram_memory~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~111 " "Latch d_mem:data_memory_inst\|ram_memory~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~15 " "Latch d_mem:data_memory_inst\|ram_memory~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~79 " "Latch d_mem:data_memory_inst\|ram_memory~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~48 " "Latch d_mem:data_memory_inst\|ram_memory~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~112 " "Latch d_mem:data_memory_inst\|ram_memory~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~16 " "Latch d_mem:data_memory_inst\|ram_memory~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~80 " "Latch d_mem:data_memory_inst\|ram_memory~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~49 " "Latch d_mem:data_memory_inst\|ram_memory~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~113 " "Latch d_mem:data_memory_inst\|ram_memory~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~17 " "Latch d_mem:data_memory_inst\|ram_memory~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503740 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~81 " "Latch d_mem:data_memory_inst\|ram_memory~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~50 " "Latch d_mem:data_memory_inst\|ram_memory~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~114 " "Latch d_mem:data_memory_inst\|ram_memory~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~18 " "Latch d_mem:data_memory_inst\|ram_memory~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~82 " "Latch d_mem:data_memory_inst\|ram_memory~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~51 " "Latch d_mem:data_memory_inst\|ram_memory~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~115 " "Latch d_mem:data_memory_inst\|ram_memory~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~19 " "Latch d_mem:data_memory_inst\|ram_memory~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~83 " "Latch d_mem:data_memory_inst\|ram_memory~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~52 " "Latch d_mem:data_memory_inst\|ram_memory~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~116 " "Latch d_mem:data_memory_inst\|ram_memory~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~20 " "Latch d_mem:data_memory_inst\|ram_memory~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~84 " "Latch d_mem:data_memory_inst\|ram_memory~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~53 " "Latch d_mem:data_memory_inst\|ram_memory~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~117 " "Latch d_mem:data_memory_inst\|ram_memory~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~21 " "Latch d_mem:data_memory_inst\|ram_memory~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~85 " "Latch d_mem:data_memory_inst\|ram_memory~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~54 " "Latch d_mem:data_memory_inst\|ram_memory~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~118 " "Latch d_mem:data_memory_inst\|ram_memory~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~22 " "Latch d_mem:data_memory_inst\|ram_memory~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~86 " "Latch d_mem:data_memory_inst\|ram_memory~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~55 " "Latch d_mem:data_memory_inst\|ram_memory~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~119 " "Latch d_mem:data_memory_inst\|ram_memory~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~23 " "Latch d_mem:data_memory_inst\|ram_memory~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~87 " "Latch d_mem:data_memory_inst\|ram_memory~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~56 " "Latch d_mem:data_memory_inst\|ram_memory~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~120 " "Latch d_mem:data_memory_inst\|ram_memory~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~24 " "Latch d_mem:data_memory_inst\|ram_memory~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~88 " "Latch d_mem:data_memory_inst\|ram_memory~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~57 " "Latch d_mem:data_memory_inst\|ram_memory~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~121 " "Latch d_mem:data_memory_inst\|ram_memory~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~25 " "Latch d_mem:data_memory_inst\|ram_memory~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~89 " "Latch d_mem:data_memory_inst\|ram_memory~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~58 " "Latch d_mem:data_memory_inst\|ram_memory~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~122 " "Latch d_mem:data_memory_inst\|ram_memory~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~26 " "Latch d_mem:data_memory_inst\|ram_memory~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~90 " "Latch d_mem:data_memory_inst\|ram_memory~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~59 " "Latch d_mem:data_memory_inst\|ram_memory~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~123 " "Latch d_mem:data_memory_inst\|ram_memory~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~27 " "Latch d_mem:data_memory_inst\|ram_memory~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~91 " "Latch d_mem:data_memory_inst\|ram_memory~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~60 " "Latch d_mem:data_memory_inst\|ram_memory~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503742 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~124 " "Latch d_mem:data_memory_inst\|ram_memory~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~28 " "Latch d_mem:data_memory_inst\|ram_memory~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~92 " "Latch d_mem:data_memory_inst\|ram_memory~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~61 " "Latch d_mem:data_memory_inst\|ram_memory~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~125 " "Latch d_mem:data_memory_inst\|ram_memory~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~29 " "Latch d_mem:data_memory_inst\|ram_memory~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~93 " "Latch d_mem:data_memory_inst\|ram_memory~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~62 " "Latch d_mem:data_memory_inst\|ram_memory~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~126 " "Latch d_mem:data_memory_inst\|ram_memory~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~30 " "Latch d_mem:data_memory_inst\|ram_memory~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~94 " "Latch d_mem:data_memory_inst\|ram_memory~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~63 " "Latch d_mem:data_memory_inst\|ram_memory~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~127 " "Latch d_mem:data_memory_inst\|ram_memory~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~31 " "Latch d_mem:data_memory_inst\|ram_memory~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~95 " "Latch d_mem:data_memory_inst\|ram_memory~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753315503744 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753315503744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "current_PC\[0\] GND " "Pin \"current_PC\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753315504273 "|MIPS|current_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_PC\[1\] GND " "Pin \"current_PC\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753315504273 "|MIPS|current_PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753315504273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753315504384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753315505516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753315505516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1906 " "Implemented 1906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753315505590 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753315505590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1808 " "Implemented 1808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753315505590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753315505590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 519 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 519 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753315505627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 21:05:05 2025 " "Processing ended: Wed Jul 23 21:05:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753315505627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753315505627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753315505627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753315505627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1753315506645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753315506645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:05:06 2025 " "Processing started: Wed Jul 23 21:05:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753315506645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1753315506645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1753315506645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1753315506725 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1753315506725 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1753315506725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1753315506829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1753315506829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1753315506848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1753315506881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1753315506881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1753315507153 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1753315507167 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1753315507229 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1753315507387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1753315511923 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 606 global CLKCTRL_G10 " "clock~inputCLKENA0 with 606 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1753315512173 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 576 global CLKCTRL_G8 " "reset~inputCLKENA0 with 576 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1753315512173 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1753315512173 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753315512173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1753315512181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1753315512181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1753315512181 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1753315512181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1753315512181 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1753315512181 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1753315512666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1753315512682 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1753315512682 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataa  to: cout " "Cell: alu_inst\|Add0~1  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datab  to: cout " "Cell: alu_inst\|Add0~1  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datac  to: sumout " "Cell: alu_inst\|Add0~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datad  to: sumout " "Cell: alu_inst\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataf  to: sumout " "Cell: alu_inst\|Add0~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: cin  to: sumout " "Cell: alu_inst\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataa  to: cout " "Cell: alu_inst\|Add0~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datab  to: cout " "Cell: alu_inst\|Add0~5  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datac  to: sumout " "Cell: alu_inst\|Add0~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datad  to: sumout " "Cell: alu_inst\|Add0~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataf  to: sumout " "Cell: alu_inst\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: cin  to: sumout " "Cell: alu_inst\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataa  to: cout " "Cell: alu_inst\|Add0~9  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datab  to: cout " "Cell: alu_inst\|Add0~9  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datac  to: sumout " "Cell: alu_inst\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datad  to: sumout " "Cell: alu_inst\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataf  to: sumout " "Cell: alu_inst\|Add0~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~0  from: dataa  to: combout " "Cell: control_unit_inst\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~5  from: datad  to: combout " "Cell: control_unit_inst\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~16  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~17  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~18  from: datac  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~19  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~1  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~20  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~21  from: datae  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~23  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~24  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~2  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~13  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~1  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~13  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315512682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1753315512682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1753315512698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1753315512698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1753315512698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1753315512715 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1753315512715 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1753315512715 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753315512763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1753315516352 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1753315516700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:03 " "Fitter placement preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753315579598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1753315630303 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1753315634552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753315634552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1753315635600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 1.7% " "5e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1753315639923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X67_Y35 X77_Y45 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X67_Y35 to location X77_Y45" {  } { { "loc" "" { Generic "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X67_Y35 to location X77_Y45"} { { 12 { 0 ""} 67 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1753315642789 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1753315642789 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1753315735231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1753315763708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1753315763708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:05 " "Fitter routing operations ending: elapsed time is 00:02:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753315763708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.19 " "Total time spent on timing analysis during the Fitter is 6.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1753315766663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1753315766711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1753315767518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1753315767518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1753315768825 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753315773124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1753315773459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7295 " "Peak virtual memory: 7295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753315774283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 21:09:34 2025 " "Processing ended: Wed Jul 23 21:09:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753315774283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:28 " "Elapsed time: 00:04:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753315774283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:30 " "Total CPU time (on all processors): 00:13:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753315774283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1753315774283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1753315775345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753315775345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:09:35 2025 " "Processing started: Wed Jul 23 21:09:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753315775345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1753315775345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1753315775345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1753315776044 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1753315780654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753315780996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 21:09:40 2025 " "Processing ended: Wed Jul 23 21:09:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753315780996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753315780996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753315780996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1753315780996 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1753315781648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1753315782134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753315782134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:09:41 2025 " "Processing started: Wed Jul 23 21:09:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753315782134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1753315782134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1753315782134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1753315782234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1753315782754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1753315782754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315782794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315782794 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1753315783288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1753315783374 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315783374 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753315783374 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:PC_inst\|PC\[2\] PC:PC_inst\|PC\[2\] " "create_clock -period 1.000 -name PC:PC_inst\|PC\[2\] PC:PC_inst\|PC\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753315783374 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753315783374 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataa  to: sumout " "Cell: alu_inst\|Add0~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datab  to: sumout " "Cell: alu_inst\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datac  to: sumout " "Cell: alu_inst\|Add0~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datad  to: sumout " "Cell: alu_inst\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataf  to: sumout " "Cell: alu_inst\|Add0~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: cin  to: sumout " "Cell: alu_inst\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataa  to: sumout " "Cell: alu_inst\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datab  to: sumout " "Cell: alu_inst\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datac  to: sumout " "Cell: alu_inst\|Add0~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datad  to: sumout " "Cell: alu_inst\|Add0~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataf  to: sumout " "Cell: alu_inst\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: cin  to: sumout " "Cell: alu_inst\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataa  to: sumout " "Cell: alu_inst\|Add0~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datab  to: sumout " "Cell: alu_inst\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datac  to: sumout " "Cell: alu_inst\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datad  to: sumout " "Cell: alu_inst\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataf  to: sumout " "Cell: alu_inst\|Add0~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout " "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout " "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315783385 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753315783385 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1753315783387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753315783387 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1753315783387 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1753315783398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753315783652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753315783652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.991 " "Worst-case setup slack is -21.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.991           -3359.876 PC:PC_inst\|PC\[2\]  " "  -21.991           -3359.876 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.479          -11111.023 clock  " "  -20.479          -11111.023 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315783657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.366 " "Worst-case hold slack is -9.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.366           -1816.187 PC:PC_inst\|PC\[2\]  " "   -9.366           -1816.187 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.751            -368.748 clock  " "   -2.751            -368.748 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315783678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315783680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315783684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.922 " "Worst-case minimum pulse width slack is -6.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.922          -11757.169 PC:PC_inst\|PC\[2\]  " "   -6.922          -11757.169 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -675.065 clock  " "   -0.724            -675.065 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315783690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315783690 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1753315783733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1753315783763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1753315785530 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataa  to: sumout " "Cell: alu_inst\|Add0~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datab  to: sumout " "Cell: alu_inst\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datac  to: sumout " "Cell: alu_inst\|Add0~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datad  to: sumout " "Cell: alu_inst\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataf  to: sumout " "Cell: alu_inst\|Add0~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: cin  to: sumout " "Cell: alu_inst\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataa  to: sumout " "Cell: alu_inst\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datab  to: sumout " "Cell: alu_inst\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datac  to: sumout " "Cell: alu_inst\|Add0~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datad  to: sumout " "Cell: alu_inst\|Add0~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataf  to: sumout " "Cell: alu_inst\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: cin  to: sumout " "Cell: alu_inst\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataa  to: sumout " "Cell: alu_inst\|Add0~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datab  to: sumout " "Cell: alu_inst\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datac  to: sumout " "Cell: alu_inst\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datad  to: sumout " "Cell: alu_inst\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataf  to: sumout " "Cell: alu_inst\|Add0~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout " "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout " "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315785676 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753315785676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753315785678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753315785722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753315785722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.588 " "Worst-case setup slack is -21.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.588           -3356.106 PC:PC_inst\|PC\[2\]  " "  -21.588           -3356.106 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.235          -11021.783 clock  " "  -20.235          -11021.783 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315785722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.717 " "Worst-case hold slack is -9.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.717           -1876.190 PC:PC_inst\|PC\[2\]  " "   -9.717           -1876.190 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944            -449.243 clock  " "   -2.944            -449.243 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315785753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315785761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315785765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.221 " "Worst-case minimum pulse width slack is -7.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.221          -12135.749 PC:PC_inst\|PC\[2\]  " "   -7.221          -12135.749 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -675.677 clock  " "   -0.724            -675.677 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315785767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315785767 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1753315785811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1753315786036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1753315787070 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataa  to: sumout " "Cell: alu_inst\|Add0~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datab  to: sumout " "Cell: alu_inst\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datac  to: sumout " "Cell: alu_inst\|Add0~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datad  to: sumout " "Cell: alu_inst\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataf  to: sumout " "Cell: alu_inst\|Add0~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: cin  to: sumout " "Cell: alu_inst\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataa  to: sumout " "Cell: alu_inst\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datab  to: sumout " "Cell: alu_inst\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datac  to: sumout " "Cell: alu_inst\|Add0~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datad  to: sumout " "Cell: alu_inst\|Add0~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataf  to: sumout " "Cell: alu_inst\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: cin  to: sumout " "Cell: alu_inst\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataa  to: sumout " "Cell: alu_inst\|Add0~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datab  to: sumout " "Cell: alu_inst\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datac  to: sumout " "Cell: alu_inst\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datad  to: sumout " "Cell: alu_inst\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataf  to: sumout " "Cell: alu_inst\|Add0~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout " "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout " "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787186 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753315787186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753315787197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753315787219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753315787219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.177 " "Worst-case setup slack is -11.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.177           -1528.054 PC:PC_inst\|PC\[2\]  " "  -11.177           -1528.054 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.388           -5478.410 clock  " "  -10.388           -5478.410 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315787219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.487 " "Worst-case hold slack is -4.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.487            -849.171 PC:PC_inst\|PC\[2\]  " "   -4.487            -849.171 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151            -154.509 clock  " "   -1.151            -154.509 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315787229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315787229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315787247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.209 " "Worst-case minimum pulse width slack is -3.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.209           -4555.761 PC:PC_inst\|PC\[2\]  " "   -3.209           -4555.761 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087             -47.767 clock  " "   -0.087             -47.767 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315787247 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1753315787292 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataa  to: sumout " "Cell: alu_inst\|Add0~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datab  to: sumout " "Cell: alu_inst\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datac  to: sumout " "Cell: alu_inst\|Add0~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: datad  to: sumout " "Cell: alu_inst\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~1  from: dataf  to: sumout " "Cell: alu_inst\|Add0~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: cin  to: sumout " "Cell: alu_inst\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataa  to: sumout " "Cell: alu_inst\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datab  to: sumout " "Cell: alu_inst\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datac  to: sumout " "Cell: alu_inst\|Add0~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: datad  to: sumout " "Cell: alu_inst\|Add0~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~5  from: dataf  to: sumout " "Cell: alu_inst\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: cin  to: sumout " "Cell: alu_inst\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataa  to: sumout " "Cell: alu_inst\|Add0~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datab  to: sumout " "Cell: alu_inst\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datac  to: sumout " "Cell: alu_inst\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: datad  to: sumout " "Cell: alu_inst\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_inst\|Add0~9  from: dataf  to: sumout " "Cell: alu_inst\|Add0~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout " "Cell: control_unit_inst\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout " "Cell: control_unit_inst\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~19  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout " "Cell: instruction_memory_inst\|memoria_ROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~20  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[1\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData1\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~18  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[1\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~24  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout " "Cell: reg_file_inst\|ReadData2\[2\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753315787467 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753315787467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753315787467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753315787487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753315787487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.869 " "Worst-case setup slack is -9.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.869           -1373.162 PC:PC_inst\|PC\[2\]  " "   -9.869           -1373.162 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.954           -4752.572 clock  " "   -8.954           -4752.572 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315787499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.989 " "Worst-case hold slack is -3.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.989            -758.924 PC:PC_inst\|PC\[2\]  " "   -3.989            -758.924 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159            -188.624 clock  " "   -1.159            -188.624 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315787515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315787515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753315787515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.757 " "Worst-case minimum pulse width slack is -2.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757           -3980.083 PC:PC_inst\|PC\[2\]  " "   -2.757           -3980.083 PC:PC_inst\|PC\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -48.810 clock  " "   -0.089             -48.810 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753315787531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753315787531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1753315789012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1753315789028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5314 " "Peak virtual memory: 5314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753315789140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 21:09:49 2025 " "Processing ended: Wed Jul 23 21:09:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753315789140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753315789140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753315789140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1753315789140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1753315790184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753315790186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:09:50 2025 " "Processing started: Wed Jul 23 21:09:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753315790186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1753315790186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1753315790186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1753315791062 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vo C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/simulation/modelsim/ simulation " "Generated file MIPS.vo in folder \"C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1753315791315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753315791366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 21:09:51 2025 " "Processing ended: Wed Jul 23 21:09:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753315791366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753315791366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753315791366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1753315791366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 534 s " "Quartus Prime Full Compilation was successful. 0 errors, 534 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1753315792030 ""}
