<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Lower Power Timing Register - lowpwrtiming</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Lower Power Timing Register - lowpwrtiming</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register controls the behavior of the low power logic in the controller.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[15:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">Auto-power Down Cycles</a> </td></tr>
<tr>
<td align="left">[19:16] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">Clock Disable Delay Cycles</a> </td></tr>
<tr>
<td align="left">[31:20] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Auto-power Down Cycles - autopdcycles </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8d1193d6b53505d75facf3e6c4c73d76"></a><a class="anchor" id="ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES"></a></p>
<p>The number of idle clock cycles after which the controller should place the memory into power-down mode.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3cd04e833acaf9af3a88642a0559b645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga3cd04e833acaf9af3a88642a0559b645">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3cd04e833acaf9af3a88642a0559b645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfbd0212d3b173d02f04711403255f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gaadfbd0212d3b173d02f04711403255f2">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaadfbd0212d3b173d02f04711403255f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484f537ec7eb0339b14e3e27721f9c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga484f537ec7eb0339b14e3e27721f9c43">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga484f537ec7eb0339b14e3e27721f9c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad476807391f3e08fcc371c6e1af5ee91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gad476807391f3e08fcc371c6e1af5ee91">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_SET_MSK</a>&#160;&#160;&#160;0x0000ffff</td></tr>
<tr class="separator:gad476807391f3e08fcc371c6e1af5ee91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395ce03e0ec71acff5270966a24a8226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga395ce03e0ec71acff5270966a24a8226">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_CLR_MSK</a>&#160;&#160;&#160;0xffff0000</td></tr>
<tr class="separator:ga395ce03e0ec71acff5270966a24a8226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd21ed6e1af74dfffbf88ba77057a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga7bd21ed6e1af74dfffbf88ba77057a63">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7bd21ed6e1af74dfffbf88ba77057a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4187f7595235bf47d1e64d74b680a1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga4187f7595235bf47d1e64d74b680a1bb">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000ffff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga4187f7595235bf47d1e64d74b680a1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b3c8ce8f6f05389353d9d0bedddca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gab0b3c8ce8f6f05389353d9d0bedddca4">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000ffff)</td></tr>
<tr class="separator:gab0b3c8ce8f6f05389353d9d0bedddca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Clock Disable Delay Cycles - clkdisablecycles </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp82a151e85fd0d00fbbb553a4358e4d2f"></a><a class="anchor" id="ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES"></a></p>
<p>Set to a the number of clocks after the execution of an self-refresh to stop the clock. This register is generally set based on PHY design latency and should generally not be changed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabfb975de7eeed8ec04b07d6ceaec0ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gabfb975de7eeed8ec04b07d6ceaec0ec2">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gabfb975de7eeed8ec04b07d6ceaec0ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9f4ffbb92fc546beb57b82f5651db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga1c9f4ffbb92fc546beb57b82f5651db5">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga1c9f4ffbb92fc546beb57b82f5651db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7d9246c178b9d4165cc37a7af7b231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga9c7d9246c178b9d4165cc37a7af7b231">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9c7d9246c178b9d4165cc37a7af7b231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50914093731a3a83739a6cf61bb12c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga50914093731a3a83739a6cf61bb12c4e">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_SET_MSK</a>&#160;&#160;&#160;0x000f0000</td></tr>
<tr class="separator:ga50914093731a3a83739a6cf61bb12c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a54aa1d820f4a9177154608e7b846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gad1a54aa1d820f4a9177154608e7b846c">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_CLR_MSK</a>&#160;&#160;&#160;0xfff0ffff</td></tr>
<tr class="separator:gad1a54aa1d820f4a9177154608e7b846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c3d948fed0fc22ed8769d766e46b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga42c3d948fed0fc22ed8769d766e46b88">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga42c3d948fed0fc22ed8769d766e46b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec37b53d387721c2609705b28f690967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gaec37b53d387721c2609705b28f690967">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaec37b53d387721c2609705b28f690967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29528906baa1b7f75b2aa1407a1091a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#gaa29528906baa1b7f75b2aa1407a1091a">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x000f0000)</td></tr>
<tr class="separator:gaa29528906baa1b7f75b2aa1407a1091a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s">ALT_SDR_CTL_LOWPWRTIMING_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga40e518a1c9322b01b514c1a91e0bd9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga40e518a1c9322b01b514c1a91e0bd9d9">ALT_SDR_CTL_LOWPWRTIMING_OFST</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:ga40e518a1c9322b01b514c1a91e0bd9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga55bd32d2bf2ace3afd4fac019bf5be47"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s">ALT_SDR_CTL_LOWPWRTIMING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga55bd32d2bf2ace3afd4fac019bf5be47">ALT_SDR_CTL_LOWPWRTIMING_t</a></td></tr>
<tr class="separator:ga55bd32d2bf2ace3afd4fac019bf5be47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s" id="struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_LOWPWRTIMING_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html">ALT_SDR_CTL_LOWPWRTIMING</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab8735a2992d47f7dc68894a12602e9a1"></a>uint32_t</td>
<td class="fieldname">
autopdcycles: 16</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">Auto-power Down Cycles</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7580ad17736b37e43f17c99a83145470"></a>uint32_t</td>
<td class="fieldname">
clkdisablecycles: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">Clock Disable Delay Cycles</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a73899b6a13691cd6f49dfbadfebdbf7d"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 12</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga3cd04e833acaf9af3a88642a0559b645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaadfbd0212d3b173d02f04711403255f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga484f537ec7eb0339b14e3e27721f9c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_WIDTH&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad476807391f3e08fcc371c6e1af5ee91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_SET_MSK&#160;&#160;&#160;0x0000ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga395ce03e0ec71acff5270966a24a8226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_CLR_MSK&#160;&#160;&#160;0xffff0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7bd21ed6e1af74dfffbf88ba77057a63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga4187f7595235bf47d1e64d74b680a1bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000ffff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab0b3c8ce8f6f05389353d9d0bedddca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES">ALT_SDR_CTL_LOWPWRTIMING_AUTOPDCYCLES</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabfb975de7eeed8ec04b07d6ceaec0ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c9f4ffbb92fc546beb57b82f5651db5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c7d9246c178b9d4165cc37a7af7b231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga50914093731a3a83739a6cf61bb12c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_SET_MSK&#160;&#160;&#160;0x000f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad1a54aa1d820f4a9177154608e7b846c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_CLR_MSK&#160;&#160;&#160;0xfff0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42c3d948fed0fc22ed8769d766e46b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaec37b53d387721c2609705b28f690967"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa29528906baa1b7f75b2aa1407a1091a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x000f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES">ALT_SDR_CTL_LOWPWRTIMING_CLKDISCYCLES</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga40e518a1c9322b01b514c1a91e0bd9d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWRTIMING_OFST&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html">ALT_SDR_CTL_LOWPWRTIMING</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga55bd32d2bf2ace3afd4fac019bf5be47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g__s">ALT_SDR_CTL_LOWPWRTIMING_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html#ga55bd32d2bf2ace3afd4fac019bf5be47">ALT_SDR_CTL_LOWPWRTIMING_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html">ALT_SDR_CTL_LOWPWRTIMING</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
