
LED_test_407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a4  08002738  08002738  00012738  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002fdc  08002fdc  00012fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002fe4  08002fe4  00012fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002fe8  08002fe8  00012fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08002fec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          000000bc  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000012c  2000012c  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000e182  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002376  00000000  00000000  0002e222  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000060e9  00000000  00000000  00030598  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008c8  00000000  00000000  00036688  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b28  00000000  00000000  00036f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000057ae  00000000  00000000  00037a78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000036b5  00000000  00000000  0003d226  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000408db  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001bfc  00000000  00000000  00040958  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002720 	.word	0x08002720

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08002720 	.word	0x08002720

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000582:	4a0e      	ldr	r2, [pc, #56]	; (80005bc <HAL_InitTick+0x3c>)
 8000584:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_InitTick+0x40>)
{
 8000586:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000588:	7818      	ldrb	r0, [r3, #0]
 800058a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000592:	6810      	ldr	r0, [r2, #0]
 8000594:	fbb0 f0f3 	udiv	r0, r0, r3
 8000598:	f000 f89c 	bl	80006d4 <HAL_SYSTICK_Config>
 800059c:	4604      	mov	r4, r0
 800059e:	b958      	cbnz	r0, 80005b8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a0:	2d0f      	cmp	r5, #15
 80005a2:	d809      	bhi.n	80005b8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a4:	4602      	mov	r2, r0
 80005a6:	4629      	mov	r1, r5
 80005a8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ac:	f000 f85e 	bl	800066c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b0:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <HAL_InitTick+0x44>)
 80005b2:	4620      	mov	r0, r4
 80005b4:	601d      	str	r5, [r3, #0]
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000008 	.word	0x20000008
 80005c0:	20000000 	.word	0x20000000
 80005c4:	20000004 	.word	0x20000004

080005c8 <HAL_Init>:
{
 80005c8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <HAL_Init+0x30>)
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005d2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005da:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005e2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e4:	2003      	movs	r0, #3
 80005e6:	f000 f82f 	bl	8000648 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ea:	2000      	movs	r0, #0
 80005ec:	f7ff ffc8 	bl	8000580 <HAL_InitTick>
  HAL_MspInit();
 80005f0:	f001 fab0 	bl	8001b54 <HAL_MspInit>
}
 80005f4:	2000      	movs	r0, #0
 80005f6:	bd08      	pop	{r3, pc}
 80005f8:	40023c00 	.word	0x40023c00

080005fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005fc:	4a03      	ldr	r2, [pc, #12]	; (800060c <HAL_IncTick+0x10>)
 80005fe:	4b04      	ldr	r3, [pc, #16]	; (8000610 <HAL_IncTick+0x14>)
 8000600:	6811      	ldr	r1, [r2, #0]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	440b      	add	r3, r1
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	20000098 	.word	0x20000098
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000614:	4b01      	ldr	r3, [pc, #4]	; (800061c <HAL_GetTick+0x8>)
 8000616:	6818      	ldr	r0, [r3, #0]
}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	20000098 	.word	0x20000098

08000620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000620:	b538      	push	{r3, r4, r5, lr}
 8000622:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000624:	f7ff fff6 	bl	8000614 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000628:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800062a:	bf1c      	itt	ne
 800062c:	4b05      	ldrne	r3, [pc, #20]	; (8000644 <HAL_Delay+0x24>)
 800062e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000630:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000632:	bf18      	it	ne
 8000634:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000636:	f7ff ffed 	bl	8000614 <HAL_GetTick>
 800063a:	1b40      	subs	r0, r0, r5
 800063c:	4284      	cmp	r4, r0
 800063e:	d8fa      	bhi.n	8000636 <HAL_Delay+0x16>
  {
  }
}
 8000640:	bd38      	pop	{r3, r4, r5, pc}
 8000642:	bf00      	nop
 8000644:	20000000 	.word	0x20000000

08000648 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000648:	4a07      	ldr	r2, [pc, #28]	; (8000668 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800064a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800064c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000650:	041b      	lsls	r3, r3, #16
 8000652:	0c1b      	lsrs	r3, r3, #16
 8000654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000658:	0200      	lsls	r0, r0, #8
 800065a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000662:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000664:	60d3      	str	r3, [r2, #12]
 8000666:	4770      	bx	lr
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	68dc      	ldr	r4, [r3, #12]
 8000672:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000676:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800067c:	2b04      	cmp	r3, #4
 800067e:	bf28      	it	cs
 8000680:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000682:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000684:	f04f 0501 	mov.w	r5, #1
 8000688:	fa05 f303 	lsl.w	r3, r5, r3
 800068c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000690:	bf8c      	ite	hi
 8000692:	3c03      	subhi	r4, #3
 8000694:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000696:	4019      	ands	r1, r3
 8000698:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800069a:	fa05 f404 	lsl.w	r4, r5, r4
 800069e:	3c01      	subs	r4, #1
 80006a0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80006a2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	ea42 0201 	orr.w	r2, r2, r1
 80006a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ac:	bfad      	iteet	ge
 80006ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	f000 000f 	andlt.w	r0, r0, #15
 80006b6:	4b06      	ldrlt	r3, [pc, #24]	; (80006d0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	bfb5      	itete	lt
 80006be:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	bf00      	nop
 80006cc:	e000ed00 	.word	0xe000ed00
 80006d0:	e000ed14 	.word	0xe000ed14

080006d4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d4:	3801      	subs	r0, #1
 80006d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006da:	d20a      	bcs.n	80006f2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006de:	4a07      	ldr	r2, [pc, #28]	; (80006fc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e2:	21f0      	movs	r1, #240	; 0xf0
 80006e4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ea:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006ec:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006f2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000e010 	.word	0xe000e010
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000704:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000706:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000708:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80008b8 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800070c:	4a68      	ldr	r2, [pc, #416]	; (80008b0 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800070e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80008bc <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000712:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000714:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000716:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000718:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 800071a:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800071c:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800071e:	42ac      	cmp	r4, r5
 8000720:	f040 80b0 	bne.w	8000884 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000724:	684c      	ldr	r4, [r1, #4]
 8000726:	f024 0c10 	bic.w	ip, r4, #16
 800072a:	f10c 36ff 	add.w	r6, ip, #4294967295
 800072e:	2e01      	cmp	r6, #1
 8000730:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000734:	d812      	bhi.n	800075c <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000736:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000738:	2603      	movs	r6, #3
 800073a:	fa06 f60e 	lsl.w	r6, r6, lr
 800073e:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000742:	68ce      	ldr	r6, [r1, #12]
 8000744:	fa06 f60e 	lsl.w	r6, r6, lr
 8000748:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 800074a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800074c:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800074e:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000752:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000756:	409e      	lsls	r6, r3
 8000758:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 800075a:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800075c:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 800075e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000760:	fa06 f60e 	lsl.w	r6, r6, lr
 8000764:	43f6      	mvns	r6, r6
 8000766:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800076a:	688f      	ldr	r7, [r1, #8]
 800076c:	fa07 f70e 	lsl.w	r7, r7, lr
 8000770:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000774:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000778:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800077a:	d116      	bne.n	80007aa <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 800077c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000780:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000784:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000788:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800078c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000790:	f04f 0c0f 	mov.w	ip, #15
 8000794:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000798:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800079c:	690f      	ldr	r7, [r1, #16]
 800079e:	fa07 f70b 	lsl.w	r7, r7, fp
 80007a2:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007a6:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80007aa:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ac:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ae:	f004 0703 	and.w	r7, r4, #3
 80007b2:	fa07 fe0e 	lsl.w	lr, r7, lr
 80007b6:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80007ba:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007bc:	00e6      	lsls	r6, r4, #3
 80007be:	d561      	bpl.n	8000884 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c0:	f04f 0b00 	mov.w	fp, #0
 80007c4:	f8cd b00c 	str.w	fp, [sp, #12]
 80007c8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007cc:	4e39      	ldr	r6, [pc, #228]	; (80008b4 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007d2:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007d6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007da:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80007de:	9703      	str	r7, [sp, #12]
 80007e0:	9f03      	ldr	r7, [sp, #12]
 80007e2:	f023 0703 	bic.w	r7, r3, #3
 80007e6:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007ea:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007ee:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80007f2:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007f6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007fa:	f04f 0e0f 	mov.w	lr, #15
 80007fe:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000802:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000804:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000808:	d043      	beq.n	8000892 <HAL_GPIO_Init+0x192>
 800080a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800080e:	42b0      	cmp	r0, r6
 8000810:	d041      	beq.n	8000896 <HAL_GPIO_Init+0x196>
 8000812:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000816:	42b0      	cmp	r0, r6
 8000818:	d03f      	beq.n	800089a <HAL_GPIO_Init+0x19a>
 800081a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800081e:	42b0      	cmp	r0, r6
 8000820:	d03d      	beq.n	800089e <HAL_GPIO_Init+0x19e>
 8000822:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000826:	42b0      	cmp	r0, r6
 8000828:	d03b      	beq.n	80008a2 <HAL_GPIO_Init+0x1a2>
 800082a:	4548      	cmp	r0, r9
 800082c:	d03b      	beq.n	80008a6 <HAL_GPIO_Init+0x1a6>
 800082e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000832:	42b0      	cmp	r0, r6
 8000834:	d039      	beq.n	80008aa <HAL_GPIO_Init+0x1aa>
 8000836:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800083a:	42b0      	cmp	r0, r6
 800083c:	bf14      	ite	ne
 800083e:	2608      	movne	r6, #8
 8000840:	2607      	moveq	r6, #7
 8000842:	fa06 f60c 	lsl.w	r6, r6, ip
 8000846:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800084a:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800084c:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800084e:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000850:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000854:	bf0c      	ite	eq
 8000856:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000858:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800085a:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 800085c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800085e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000862:	bf0c      	ite	eq
 8000864:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000866:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000868:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800086a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800086c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000870:	bf0c      	ite	eq
 8000872:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000874:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8000876:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000878:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800087a:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800087c:	bf54      	ite	pl
 800087e:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000880:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000882:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000884:	3301      	adds	r3, #1
 8000886:	2b10      	cmp	r3, #16
 8000888:	f47f af45 	bne.w	8000716 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800088c:	b005      	add	sp, #20
 800088e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000892:	465e      	mov	r6, fp
 8000894:	e7d5      	b.n	8000842 <HAL_GPIO_Init+0x142>
 8000896:	2601      	movs	r6, #1
 8000898:	e7d3      	b.n	8000842 <HAL_GPIO_Init+0x142>
 800089a:	2602      	movs	r6, #2
 800089c:	e7d1      	b.n	8000842 <HAL_GPIO_Init+0x142>
 800089e:	2603      	movs	r6, #3
 80008a0:	e7cf      	b.n	8000842 <HAL_GPIO_Init+0x142>
 80008a2:	2604      	movs	r6, #4
 80008a4:	e7cd      	b.n	8000842 <HAL_GPIO_Init+0x142>
 80008a6:	2605      	movs	r6, #5
 80008a8:	e7cb      	b.n	8000842 <HAL_GPIO_Init+0x142>
 80008aa:	2606      	movs	r6, #6
 80008ac:	e7c9      	b.n	8000842 <HAL_GPIO_Init+0x142>
 80008ae:	bf00      	nop
 80008b0:	40013c00 	.word	0x40013c00
 80008b4:	40020000 	.word	0x40020000
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40021400 	.word	0x40021400

080008c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008c0:	b10a      	cbz	r2, 80008c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008c2:	6181      	str	r1, [r0, #24]
 80008c4:	4770      	bx	lr
 80008c6:	0409      	lsls	r1, r1, #16
 80008c8:	e7fb      	b.n	80008c2 <HAL_GPIO_WritePin+0x2>

080008ca <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008ca:	6801      	ldr	r1, [r0, #0]
 80008cc:	694b      	ldr	r3, [r1, #20]
 80008ce:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80008d2:	f04f 0200 	mov.w	r2, #0
 80008d6:	d010      	beq.n	80008fa <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80008d8:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80008dc:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80008de:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80008e0:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80008e2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80008e6:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80008ea:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80008ec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80008f0:	f043 0304 	orr.w	r3, r3, #4
 80008f4:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 80008f6:	2001      	movs	r0, #1
 80008f8:	4770      	bx	lr
  }
  return HAL_OK;
 80008fa:	4618      	mov	r0, r3
}
 80008fc:	4770      	bx	lr

080008fe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80008fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000902:	4604      	mov	r4, r0
 8000904:	4617      	mov	r7, r2
 8000906:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000908:	f3c1 4807 	ubfx	r8, r1, #16, #8
 800090c:	b28e      	uxth	r6, r1
 800090e:	6825      	ldr	r5, [r4, #0]
 8000910:	f1b8 0f01 	cmp.w	r8, #1
 8000914:	bf0c      	ite	eq
 8000916:	696b      	ldreq	r3, [r5, #20]
 8000918:	69ab      	ldrne	r3, [r5, #24]
 800091a:	ea36 0303 	bics.w	r3, r6, r3
 800091e:	bf14      	ite	ne
 8000920:	2001      	movne	r0, #1
 8000922:	2000      	moveq	r0, #0
 8000924:	b908      	cbnz	r0, 800092a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8000926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800092a:	696b      	ldr	r3, [r5, #20]
 800092c:	055a      	lsls	r2, r3, #21
 800092e:	d516      	bpl.n	800095e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000930:	682b      	ldr	r3, [r5, #0]
 8000932:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000936:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000938:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800093c:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 800093e:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000940:	2300      	movs	r3, #0
 8000942:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000944:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000948:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800094c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800094e:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000952:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000954:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8000958:	2001      	movs	r0, #1
 800095a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 800095e:	1c7b      	adds	r3, r7, #1
 8000960:	d0d5      	beq.n	800090e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000962:	f7ff fe57 	bl	8000614 <HAL_GetTick>
 8000966:	eba0 0009 	sub.w	r0, r0, r9
 800096a:	4287      	cmp	r7, r0
 800096c:	d301      	bcc.n	8000972 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 800096e:	2f00      	cmp	r7, #0
 8000970:	d1cd      	bne.n	800090e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000972:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8000974:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000976:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000978:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800097c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000980:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000982:	f042 0220 	orr.w	r2, r2, #32
 8000986:	e7e4      	b.n	8000952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

08000988 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000988:	b570      	push	{r4, r5, r6, lr}
 800098a:	4604      	mov	r4, r0
 800098c:	460d      	mov	r5, r1
 800098e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000990:	6823      	ldr	r3, [r4, #0]
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	075b      	lsls	r3, r3, #29
 8000996:	d501      	bpl.n	800099c <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000998:	2000      	movs	r0, #0
 800099a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800099c:	4620      	mov	r0, r4
 800099e:	f7ff ff94 	bl	80008ca <I2C_IsAcknowledgeFailed>
 80009a2:	b9a8      	cbnz	r0, 80009d0 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 80009a4:	1c6a      	adds	r2, r5, #1
 80009a6:	d0f3      	beq.n	8000990 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80009a8:	f7ff fe34 	bl	8000614 <HAL_GetTick>
 80009ac:	1b80      	subs	r0, r0, r6
 80009ae:	4285      	cmp	r5, r0
 80009b0:	d301      	bcc.n	80009b6 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80009b2:	2d00      	cmp	r5, #0
 80009b4:	d1ec      	bne.n	8000990 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80009b6:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80009b8:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80009ba:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80009bc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80009c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80009c4:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80009c6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80009ca:	f042 0220 	orr.w	r2, r2, #32
 80009ce:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80009d0:	2001      	movs	r0, #1
}
 80009d2:	bd70      	pop	{r4, r5, r6, pc}

080009d4 <I2C_WaitOnFlagUntilTimeout>:
{
 80009d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009d8:	9e08      	ldr	r6, [sp, #32]
 80009da:	4604      	mov	r4, r0
 80009dc:	4690      	mov	r8, r2
 80009de:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80009e0:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80009e4:	b28d      	uxth	r5, r1
 80009e6:	6823      	ldr	r3, [r4, #0]
 80009e8:	f1b9 0f01 	cmp.w	r9, #1
 80009ec:	bf0c      	ite	eq
 80009ee:	695b      	ldreq	r3, [r3, #20]
 80009f0:	699b      	ldrne	r3, [r3, #24]
 80009f2:	ea35 0303 	bics.w	r3, r5, r3
 80009f6:	bf0c      	ite	eq
 80009f8:	2301      	moveq	r3, #1
 80009fa:	2300      	movne	r3, #0
 80009fc:	4543      	cmp	r3, r8
 80009fe:	d002      	beq.n	8000a06 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8000a00:	2000      	movs	r0, #0
}
 8000a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000a06:	1c7b      	adds	r3, r7, #1
 8000a08:	d0ed      	beq.n	80009e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a0a:	f7ff fe03 	bl	8000614 <HAL_GetTick>
 8000a0e:	1b80      	subs	r0, r0, r6
 8000a10:	4287      	cmp	r7, r0
 8000a12:	d301      	bcc.n	8000a18 <I2C_WaitOnFlagUntilTimeout+0x44>
 8000a14:	2f00      	cmp	r7, #0
 8000a16:	d1e6      	bne.n	80009e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000a18:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000a1a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000a1c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000a1e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000a22:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a26:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000a28:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a2c:	f042 0220 	orr.w	r2, r2, #32
 8000a30:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000a32:	2001      	movs	r0, #1
 8000a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000a38 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000a38:	b570      	push	{r4, r5, r6, lr}
 8000a3a:	4604      	mov	r4, r0
 8000a3c:	460d      	mov	r5, r1
 8000a3e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000a40:	6823      	ldr	r3, [r4, #0]
 8000a42:	695b      	ldr	r3, [r3, #20]
 8000a44:	061b      	lsls	r3, r3, #24
 8000a46:	d501      	bpl.n	8000a4c <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000a48:	2000      	movs	r0, #0
 8000a4a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000a4c:	4620      	mov	r0, r4
 8000a4e:	f7ff ff3c 	bl	80008ca <I2C_IsAcknowledgeFailed>
 8000a52:	b9a8      	cbnz	r0, 8000a80 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8000a54:	1c6a      	adds	r2, r5, #1
 8000a56:	d0f3      	beq.n	8000a40 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a58:	f7ff fddc 	bl	8000614 <HAL_GetTick>
 8000a5c:	1b80      	subs	r0, r0, r6
 8000a5e:	4285      	cmp	r5, r0
 8000a60:	d301      	bcc.n	8000a66 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000a62:	2d00      	cmp	r5, #0
 8000a64:	d1ec      	bne.n	8000a40 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000a66:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000a68:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000a6a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000a6c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000a70:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a74:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000a76:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a7a:	f042 0220 	orr.w	r2, r2, #32
 8000a7e:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000a80:	2001      	movs	r0, #1
}
 8000a82:	bd70      	pop	{r4, r5, r6, pc}

08000a84 <I2C_RequestMemoryWrite>:
{
 8000a84:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000a88:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000a8a:	6802      	ldr	r2, [r0, #0]
{
 8000a8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8000a8e:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000a90:	6813      	ldr	r3, [r2, #0]
 8000a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a96:	6013      	str	r3, [r2, #0]
{
 8000a98:	460f      	mov	r7, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000a9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000a9c:	9600      	str	r6, [sp, #0]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8000aa4:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000aa6:	f7ff ff95 	bl	80009d4 <I2C_WaitOnFlagUntilTimeout>
 8000aaa:	6823      	ldr	r3, [r4, #0]
 8000aac:	b138      	cbz	r0, 8000abe <I2C_RequestMemoryWrite+0x3a>
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	05db      	lsls	r3, r3, #23
 8000ab2:	d502      	bpl.n	8000aba <I2C_RequestMemoryWrite+0x36>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000ab4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ab8:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8000aba:	2003      	movs	r0, #3
 8000abc:	e00a      	b.n	8000ad4 <I2C_RequestMemoryWrite+0x50>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000abe:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8000ac2:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000ac6:	4919      	ldr	r1, [pc, #100]	; (8000b2c <I2C_RequestMemoryWrite+0xa8>)
 8000ac8:	4633      	mov	r3, r6
 8000aca:	4620      	mov	r0, r4
 8000acc:	f7ff ff17 	bl	80008fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000ad0:	b118      	cbz	r0, 8000ada <I2C_RequestMemoryWrite+0x56>
      return HAL_ERROR;
 8000ad2:	2001      	movs	r0, #1
}
 8000ad4:	b004      	add	sp, #16
 8000ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000ada:	6823      	ldr	r3, [r4, #0]
 8000adc:	9003      	str	r0, [sp, #12]
 8000ade:	695a      	ldr	r2, [r3, #20]
 8000ae0:	9203      	str	r2, [sp, #12]
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000ae6:	4632      	mov	r2, r6
 8000ae8:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000aea:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000aec:	4620      	mov	r0, r4
 8000aee:	f7ff ffa3 	bl	8000a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8000af2:	b140      	cbz	r0, 8000b06 <I2C_RequestMemoryWrite+0x82>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000af4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000af6:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000af8:	bf01      	itttt	eq
 8000afa:	6822      	ldreq	r2, [r4, #0]
 8000afc:	6813      	ldreq	r3, [r2, #0]
 8000afe:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8000b02:	6013      	streq	r3, [r2, #0]
 8000b04:	e7e5      	b.n	8000ad2 <I2C_RequestMemoryWrite+0x4e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000b06:	f1b8 0f01 	cmp.w	r8, #1
 8000b0a:	6823      	ldr	r3, [r4, #0]
 8000b0c:	d102      	bne.n	8000b14 <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8000b0e:	b2ed      	uxtb	r5, r5
 8000b10:	611d      	str	r5, [r3, #16]
 8000b12:	e7df      	b.n	8000ad4 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8000b14:	0a2a      	lsrs	r2, r5, #8
 8000b16:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000b18:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000b1a:	4632      	mov	r2, r6
 8000b1c:	4620      	mov	r0, r4
 8000b1e:	f7ff ff8b 	bl	8000a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d1e6      	bne.n	8000af4 <I2C_RequestMemoryWrite+0x70>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8000b26:	6823      	ldr	r3, [r4, #0]
 8000b28:	e7f1      	b.n	8000b0e <I2C_RequestMemoryWrite+0x8a>
 8000b2a:	bf00      	nop
 8000b2c:	00010002 	.word	0x00010002

08000b30 <HAL_I2C_Init>:
{
 8000b30:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8000b32:	4604      	mov	r4, r0
 8000b34:	b908      	cbnz	r0, 8000b3a <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8000b36:	2001      	movs	r0, #1
 8000b38:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000b3a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000b3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b42:	b91b      	cbnz	r3, 8000b4c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8000b44:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000b48:	f000 fec2 	bl	80018d0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b4c:	2324      	movs	r3, #36	; 0x24
 8000b4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	f022 0201 	bic.w	r2, r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000b6a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000b6c:	f000 fb8c 	bl	8001288 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000b70:	6865      	ldr	r5, [r4, #4]
 8000b72:	4b41      	ldr	r3, [pc, #260]	; (8000c78 <HAL_I2C_Init+0x148>)
 8000b74:	429d      	cmp	r5, r3
 8000b76:	d84d      	bhi.n	8000c14 <HAL_I2C_Init+0xe4>
 8000b78:	4b40      	ldr	r3, [pc, #256]	; (8000c7c <HAL_I2C_Init+0x14c>)
 8000b7a:	4298      	cmp	r0, r3
 8000b7c:	d9db      	bls.n	8000b36 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b7e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b80:	493f      	ldr	r1, [pc, #252]	; (8000c80 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b82:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b84:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b88:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000b90:	6a13      	ldr	r3, [r2, #32]
 8000b92:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b96:	3101      	adds	r1, #1
 8000b98:	4319      	orrs	r1, r3
 8000b9a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000b9c:	69d1      	ldr	r1, [r2, #28]
 8000b9e:	4b36      	ldr	r3, [pc, #216]	; (8000c78 <HAL_I2C_Init+0x148>)
 8000ba0:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8000ba4:	429d      	cmp	r5, r3
 8000ba6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000baa:	f100 30ff 	add.w	r0, r0, #4294967295
 8000bae:	d848      	bhi.n	8000c42 <HAL_I2C_Init+0x112>
 8000bb0:	006d      	lsls	r5, r5, #1
 8000bb2:	fbb0 f0f5 	udiv	r0, r0, r5
 8000bb6:	3001      	adds	r0, #1
 8000bb8:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	bf38      	it	cc
 8000bc0:	2304      	movcc	r3, #4
 8000bc2:	430b      	orrs	r3, r1
 8000bc4:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000bc6:	6811      	ldr	r1, [r2, #0]
 8000bc8:	6a20      	ldr	r0, [r4, #32]
 8000bca:	69e3      	ldr	r3, [r4, #28]
 8000bcc:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8000bd0:	4303      	orrs	r3, r0
 8000bd2:	430b      	orrs	r3, r1
 8000bd4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000bd6:	6891      	ldr	r1, [r2, #8]
 8000bd8:	68e0      	ldr	r0, [r4, #12]
 8000bda:	6923      	ldr	r3, [r4, #16]
 8000bdc:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8000be0:	4303      	orrs	r3, r0
 8000be2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000be6:	430b      	orrs	r3, r1
 8000be8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000bea:	68d1      	ldr	r1, [r2, #12]
 8000bec:	69a0      	ldr	r0, [r4, #24]
 8000bee:	6963      	ldr	r3, [r4, #20]
 8000bf0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000bf4:	4303      	orrs	r3, r0
 8000bf6:	430b      	orrs	r3, r1
 8000bf8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000bfa:	6813      	ldr	r3, [r2, #0]
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c02:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000c04:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c06:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000c08:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c0c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c0e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8000c12:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <HAL_I2C_Init+0x154>)
 8000c16:	4298      	cmp	r0, r3
 8000c18:	d98d      	bls.n	8000b36 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c1a:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000c1c:	4e18      	ldr	r6, [pc, #96]	; (8000c80 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c1e:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000c20:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c28:	4333      	orrs	r3, r6
 8000c2a:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000c2c:	6a13      	ldr	r3, [r2, #32]
 8000c2e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000c32:	4371      	muls	r1, r6
 8000c34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c38:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000c3c:	fbb1 f1f6 	udiv	r1, r1, r6
 8000c40:	e7a9      	b.n	8000b96 <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000c42:	68a3      	ldr	r3, [r4, #8]
 8000c44:	b953      	cbnz	r3, 8000c5c <HAL_I2C_Init+0x12c>
 8000c46:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000c4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c4e:	1c43      	adds	r3, r0, #1
 8000c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c54:	b16b      	cbz	r3, 8000c72 <HAL_I2C_Init+0x142>
 8000c56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c5a:	e7b2      	b.n	8000bc2 <HAL_I2C_Init+0x92>
 8000c5c:	2319      	movs	r3, #25
 8000c5e:	436b      	muls	r3, r5
 8000c60:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c64:	1c43      	adds	r3, r0, #1
 8000c66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c6a:	b113      	cbz	r3, 8000c72 <HAL_I2C_Init+0x142>
 8000c6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c70:	e7a7      	b.n	8000bc2 <HAL_I2C_Init+0x92>
 8000c72:	2301      	movs	r3, #1
 8000c74:	e7a5      	b.n	8000bc2 <HAL_I2C_Init+0x92>
 8000c76:	bf00      	nop
 8000c78:	000186a0 	.word	0x000186a0
 8000c7c:	001e847f 	.word	0x001e847f
 8000c80:	000f4240 	.word	0x000f4240
 8000c84:	003d08ff 	.word	0x003d08ff

08000c88 <HAL_I2C_Mem_Write>:
{
 8000c88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	4699      	mov	r9, r3
 8000c90:	460f      	mov	r7, r1
 8000c92:	4690      	mov	r8, r2
 8000c94:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8000c96:	f7ff fcbd 	bl	8000614 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c9a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000c9e:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8000ca0:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ca2:	d003      	beq.n	8000cac <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8000ca4:	2002      	movs	r0, #2
}
 8000ca6:	b003      	add	sp, #12
 8000ca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000cac:	9000      	str	r0, [sp, #0]
 8000cae:	2319      	movs	r3, #25
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	493b      	ldr	r1, [pc, #236]	; (8000da0 <HAL_I2C_Mem_Write+0x118>)
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f7ff fe8d 	bl	80009d4 <I2C_WaitOnFlagUntilTimeout>
 8000cba:	2800      	cmp	r0, #0
 8000cbc:	d1f2      	bne.n	8000ca4 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8000cbe:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d0ee      	beq.n	8000ca4 <HAL_I2C_Mem_Write+0x1c>
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000ccc:	6823      	ldr	r3, [r4, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	07d1      	lsls	r1, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8000cd2:	bf5e      	ittt	pl
 8000cd4:	681a      	ldrpl	r2, [r3, #0]
 8000cd6:	f042 0201 	orrpl.w	r2, r2, #1
 8000cda:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000ce2:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000ce4:	2321      	movs	r3, #33	; 0x21
 8000ce6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000cea:	2340      	movs	r3, #64	; 0x40
 8000cec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8000cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000cf6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000cf8:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8000cfc:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000cfe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d00:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000d02:	4b28      	ldr	r3, [pc, #160]	; (8000da4 <HAL_I2C_Mem_Write+0x11c>)
 8000d04:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d06:	9501      	str	r5, [sp, #4]
 8000d08:	9600      	str	r6, [sp, #0]
 8000d0a:	464b      	mov	r3, r9
 8000d0c:	4642      	mov	r2, r8
 8000d0e:	4639      	mov	r1, r7
 8000d10:	4620      	mov	r0, r4
 8000d12:	f7ff feb7 	bl	8000a84 <I2C_RequestMemoryWrite>
 8000d16:	2800      	cmp	r0, #0
 8000d18:	d02a      	beq.n	8000d70 <HAL_I2C_Mem_Write+0xe8>
      return HAL_ERROR;
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	e7c3      	b.n	8000ca6 <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000d1e:	f7ff fe8b 	bl	8000a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8000d22:	b140      	cbz	r0, 8000d36 <HAL_I2C_Mem_Write+0xae>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d26:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000d28:	bf01      	itttt	eq
 8000d2a:	6822      	ldreq	r2, [r4, #0]
 8000d2c:	6813      	ldreq	r3, [r2, #0]
 8000d2e:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8000d32:	6013      	streq	r3, [r2, #0]
 8000d34:	e7f1      	b.n	8000d1a <HAL_I2C_Mem_Write+0x92>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000d36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d38:	6827      	ldr	r7, [r4, #0]
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000d40:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8000d42:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000d44:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000d46:	8d21      	ldrh	r1, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	b292      	uxth	r2, r2
 8000d4c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000d4e:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 8000d50:	1e48      	subs	r0, r1, #1
 8000d52:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000d54:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8000d56:	8520      	strh	r0, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000d58:	d50a      	bpl.n	8000d70 <HAL_I2C_Mem_Write+0xe8>
 8000d5a:	b148      	cbz	r0, 8000d70 <HAL_I2C_Mem_Write+0xe8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000d5c:	785a      	ldrb	r2, [r3, #1]
 8000d5e:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8000d60:	3302      	adds	r3, #2
 8000d62:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8000d64:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d66:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 8000d68:	3902      	subs	r1, #2
        hi2c->XferCount--;
 8000d6a:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8000d6c:	8521      	strh	r1, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8000d6e:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8000d70:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000d72:	462a      	mov	r2, r5
 8000d74:	4631      	mov	r1, r6
 8000d76:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1d0      	bne.n	8000d1e <HAL_I2C_Mem_Write+0x96>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000d7c:	f7ff fe04 	bl	8000988 <I2C_WaitOnBTFFlagUntilTimeout>
 8000d80:	2800      	cmp	r0, #0
 8000d82:	d1cf      	bne.n	8000d24 <HAL_I2C_Mem_Write+0x9c>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000d84:	6822      	ldr	r2, [r4, #0]
 8000d86:	6813      	ldr	r3, [r2, #0]
 8000d88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d8c:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000d8e:	2320      	movs	r3, #32
 8000d90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8000d94:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d98:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8000d9c:	e783      	b.n	8000ca6 <HAL_I2C_Mem_Write+0x1e>
 8000d9e:	bf00      	nop
 8000da0:	00100002 	.word	0x00100002
 8000da4:	ffff0000 	.word	0xffff0000

08000da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000da8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dac:	4604      	mov	r4, r0
 8000dae:	b908      	cbnz	r0, 8000db4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000db0:	2001      	movs	r0, #1
 8000db2:	e03f      	b.n	8000e34 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000db4:	6803      	ldr	r3, [r0, #0]
 8000db6:	07dd      	lsls	r5, r3, #31
 8000db8:	d410      	bmi.n	8000ddc <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dba:	6823      	ldr	r3, [r4, #0]
 8000dbc:	0798      	lsls	r0, r3, #30
 8000dbe:	d45a      	bmi.n	8000e76 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	071a      	lsls	r2, r3, #28
 8000dc4:	f100 809c 	bmi.w	8000f00 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	075b      	lsls	r3, r3, #29
 8000dcc:	f100 80ba 	bmi.w	8000f44 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dd0:	69a0      	ldr	r0, [r4, #24]
 8000dd2:	2800      	cmp	r0, #0
 8000dd4:	f040 811b 	bne.w	800100e <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000dd8:	2000      	movs	r0, #0
 8000dda:	e02b      	b.n	8000e34 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ddc:	4ba4      	ldr	r3, [pc, #656]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000dde:	689a      	ldr	r2, [r3, #8]
 8000de0:	f002 020c 	and.w	r2, r2, #12
 8000de4:	2a04      	cmp	r2, #4
 8000de6:	d007      	beq.n	8000df8 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000de8:	689a      	ldr	r2, [r3, #8]
 8000dea:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dee:	2a08      	cmp	r2, #8
 8000df0:	d10a      	bne.n	8000e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	0259      	lsls	r1, r3, #9
 8000df6:	d507      	bpl.n	8000e08 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df8:	4b9d      	ldr	r3, [pc, #628]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	039a      	lsls	r2, r3, #14
 8000dfe:	d5dc      	bpl.n	8000dba <HAL_RCC_OscConfig+0x12>
 8000e00:	6863      	ldr	r3, [r4, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d1d9      	bne.n	8000dba <HAL_RCC_OscConfig+0x12>
 8000e06:	e7d3      	b.n	8000db0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e08:	6863      	ldr	r3, [r4, #4]
 8000e0a:	4d99      	ldr	r5, [pc, #612]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e10:	d113      	bne.n	8000e3a <HAL_RCC_OscConfig+0x92>
 8000e12:	682b      	ldr	r3, [r5, #0]
 8000e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e18:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e1a:	f7ff fbfb 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e1e:	4d94      	ldr	r5, [pc, #592]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000e20:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e22:	682b      	ldr	r3, [r5, #0]
 8000e24:	039b      	lsls	r3, r3, #14
 8000e26:	d4c8      	bmi.n	8000dba <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e28:	f7ff fbf4 	bl	8000614 <HAL_GetTick>
 8000e2c:	1b80      	subs	r0, r0, r6
 8000e2e:	2864      	cmp	r0, #100	; 0x64
 8000e30:	d9f7      	bls.n	8000e22 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8000e32:	2003      	movs	r0, #3
}
 8000e34:	b002      	add	sp, #8
 8000e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e3e:	d104      	bne.n	8000e4a <HAL_RCC_OscConfig+0xa2>
 8000e40:	682b      	ldr	r3, [r5, #0]
 8000e42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e46:	602b      	str	r3, [r5, #0]
 8000e48:	e7e3      	b.n	8000e12 <HAL_RCC_OscConfig+0x6a>
 8000e4a:	682a      	ldr	r2, [r5, #0]
 8000e4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e50:	602a      	str	r2, [r5, #0]
 8000e52:	682a      	ldr	r2, [r5, #0]
 8000e54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e58:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1dd      	bne.n	8000e1a <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8000e5e:	f7ff fbd9 	bl	8000614 <HAL_GetTick>
 8000e62:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e64:	682b      	ldr	r3, [r5, #0]
 8000e66:	039f      	lsls	r7, r3, #14
 8000e68:	d5a7      	bpl.n	8000dba <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e6a:	f7ff fbd3 	bl	8000614 <HAL_GetTick>
 8000e6e:	1b80      	subs	r0, r0, r6
 8000e70:	2864      	cmp	r0, #100	; 0x64
 8000e72:	d9f7      	bls.n	8000e64 <HAL_RCC_OscConfig+0xbc>
 8000e74:	e7dd      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e76:	4b7e      	ldr	r3, [pc, #504]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000e78:	689a      	ldr	r2, [r3, #8]
 8000e7a:	f012 0f0c 	tst.w	r2, #12
 8000e7e:	d007      	beq.n	8000e90 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e80:	689a      	ldr	r2, [r3, #8]
 8000e82:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e86:	2a08      	cmp	r2, #8
 8000e88:	d111      	bne.n	8000eae <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	025e      	lsls	r6, r3, #9
 8000e8e:	d40e      	bmi.n	8000eae <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e90:	4b77      	ldr	r3, [pc, #476]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	0795      	lsls	r5, r2, #30
 8000e96:	d502      	bpl.n	8000e9e <HAL_RCC_OscConfig+0xf6>
 8000e98:	68e2      	ldr	r2, [r4, #12]
 8000e9a:	2a01      	cmp	r2, #1
 8000e9c:	d188      	bne.n	8000db0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	6921      	ldr	r1, [r4, #16]
 8000ea2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000ea6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000eaa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eac:	e788      	b.n	8000dc0 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000eae:	68e2      	ldr	r2, [r4, #12]
 8000eb0:	4b70      	ldr	r3, [pc, #448]	; (8001074 <HAL_RCC_OscConfig+0x2cc>)
 8000eb2:	b1b2      	cbz	r2, 8000ee2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fbac 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ebc:	4d6c      	ldr	r5, [pc, #432]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000ebe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec0:	682b      	ldr	r3, [r5, #0]
 8000ec2:	0798      	lsls	r0, r3, #30
 8000ec4:	d507      	bpl.n	8000ed6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ec6:	682b      	ldr	r3, [r5, #0]
 8000ec8:	6922      	ldr	r2, [r4, #16]
 8000eca:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ece:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ed2:	602b      	str	r3, [r5, #0]
 8000ed4:	e774      	b.n	8000dc0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ed6:	f7ff fb9d 	bl	8000614 <HAL_GetTick>
 8000eda:	1b80      	subs	r0, r0, r6
 8000edc:	2802      	cmp	r0, #2
 8000ede:	d9ef      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x118>
 8000ee0:	e7a7      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8000ee2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ee4:	f7ff fb96 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ee8:	4d61      	ldr	r5, [pc, #388]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000eea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eec:	682b      	ldr	r3, [r5, #0]
 8000eee:	0799      	lsls	r1, r3, #30
 8000ef0:	f57f af66 	bpl.w	8000dc0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ef4:	f7ff fb8e 	bl	8000614 <HAL_GetTick>
 8000ef8:	1b80      	subs	r0, r0, r6
 8000efa:	2802      	cmp	r0, #2
 8000efc:	d9f6      	bls.n	8000eec <HAL_RCC_OscConfig+0x144>
 8000efe:	e798      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f00:	6962      	ldr	r2, [r4, #20]
 8000f02:	4b5d      	ldr	r3, [pc, #372]	; (8001078 <HAL_RCC_OscConfig+0x2d0>)
 8000f04:	b17a      	cbz	r2, 8000f26 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000f06:	2201      	movs	r2, #1
 8000f08:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f0a:	f7ff fb83 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f0e:	4d58      	ldr	r5, [pc, #352]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000f10:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f12:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f14:	079f      	lsls	r7, r3, #30
 8000f16:	f53f af57 	bmi.w	8000dc8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f1a:	f7ff fb7b 	bl	8000614 <HAL_GetTick>
 8000f1e:	1b80      	subs	r0, r0, r6
 8000f20:	2802      	cmp	r0, #2
 8000f22:	d9f6      	bls.n	8000f12 <HAL_RCC_OscConfig+0x16a>
 8000f24:	e785      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8000f26:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f28:	f7ff fb74 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f2c:	4d50      	ldr	r5, [pc, #320]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000f2e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f30:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f32:	0798      	lsls	r0, r3, #30
 8000f34:	f57f af48 	bpl.w	8000dc8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f38:	f7ff fb6c 	bl	8000614 <HAL_GetTick>
 8000f3c:	1b80      	subs	r0, r0, r6
 8000f3e:	2802      	cmp	r0, #2
 8000f40:	d9f6      	bls.n	8000f30 <HAL_RCC_OscConfig+0x188>
 8000f42:	e776      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f44:	4b4a      	ldr	r3, [pc, #296]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000f46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f48:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000f4c:	d128      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f4e:	9201      	str	r2, [sp, #4]
 8000f50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f52:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f56:	641a      	str	r2, [r3, #64]	; 0x40
 8000f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f62:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f64:	4d45      	ldr	r5, [pc, #276]	; (800107c <HAL_RCC_OscConfig+0x2d4>)
 8000f66:	682b      	ldr	r3, [r5, #0]
 8000f68:	05d9      	lsls	r1, r3, #23
 8000f6a:	d51b      	bpl.n	8000fa4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f6c:	68a3      	ldr	r3, [r4, #8]
 8000f6e:	4d40      	ldr	r5, [pc, #256]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d127      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x21c>
 8000f74:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000f7c:	f7ff fb4a 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f80:	4d3b      	ldr	r5, [pc, #236]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000f82:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f84:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f88:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f8a:	079b      	lsls	r3, r3, #30
 8000f8c:	d539      	bpl.n	8001002 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	f43f af1e 	beq.w	8000dd0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f94:	4a36      	ldr	r2, [pc, #216]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8000f96:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f9e:	e717      	b.n	8000dd0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000fa0:	2600      	movs	r6, #0
 8000fa2:	e7df      	b.n	8000f64 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fa4:	682b      	ldr	r3, [r5, #0]
 8000fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000faa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000fac:	f7ff fb32 	bl	8000614 <HAL_GetTick>
 8000fb0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb2:	682b      	ldr	r3, [r5, #0]
 8000fb4:	05da      	lsls	r2, r3, #23
 8000fb6:	d4d9      	bmi.n	8000f6c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fb8:	f7ff fb2c 	bl	8000614 <HAL_GetTick>
 8000fbc:	1bc0      	subs	r0, r0, r7
 8000fbe:	2802      	cmp	r0, #2
 8000fc0:	d9f7      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x20a>
 8000fc2:	e736      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc4:	2b05      	cmp	r3, #5
 8000fc6:	d104      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x22a>
 8000fc8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000fca:	f043 0304 	orr.w	r3, r3, #4
 8000fce:	672b      	str	r3, [r5, #112]	; 0x70
 8000fd0:	e7d0      	b.n	8000f74 <HAL_RCC_OscConfig+0x1cc>
 8000fd2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000fd4:	f022 0201 	bic.w	r2, r2, #1
 8000fd8:	672a      	str	r2, [r5, #112]	; 0x70
 8000fda:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000fdc:	f022 0204 	bic.w	r2, r2, #4
 8000fe0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1ca      	bne.n	8000f7c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000fe6:	f7ff fb15 	bl	8000614 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fea:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000fee:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ff0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ff2:	0798      	lsls	r0, r3, #30
 8000ff4:	d5cb      	bpl.n	8000f8e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ff6:	f7ff fb0d 	bl	8000614 <HAL_GetTick>
 8000ffa:	1bc0      	subs	r0, r0, r7
 8000ffc:	4540      	cmp	r0, r8
 8000ffe:	d9f7      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x248>
 8001000:	e717      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001002:	f7ff fb07 	bl	8000614 <HAL_GetTick>
 8001006:	1bc0      	subs	r0, r0, r7
 8001008:	4540      	cmp	r0, r8
 800100a:	d9bd      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1e0>
 800100c:	e711      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800100e:	4d18      	ldr	r5, [pc, #96]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
 8001010:	68ab      	ldr	r3, [r5, #8]
 8001012:	f003 030c 	and.w	r3, r3, #12
 8001016:	2b08      	cmp	r3, #8
 8001018:	d047      	beq.n	80010aa <HAL_RCC_OscConfig+0x302>
 800101a:	4e19      	ldr	r6, [pc, #100]	; (8001080 <HAL_RCC_OscConfig+0x2d8>)
 800101c:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800101e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001020:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001022:	d135      	bne.n	8001090 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001024:	f7ff faf6 	bl	8000614 <HAL_GetTick>
 8001028:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800102a:	682b      	ldr	r3, [r5, #0]
 800102c:	0199      	lsls	r1, r3, #6
 800102e:	d429      	bmi.n	8001084 <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001030:	6a22      	ldr	r2, [r4, #32]
 8001032:	69e3      	ldr	r3, [r4, #28]
 8001034:	4313      	orrs	r3, r2
 8001036:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001038:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800103c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800103e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001042:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001044:	4c0a      	ldr	r4, [pc, #40]	; (8001070 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001046:	0852      	lsrs	r2, r2, #1
 8001048:	3a01      	subs	r2, #1
 800104a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800104e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001050:	2301      	movs	r3, #1
 8001052:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001054:	f7ff fade 	bl	8000614 <HAL_GetTick>
 8001058:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800105a:	6823      	ldr	r3, [r4, #0]
 800105c:	019a      	lsls	r2, r3, #6
 800105e:	f53f aebb 	bmi.w	8000dd8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001062:	f7ff fad7 	bl	8000614 <HAL_GetTick>
 8001066:	1b40      	subs	r0, r0, r5
 8001068:	2802      	cmp	r0, #2
 800106a:	d9f6      	bls.n	800105a <HAL_RCC_OscConfig+0x2b2>
 800106c:	e6e1      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	42470000 	.word	0x42470000
 8001078:	42470e80 	.word	0x42470e80
 800107c:	40007000 	.word	0x40007000
 8001080:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001084:	f7ff fac6 	bl	8000614 <HAL_GetTick>
 8001088:	1bc0      	subs	r0, r0, r7
 800108a:	2802      	cmp	r0, #2
 800108c:	d9cd      	bls.n	800102a <HAL_RCC_OscConfig+0x282>
 800108e:	e6d0      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8001090:	f7ff fac0 	bl	8000614 <HAL_GetTick>
 8001094:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001096:	682b      	ldr	r3, [r5, #0]
 8001098:	019b      	lsls	r3, r3, #6
 800109a:	f57f ae9d 	bpl.w	8000dd8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800109e:	f7ff fab9 	bl	8000614 <HAL_GetTick>
 80010a2:	1b00      	subs	r0, r0, r4
 80010a4:	2802      	cmp	r0, #2
 80010a6:	d9f6      	bls.n	8001096 <HAL_RCC_OscConfig+0x2ee>
 80010a8:	e6c3      	b.n	8000e32 <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010aa:	2801      	cmp	r0, #1
 80010ac:	f43f aec2 	beq.w	8000e34 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 80010b0:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b2:	69e3      	ldr	r3, [r4, #28]
 80010b4:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80010b8:	429a      	cmp	r2, r3
 80010ba:	f47f ae79 	bne.w	8000db0 <HAL_RCC_OscConfig+0x8>
 80010be:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80010c0:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010c4:	4293      	cmp	r3, r2
 80010c6:	f47f ae73 	bne.w	8000db0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80010ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80010d0:	4003      	ands	r3, r0
 80010d2:	4293      	cmp	r3, r2
 80010d4:	f47f ae6c 	bne.w	8000db0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80010d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80010da:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80010de:	4293      	cmp	r3, r2
 80010e0:	f47f ae66 	bne.w	8000db0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80010e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80010e6:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 80010ea:	1ac0      	subs	r0, r0, r3
 80010ec:	bf18      	it	ne
 80010ee:	2001      	movne	r0, #1
 80010f0:	e6a0      	b.n	8000e34 <HAL_RCC_OscConfig+0x8c>
 80010f2:	bf00      	nop

080010f4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010f4:	4913      	ldr	r1, [pc, #76]	; (8001144 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80010f6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010f8:	688b      	ldr	r3, [r1, #8]
 80010fa:	f003 030c 	and.w	r3, r3, #12
 80010fe:	2b04      	cmp	r3, #4
 8001100:	d003      	beq.n	800110a <HAL_RCC_GetSysClockFreq+0x16>
 8001102:	2b08      	cmp	r3, #8
 8001104:	d003      	beq.n	800110e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001106:	4810      	ldr	r0, [pc, #64]	; (8001148 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001108:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800110a:	4810      	ldr	r0, [pc, #64]	; (800114c <HAL_RCC_GetSysClockFreq+0x58>)
 800110c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800110e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001110:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001112:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001114:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001118:	bf14      	ite	ne
 800111a:	480c      	ldrne	r0, [pc, #48]	; (800114c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800111c:	480a      	ldreq	r0, [pc, #40]	; (8001148 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800111e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001122:	bf18      	it	ne
 8001124:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001126:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800112a:	fba1 0100 	umull	r0, r1, r1, r0
 800112e:	f7ff f89f 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001132:	4b04      	ldr	r3, [pc, #16]	; (8001144 <HAL_RCC_GetSysClockFreq+0x50>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800113a:	3301      	adds	r3, #1
 800113c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800113e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001142:	bd08      	pop	{r3, pc}
 8001144:	40023800 	.word	0x40023800
 8001148:	00f42400 	.word	0x00f42400
 800114c:	007a1200 	.word	0x007a1200

08001150 <HAL_RCC_ClockConfig>:
{
 8001150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001154:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001156:	4604      	mov	r4, r0
 8001158:	b910      	cbnz	r0, 8001160 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800115a:	2001      	movs	r0, #1
 800115c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001160:	4b44      	ldr	r3, [pc, #272]	; (8001274 <HAL_RCC_ClockConfig+0x124>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	f002 020f 	and.w	r2, r2, #15
 8001168:	428a      	cmp	r2, r1
 800116a:	d329      	bcc.n	80011c0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800116c:	6821      	ldr	r1, [r4, #0]
 800116e:	078f      	lsls	r7, r1, #30
 8001170:	d42e      	bmi.n	80011d0 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001172:	07c8      	lsls	r0, r1, #31
 8001174:	d441      	bmi.n	80011fa <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001176:	4b3f      	ldr	r3, [pc, #252]	; (8001274 <HAL_RCC_ClockConfig+0x124>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	f002 020f 	and.w	r2, r2, #15
 800117e:	4295      	cmp	r5, r2
 8001180:	d367      	bcc.n	8001252 <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001182:	6822      	ldr	r2, [r4, #0]
 8001184:	0751      	lsls	r1, r2, #29
 8001186:	d46d      	bmi.n	8001264 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001188:	0713      	lsls	r3, r2, #28
 800118a:	d507      	bpl.n	800119c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800118c:	4a3a      	ldr	r2, [pc, #232]	; (8001278 <HAL_RCC_ClockConfig+0x128>)
 800118e:	6921      	ldr	r1, [r4, #16]
 8001190:	6893      	ldr	r3, [r2, #8]
 8001192:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001196:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800119a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800119c:	f7ff ffaa 	bl	80010f4 <HAL_RCC_GetSysClockFreq>
 80011a0:	4b35      	ldr	r3, [pc, #212]	; (8001278 <HAL_RCC_ClockConfig+0x128>)
 80011a2:	4a36      	ldr	r2, [pc, #216]	; (800127c <HAL_RCC_ClockConfig+0x12c>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011aa:	5cd3      	ldrb	r3, [r2, r3]
 80011ac:	40d8      	lsrs	r0, r3
 80011ae:	4b34      	ldr	r3, [pc, #208]	; (8001280 <HAL_RCC_ClockConfig+0x130>)
 80011b0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80011b2:	4b34      	ldr	r3, [pc, #208]	; (8001284 <HAL_RCC_ClockConfig+0x134>)
 80011b4:	6818      	ldr	r0, [r3, #0]
 80011b6:	f7ff f9e3 	bl	8000580 <HAL_InitTick>
  return HAL_OK;
 80011ba:	2000      	movs	r0, #0
 80011bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011c0:	b2ca      	uxtb	r2, r1
 80011c2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	4299      	cmp	r1, r3
 80011cc:	d1c5      	bne.n	800115a <HAL_RCC_ClockConfig+0xa>
 80011ce:	e7cd      	b.n	800116c <HAL_RCC_ClockConfig+0x1c>
 80011d0:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011d6:	bf1e      	ittt	ne
 80011d8:	689a      	ldrne	r2, [r3, #8]
 80011da:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80011de:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e0:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011e2:	bf42      	ittt	mi
 80011e4:	689a      	ldrmi	r2, [r3, #8]
 80011e6:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80011ea:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	68a0      	ldr	r0, [r4, #8]
 80011f0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80011f4:	4302      	orrs	r2, r0
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	e7bb      	b.n	8001172 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011fa:	6862      	ldr	r2, [r4, #4]
 80011fc:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <HAL_RCC_ClockConfig+0x128>)
 80011fe:	2a01      	cmp	r2, #1
 8001200:	d11d      	bne.n	800123e <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001208:	d0a7      	beq.n	800115a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800120a:	4e1b      	ldr	r6, [pc, #108]	; (8001278 <HAL_RCC_ClockConfig+0x128>)
 800120c:	68b3      	ldr	r3, [r6, #8]
 800120e:	f023 0303 	bic.w	r3, r3, #3
 8001212:	4313      	orrs	r3, r2
 8001214:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001216:	f7ff f9fd 	bl	8000614 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800121a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800121e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001220:	68b3      	ldr	r3, [r6, #8]
 8001222:	6862      	ldr	r2, [r4, #4]
 8001224:	f003 030c 	and.w	r3, r3, #12
 8001228:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800122c:	d0a3      	beq.n	8001176 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800122e:	f7ff f9f1 	bl	8000614 <HAL_GetTick>
 8001232:	1bc0      	subs	r0, r0, r7
 8001234:	4540      	cmp	r0, r8
 8001236:	d9f3      	bls.n	8001220 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001238:	2003      	movs	r0, #3
}
 800123a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800123e:	1e91      	subs	r1, r2, #2
 8001240:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001242:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001244:	d802      	bhi.n	800124c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001246:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800124a:	e7dd      	b.n	8001208 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124c:	f013 0f02 	tst.w	r3, #2
 8001250:	e7da      	b.n	8001208 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001252:	b2ea      	uxtb	r2, r5
 8001254:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 030f 	and.w	r3, r3, #15
 800125c:	429d      	cmp	r5, r3
 800125e:	f47f af7c 	bne.w	800115a <HAL_RCC_ClockConfig+0xa>
 8001262:	e78e      	b.n	8001182 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001264:	4904      	ldr	r1, [pc, #16]	; (8001278 <HAL_RCC_ClockConfig+0x128>)
 8001266:	68e0      	ldr	r0, [r4, #12]
 8001268:	688b      	ldr	r3, [r1, #8]
 800126a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800126e:	4303      	orrs	r3, r0
 8001270:	608b      	str	r3, [r1, #8]
 8001272:	e789      	b.n	8001188 <HAL_RCC_ClockConfig+0x38>
 8001274:	40023c00 	.word	0x40023c00
 8001278:	40023800 	.word	0x40023800
 800127c:	08002776 	.word	0x08002776
 8001280:	20000008 	.word	0x20000008
 8001284:	20000004 	.word	0x20000004

08001288 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001288:	4b04      	ldr	r3, [pc, #16]	; (800129c <HAL_RCC_GetPCLK1Freq+0x14>)
 800128a:	4a05      	ldr	r2, [pc, #20]	; (80012a0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001292:	5cd3      	ldrb	r3, [r2, r3]
 8001294:	4a03      	ldr	r2, [pc, #12]	; (80012a4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001296:	6810      	ldr	r0, [r2, #0]
}
 8001298:	40d8      	lsrs	r0, r3
 800129a:	4770      	bx	lr
 800129c:	40023800 	.word	0x40023800
 80012a0:	08002786 	.word	0x08002786
 80012a4:	20000008 	.word	0x20000008

080012a8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80012a8:	6803      	ldr	r3, [r0, #0]
 80012aa:	f013 0f05 	tst.w	r3, #5
{
 80012ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80012b0:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80012b2:	d105      	bne.n	80012c0 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80012b4:	6828      	ldr	r0, [r5, #0]
 80012b6:	f010 0002 	ands.w	r0, r0, #2
 80012ba:	d128      	bne.n	800130e <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 80012bc:	b003      	add	sp, #12
 80012be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 80012c0:	4c41      	ldr	r4, [pc, #260]	; (80013c8 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012c2:	4e42      	ldr	r6, [pc, #264]	; (80013cc <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 80012c4:	2300      	movs	r3, #0
 80012c6:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80012c8:	f7ff f9a4 	bl	8000614 <HAL_GetTick>
 80012cc:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012ce:	6833      	ldr	r3, [r6, #0]
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	d415      	bmi.n	8001300 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80012d4:	68ab      	ldr	r3, [r5, #8]
 80012d6:	686a      	ldr	r2, [r5, #4]
 80012d8:	071b      	lsls	r3, r3, #28
 80012da:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80012de:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80012e2:	2301      	movs	r3, #1
 80012e4:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80012e6:	f7ff f995 	bl	8000614 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80012ea:	4c38      	ldr	r4, [pc, #224]	; (80013cc <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 80012ec:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80012ee:	6823      	ldr	r3, [r4, #0]
 80012f0:	0118      	lsls	r0, r3, #4
 80012f2:	d4df      	bmi.n	80012b4 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80012f4:	f7ff f98e 	bl	8000614 <HAL_GetTick>
 80012f8:	1b80      	subs	r0, r0, r6
 80012fa:	2802      	cmp	r0, #2
 80012fc:	d9f7      	bls.n	80012ee <HAL_RCCEx_PeriphCLKConfig+0x46>
 80012fe:	e004      	b.n	800130a <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001300:	f7ff f988 	bl	8000614 <HAL_GetTick>
 8001304:	1bc0      	subs	r0, r0, r7
 8001306:	2802      	cmp	r0, #2
 8001308:	d9e1      	bls.n	80012ce <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 800130a:	2003      	movs	r0, #3
 800130c:	e7d6      	b.n	80012bc <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	9301      	str	r3, [sp, #4]
 8001312:	4b2e      	ldr	r3, [pc, #184]	; (80013cc <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8001314:	4c2e      	ldr	r4, [pc, #184]	; (80013d0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001318:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800131c:	641a      	str	r2, [r3, #64]	; 0x40
 800131e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001328:	6823      	ldr	r3, [r4, #0]
 800132a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001330:	f7ff f970 	bl	8000614 <HAL_GetTick>
 8001334:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001336:	6823      	ldr	r3, [r4, #0]
 8001338:	05d9      	lsls	r1, r3, #23
 800133a:	d51b      	bpl.n	8001374 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800133c:	4c23      	ldr	r4, [pc, #140]	; (80013cc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800133e:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001340:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001344:	d11c      	bne.n	8001380 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001346:	68eb      	ldr	r3, [r5, #12]
 8001348:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800134c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001350:	4a1e      	ldr	r2, [pc, #120]	; (80013cc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001352:	d134      	bne.n	80013be <HAL_RCCEx_PeriphCLKConfig+0x116>
 8001354:	6891      	ldr	r1, [r2, #8]
 8001356:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 800135a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800135e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001362:	4301      	orrs	r1, r0
 8001364:	6091      	str	r1, [r2, #8]
 8001366:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800136c:	430b      	orrs	r3, r1
 800136e:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 8001370:	2000      	movs	r0, #0
 8001372:	e7a3      	b.n	80012bc <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001374:	f7ff f94e 	bl	8000614 <HAL_GetTick>
 8001378:	1b80      	subs	r0, r0, r6
 800137a:	2802      	cmp	r0, #2
 800137c:	d9db      	bls.n	8001336 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800137e:	e7c4      	b.n	800130a <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001380:	68ea      	ldr	r2, [r5, #12]
 8001382:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001386:	4293      	cmp	r3, r2
 8001388:	d0dd      	beq.n	8001346 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800138a:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 800138c:	4a11      	ldr	r2, [pc, #68]	; (80013d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800138e:	2101      	movs	r1, #1
 8001390:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001392:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001396:	2100      	movs	r1, #0
 8001398:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 800139a:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800139c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800139e:	07da      	lsls	r2, r3, #31
 80013a0:	d5d1      	bpl.n	8001346 <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 80013a2:	f7ff f937 	bl	8000614 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a6:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80013aa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ac:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80013ae:	079b      	lsls	r3, r3, #30
 80013b0:	d4c9      	bmi.n	8001346 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b2:	f7ff f92f 	bl	8000614 <HAL_GetTick>
 80013b6:	1b80      	subs	r0, r0, r6
 80013b8:	42b8      	cmp	r0, r7
 80013ba:	d9f7      	bls.n	80013ac <HAL_RCCEx_PeriphCLKConfig+0x104>
 80013bc:	e7a5      	b.n	800130a <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80013be:	6891      	ldr	r1, [r2, #8]
 80013c0:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80013c4:	e7ce      	b.n	8001364 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 80013c6:	bf00      	nop
 80013c8:	42470068 	.word	0x42470068
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40007000 	.word	0x40007000
 80013d4:	42470e40 	.word	0x42470e40

080013d8 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80013d8:	6802      	ldr	r2, [r0, #0]
{
 80013da:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80013dc:	68d3      	ldr	r3, [r2, #12]
 80013de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80013e2:	60d3      	str	r3, [r2, #12]
{
 80013e4:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 80013e6:	f7ff f915 	bl	8000614 <HAL_GetTick>
 80013ea:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80013ec:	6823      	ldr	r3, [r4, #0]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	069b      	lsls	r3, r3, #26
 80013f2:	d501      	bpl.n	80013f8 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80013f4:	2000      	movs	r0, #0
 80013f6:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80013f8:	f7ff f90c 	bl	8000614 <HAL_GetTick>
 80013fc:	1b40      	subs	r0, r0, r5
 80013fe:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001402:	d9f3      	bls.n	80013ec <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8001404:	2003      	movs	r0, #3
}
 8001406:	bd38      	pop	{r3, r4, r5, pc}

08001408 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001408:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800140a:	6803      	ldr	r3, [r0, #0]
 800140c:	68da      	ldr	r2, [r3, #12]
 800140e:	0652      	lsls	r2, r2, #25
{
 8001410:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001412:	d501      	bpl.n	8001418 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001414:	2000      	movs	r0, #0
 8001416:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8001418:	f04f 32ff 	mov.w	r2, #4294967295
 800141c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800141e:	f7ff f8f9 	bl	8000614 <HAL_GetTick>
 8001422:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001424:	6823      	ldr	r3, [r4, #0]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	065b      	lsls	r3, r3, #25
 800142a:	d4f3      	bmi.n	8001414 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800142c:	f7ff f8f2 	bl	8000614 <HAL_GetTick>
 8001430:	1b40      	subs	r0, r0, r5
 8001432:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001436:	d9f5      	bls.n	8001424 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8001438:	2003      	movs	r0, #3
}
 800143a:	bd38      	pop	{r3, r4, r5, pc}

0800143c <HAL_RTC_Init>:
{
 800143c:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 800143e:	4604      	mov	r4, r0
 8001440:	b1b8      	cbz	r0, 8001472 <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001442:	7f43      	ldrb	r3, [r0, #29]
 8001444:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001448:	b913      	cbnz	r3, 8001450 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 800144a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 800144c:	f000 fb76 	bl	8001b3c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001450:	2302      	movs	r3, #2
 8001452:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001454:	6823      	ldr	r3, [r4, #0]
 8001456:	22ca      	movs	r2, #202	; 0xca
 8001458:	625a      	str	r2, [r3, #36]	; 0x24
 800145a:	2253      	movs	r2, #83	; 0x53
 800145c:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800145e:	4620      	mov	r0, r4
 8001460:	f7ff ffd2 	bl	8001408 <RTC_EnterInitMode>
 8001464:	6823      	ldr	r3, [r4, #0]
 8001466:	4605      	mov	r5, r0
 8001468:	b128      	cbz	r0, 8001476 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800146a:	22ff      	movs	r2, #255	; 0xff
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800146e:	2304      	movs	r3, #4
 8001470:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 8001472:	2501      	movs	r5, #1
 8001474:	e02e      	b.n	80014d4 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001476:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001478:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800147a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800147e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001482:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001484:	6862      	ldr	r2, [r4, #4]
 8001486:	6899      	ldr	r1, [r3, #8]
 8001488:	4302      	orrs	r2, r0
 800148a:	6960      	ldr	r0, [r4, #20]
 800148c:	4302      	orrs	r2, r0
 800148e:	430a      	orrs	r2, r1
 8001490:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001492:	68e2      	ldr	r2, [r4, #12]
 8001494:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001496:	691a      	ldr	r2, [r3, #16]
 8001498:	68a1      	ldr	r1, [r4, #8]
 800149a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800149e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014a6:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	069b      	lsls	r3, r3, #26
 80014ac:	d405      	bmi.n	80014ba <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80014ae:	4620      	mov	r0, r4
 80014b0:	f7ff ff92 	bl	80013d8 <HAL_RTC_WaitForSynchro>
 80014b4:	b108      	cbz	r0, 80014ba <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80014b6:	6823      	ldr	r3, [r4, #0]
 80014b8:	e7d7      	b.n	800146a <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80014ba:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80014bc:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80014be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014c4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80014c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014c8:	430a      	orrs	r2, r1
 80014ca:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80014cc:	22ff      	movs	r2, #255	; 0xff
 80014ce:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80014d0:	2301      	movs	r3, #1
 80014d2:	7763      	strb	r3, [r4, #29]
}
 80014d4:	4628      	mov	r0, r5
 80014d6:	bd38      	pop	{r3, r4, r5, pc}

080014d8 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80014d8:	2300      	movs	r3, #0

  while(Value >= 10U)
 80014da:	2809      	cmp	r0, #9
 80014dc:	d803      	bhi.n	80014e6 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80014de:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80014e2:	b2c0      	uxtb	r0, r0
 80014e4:	4770      	bx	lr
    Value -= 10U;
 80014e6:	380a      	subs	r0, #10
    bcdhigh++;
 80014e8:	3301      	adds	r3, #1
    Value -= 10U;
 80014ea:	b2c0      	uxtb	r0, r0
 80014ec:	e7f5      	b.n	80014da <RTC_ByteToBcd2+0x2>

080014ee <HAL_RTC_SetTime>:
{
 80014ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80014f0:	7f03      	ldrb	r3, [r0, #28]
 80014f2:	2b01      	cmp	r3, #1
{
 80014f4:	4606      	mov	r6, r0
 80014f6:	460f      	mov	r7, r1
 80014f8:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 80014fc:	d02f      	beq.n	800155e <HAL_RTC_SetTime+0x70>
 80014fe:	2301      	movs	r3, #1
 8001500:	7703      	strb	r3, [r0, #28]
 8001502:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001504:	7745      	strb	r5, [r0, #29]
 8001506:	7808      	ldrb	r0, [r1, #0]
 8001508:	784d      	ldrb	r5, [r1, #1]
 800150a:	788c      	ldrb	r4, [r1, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800150c:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 800150e:	bb42      	cbnz	r2, 8001562 <HAL_RTC_SetTime+0x74>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001510:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8001514:	bf08      	it	eq
 8001516:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001518:	f7ff ffde 	bl	80014d8 <RTC_ByteToBcd2>
 800151c:	4601      	mov	r1, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800151e:	4628      	mov	r0, r5
 8001520:	f7ff ffda 	bl	80014d8 <RTC_ByteToBcd2>
 8001524:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001526:	4620      	mov	r0, r4
 8001528:	f7ff ffd6 	bl	80014d8 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800152c:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800152e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001532:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001536:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800153a:	6833      	ldr	r3, [r6, #0]
 800153c:	22ca      	movs	r2, #202	; 0xca
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
 8001540:	2253      	movs	r2, #83	; 0x53
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001544:	4630      	mov	r0, r6
 8001546:	f7ff ff5f 	bl	8001408 <RTC_EnterInitMode>
 800154a:	6833      	ldr	r3, [r6, #0]
 800154c:	4605      	mov	r5, r0
 800154e:	b1a8      	cbz	r0, 800157c <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001550:	22ff      	movs	r2, #255	; 0xff
 8001552:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001554:	2304      	movs	r3, #4
 8001556:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8001558:	2300      	movs	r3, #0
 800155a:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 800155c:	2501      	movs	r5, #1
}
 800155e:	4628      	mov	r0, r5
 8001560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001562:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001566:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 800156a:	bf08      	it	eq
 800156c:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800156e:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001572:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8001574:	78cc      	ldrb	r4, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001576:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800157a:	e7de      	b.n	800153a <HAL_RTC_SetTime+0x4c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800157c:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8001580:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8001584:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8001586:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001588:	6938      	ldr	r0, [r7, #16]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800158a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800158e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	6899      	ldr	r1, [r3, #8]
 8001594:	4302      	orrs	r2, r0
 8001596:	430a      	orrs	r2, r1
 8001598:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800159a:	68da      	ldr	r2, [r3, #12]
 800159c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015a0:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	069b      	lsls	r3, r3, #26
 80015a6:	d40a      	bmi.n	80015be <HAL_RTC_SetTime+0xd0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80015a8:	4630      	mov	r0, r6
 80015aa:	f7ff ff15 	bl	80013d8 <HAL_RTC_WaitForSynchro>
 80015ae:	b130      	cbz	r0, 80015be <HAL_RTC_SetTime+0xd0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80015b0:	6833      	ldr	r3, [r6, #0]
 80015b2:	22ff      	movs	r2, #255	; 0xff
 80015b4:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80015b6:	2304      	movs	r3, #4
 80015b8:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 80015ba:	7735      	strb	r5, [r6, #28]
 80015bc:	e7ce      	b.n	800155c <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80015be:	6833      	ldr	r3, [r6, #0]
 80015c0:	22ff      	movs	r2, #255	; 0xff
 80015c2:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 80015c4:	2301      	movs	r3, #1
 80015c6:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc);
 80015c8:	2300      	movs	r3, #0
 80015ca:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 80015cc:	e7c7      	b.n	800155e <HAL_RTC_SetTime+0x70>

080015ce <HAL_RTC_SetDate>:
{
 80015ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 80015d0:	7f03      	ldrb	r3, [r0, #28]
 80015d2:	2b01      	cmp	r3, #1
{
 80015d4:	4605      	mov	r5, r0
 80015d6:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 80015da:	d030      	beq.n	800163e <HAL_RTC_SetDate+0x70>
 80015dc:	2301      	movs	r3, #1
 80015de:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80015e0:	7746      	strb	r6, [r0, #29]
 80015e2:	784b      	ldrb	r3, [r1, #1]
 80015e4:	78c8      	ldrb	r0, [r1, #3]
 80015e6:	788e      	ldrb	r6, [r1, #2]
 80015e8:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80015ea:	2a00      	cmp	r2, #0
 80015ec:	d148      	bne.n	8001680 <HAL_RTC_SetDate+0xb2>
 80015ee:	06da      	lsls	r2, r3, #27
 80015f0:	d503      	bpl.n	80015fa <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80015f2:	f023 0310 	bic.w	r3, r3, #16
 80015f6:	330a      	adds	r3, #10
 80015f8:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80015fa:	f7ff ff6d 	bl	80014d8 <RTC_ByteToBcd2>
 80015fe:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001600:	7848      	ldrb	r0, [r1, #1]
 8001602:	f7ff ff69 	bl	80014d8 <RTC_ByteToBcd2>
 8001606:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8001608:	4630      	mov	r0, r6
 800160a:	f7ff ff65 	bl	80014d8 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800160e:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 8001612:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001616:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800161a:	682b      	ldr	r3, [r5, #0]
 800161c:	22ca      	movs	r2, #202	; 0xca
 800161e:	625a      	str	r2, [r3, #36]	; 0x24
 8001620:	2253      	movs	r2, #83	; 0x53
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001624:	4628      	mov	r0, r5
 8001626:	f7ff feef 	bl	8001408 <RTC_EnterInitMode>
 800162a:	682b      	ldr	r3, [r5, #0]
 800162c:	4606      	mov	r6, r0
 800162e:	b140      	cbz	r0, 8001642 <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001630:	22ff      	movs	r2, #255	; 0xff
 8001632:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001634:	2304      	movs	r3, #4
 8001636:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8001638:	2300      	movs	r3, #0
 800163a:	772b      	strb	r3, [r5, #28]
        return HAL_ERROR;
 800163c:	2601      	movs	r6, #1
}
 800163e:	4630      	mov	r0, r6
 8001640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001642:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8001646:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 800164a:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001652:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	069b      	lsls	r3, r3, #26
 8001658:	d40a      	bmi.n	8001670 <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800165a:	4628      	mov	r0, r5
 800165c:	f7ff febc 	bl	80013d8 <HAL_RTC_WaitForSynchro>
 8001660:	b130      	cbz	r0, 8001670 <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001662:	682b      	ldr	r3, [r5, #0]
 8001664:	22ff      	movs	r2, #255	; 0xff
 8001666:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001668:	2304      	movs	r3, #4
 800166a:	776b      	strb	r3, [r5, #29]
        __HAL_UNLOCK(hrtc);
 800166c:	772e      	strb	r6, [r5, #28]
 800166e:	e7e5      	b.n	800163c <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001670:	682b      	ldr	r3, [r5, #0]
 8001672:	22ff      	movs	r2, #255	; 0xff
 8001674:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8001676:	2301      	movs	r3, #1
 8001678:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 800167a:	2300      	movs	r3, #0
 800167c:	772b      	strb	r3, [r5, #28]
    return HAL_OK;
 800167e:	e7de      	b.n	800163e <HAL_RTC_SetDate+0x70>
                  (((uint32_t)sDate->Month) << 8U) | \
 8001680:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001682:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8001686:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001688:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 800168c:	e7c5      	b.n	800161a <HAL_RTC_SetDate+0x4c>

0800168e <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800168e:	0903      	lsrs	r3, r0, #4
 8001690:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8001694:	f000 000f 	and.w	r0, r0, #15
 8001698:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 800169c:	b2c0      	uxtb	r0, r0
 800169e:	4770      	bx	lr

080016a0 <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80016a0:	6803      	ldr	r3, [r0, #0]
 80016a2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016a4:	6048      	str	r0, [r1, #4]
{
 80016a6:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80016a8:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80016aa:	681d      	ldr	r5, [r3, #0]
 80016ac:	f005 337f 	and.w	r3, r5, #2139062143	; 0x7f7f7f7f
 80016b0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80016b4:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80016b8:	0c1e      	lsrs	r6, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80016ba:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80016bc:	f3c3 2406 	ubfx	r4, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80016c0:	f006 003f 	and.w	r0, r6, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80016c4:	f005 057f 	and.w	r5, r5, #127	; 0x7f
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80016c8:	f006 0640 	and.w	r6, r6, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80016cc:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80016ce:	704c      	strb	r4, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80016d0:	708d      	strb	r5, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80016d2:	70ce      	strb	r6, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 80016d4:	b952      	cbnz	r2, 80016ec <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80016d6:	f7ff ffda 	bl	800168e <RTC_Bcd2ToByte>
 80016da:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80016dc:	4620      	mov	r0, r4
 80016de:	f7ff ffd6 	bl	800168e <RTC_Bcd2ToByte>
 80016e2:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80016e4:	4628      	mov	r0, r5
 80016e6:	f7ff ffd2 	bl	800168e <RTC_Bcd2ToByte>
 80016ea:	7088      	strb	r0, [r1, #2]
}
 80016ec:	2000      	movs	r0, #0
 80016ee:	bd70      	pop	{r4, r5, r6, pc}

080016f0 <HAL_RTC_GetDate>:
{
 80016f0:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80016f2:	6803      	ldr	r3, [r0, #0]
 80016f4:	685c      	ldr	r4, [r3, #4]
 80016f6:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
 80016fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80016fe:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8001700:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001704:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8001708:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800170c:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800170e:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001710:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8001712:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8001714:	b952      	cbnz	r2, 800172c <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001716:	f7ff ffba 	bl	800168e <RTC_Bcd2ToByte>
 800171a:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800171c:	4628      	mov	r0, r5
 800171e:	f7ff ffb6 	bl	800168e <RTC_Bcd2ToByte>
 8001722:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8001724:	4620      	mov	r0, r4
 8001726:	f7ff ffb2 	bl	800168e <RTC_Bcd2ToByte>
 800172a:	7088      	strb	r0, [r1, #2]
}
 800172c:	2000      	movs	r0, #0
 800172e:	bd38      	pop	{r3, r4, r5, pc}

08001730 <HAL_RTCEx_SetWakeUpTimer>:
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001730:	7f03      	ldrb	r3, [r0, #28]
 8001732:	2b01      	cmp	r3, #1
{
 8001734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001738:	4604      	mov	r4, r0
 800173a:	460e      	mov	r6, r1
 800173c:	4617      	mov	r7, r2
 800173e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8001742:	d029      	beq.n	8001798 <HAL_RTCEx_SetWakeUpTimer+0x68>
 8001744:	2301      	movs	r3, #1
 8001746:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001748:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800174a:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800174c:	22ca      	movs	r2, #202	; 0xca
 800174e:	625a      	str	r2, [r3, #36]	; 0x24
 8001750:	2253      	movs	r2, #83	; 0x53
 8001752:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	055a      	lsls	r2, r3, #21
 8001758:	d420      	bmi.n	800179c <HAL_RTCEx_SetWakeUpTimer+0x6c>
        return HAL_TIMEOUT;
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800175a:	6822      	ldr	r2, [r4, #0]
 800175c:	6893      	ldr	r3, [r2, #8]
 800175e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001762:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
 8001764:	f7fe ff56 	bl	8000614 <HAL_GetTick>
 8001768:	4680      	mov	r8, r0

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800176a:	6823      	ldr	r3, [r4, #0]
 800176c:	68dd      	ldr	r5, [r3, #12]
 800176e:	f015 0504 	ands.w	r5, r5, #4
 8001772:	d029      	beq.n	80017c8 <HAL_RTCEx_SetWakeUpTimer+0x98>
      return HAL_TIMEOUT;
    }
  }

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	f022 0207 	bic.w	r2, r2, #7
 800177a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	433a      	orrs	r2, r7
 8001780:	609a      	str	r2, [r3, #8]

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8001782:	615e      	str	r6, [r3, #20]

   /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800178a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800178c:	22ff      	movs	r2, #255	; 0xff
 800178e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001790:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8001792:	2301      	movs	r3, #1
 8001794:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 8001796:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 8001798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 800179c:	f7fe ff3a 	bl	8000614 <HAL_GetTick>
 80017a0:	4605      	mov	r5, r0
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 80017a2:	6823      	ldr	r3, [r4, #0]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	075b      	lsls	r3, r3, #29
 80017a8:	d5d7      	bpl.n	800175a <HAL_RTCEx_SetWakeUpTimer+0x2a>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80017aa:	f7fe ff33 	bl	8000614 <HAL_GetTick>
 80017ae:	1b40      	subs	r0, r0, r5
 80017b0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80017b4:	d9f5      	bls.n	80017a2 <HAL_RTCEx_SetWakeUpTimer+0x72>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	22ff      	movs	r2, #255	; 0xff
 80017ba:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80017bc:	2003      	movs	r0, #3
        __HAL_UNLOCK(hrtc);
 80017be:	2300      	movs	r3, #0
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80017c0:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80017c2:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 80017c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80017c8:	f7fe ff24 	bl	8000614 <HAL_GetTick>
 80017cc:	eba0 0008 	sub.w	r0, r0, r8
 80017d0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80017d4:	d9c9      	bls.n	800176a <HAL_RTCEx_SetWakeUpTimer+0x3a>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80017d6:	6823      	ldr	r3, [r4, #0]
 80017d8:	22ff      	movs	r2, #255	; 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80017da:	2003      	movs	r0, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80017dc:	625a      	str	r2, [r3, #36]	; 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80017de:	7760      	strb	r0, [r4, #29]
      __HAL_UNLOCK(hrtc);
 80017e0:	7725      	strb	r5, [r4, #28]
      return HAL_TIMEOUT;
 80017e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080017e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017e8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	2214      	movs	r2, #20
{
 80017ec:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ee:	eb0d 0002 	add.w	r0, sp, r2
 80017f2:	2100      	movs	r1, #0
 80017f4:	f000 fb6e 	bl	8001ed4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f8:	2400      	movs	r4, #0
 80017fa:	4b23      	ldr	r3, [pc, #140]	; (8001888 <MX_GPIO_Init+0xa0>)
 80017fc:	9400      	str	r4, [sp, #0]
 80017fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001800:	4d22      	ldr	r5, [pc, #136]	; (800188c <MX_GPIO_Init+0xa4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001802:	f042 0204 	orr.w	r2, r2, #4
 8001806:	631a      	str	r2, [r3, #48]	; 0x30
 8001808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800180a:	f002 0204 	and.w	r2, r2, #4
 800180e:	9200      	str	r2, [sp, #0]
 8001810:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001812:	9401      	str	r4, [sp, #4]
 8001814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001816:	f042 0220 	orr.w	r2, r2, #32
 800181a:	631a      	str	r2, [r3, #48]	; 0x30
 800181c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800181e:	f002 0220 	and.w	r2, r2, #32
 8001822:	9201      	str	r2, [sp, #4]
 8001824:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001826:	9402      	str	r4, [sp, #8]
 8001828:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800182a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800182e:	631a      	str	r2, [r3, #48]	; 0x30
 8001830:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001832:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001836:	9202      	str	r2, [sp, #8]
 8001838:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800183a:	9403      	str	r4, [sp, #12]
 800183c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800183e:	f042 0201 	orr.w	r2, r2, #1
 8001842:	631a      	str	r2, [r3, #48]	; 0x30
 8001844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001846:	f002 0201 	and.w	r2, r2, #1
 800184a:	9203      	str	r2, [sp, #12]
 800184c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184e:	9404      	str	r4, [sp, #16]
 8001850:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001852:	f042 0202 	orr.w	r2, r2, #2
 8001856:	631a      	str	r2, [r3, #48]	; 0x30
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001860:	4622      	mov	r2, r4
 8001862:	4628      	mov	r0, r5
 8001864:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001868:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800186a:	f7ff f829 	bl	80008c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800186e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001872:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001874:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001876:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001878:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001880:	f7fe ff3e 	bl	8000700 <HAL_GPIO_Init>

}
 8001884:	b00b      	add	sp, #44	; 0x2c
 8001886:	bd30      	pop	{r4, r5, pc}
 8001888:	40023800 	.word	0x40023800
 800188c:	40021400 	.word	0x40021400

08001890 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001890:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8001892:	480c      	ldr	r0, [pc, #48]	; (80018c4 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 100000;
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <MX_I2C1_Init+0x38>)
 8001896:	f8df e034 	ldr.w	lr, [pc, #52]	; 80018cc <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800189a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 100000;
 800189e:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018a2:	2300      	movs	r3, #0
 80018a4:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018a6:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018a8:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018aa:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018ac:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ae:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018b0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018b2:	f7ff f93d 	bl	8000b30 <HAL_I2C_Init>
 80018b6:	b118      	cbz	r0, 80018c0 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80018b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80018bc:	f000 b8ec 	b.w	8001a98 <Error_Handler>
 80018c0:	bd08      	pop	{r3, pc}
 80018c2:	bf00      	nop
 80018c4:	2000009c 	.word	0x2000009c
 80018c8:	40005400 	.word	0x40005400
 80018cc:	000186a0 	.word	0x000186a0

080018d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018d0:	b530      	push	{r4, r5, lr}
 80018d2:	4604      	mov	r4, r0
 80018d4:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d6:	2214      	movs	r2, #20
 80018d8:	2100      	movs	r1, #0
 80018da:	a803      	add	r0, sp, #12
 80018dc:	f000 fafa 	bl	8001ed4 <memset>
  if(i2cHandle->Instance==I2C1)
 80018e0:	6822      	ldr	r2, [r4, #0]
 80018e2:	4b14      	ldr	r3, [pc, #80]	; (8001934 <HAL_I2C_MspInit+0x64>)
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d123      	bne.n	8001930 <HAL_I2C_MspInit+0x60>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e8:	4c13      	ldr	r4, [pc, #76]	; (8001938 <HAL_I2C_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ea:	4814      	ldr	r0, [pc, #80]	; (800193c <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ec:	2500      	movs	r5, #0
 80018ee:	9501      	str	r5, [sp, #4]
 80018f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80018f2:	f043 0302 	orr.w	r3, r3, #2
 80018f6:	6323      	str	r3, [r4, #48]	; 0x30
 80018f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	9301      	str	r3, [sp, #4]
 8001900:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001902:	23c0      	movs	r3, #192	; 0xc0
 8001904:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001906:	2312      	movs	r3, #18
 8001908:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800190a:	2301      	movs	r3, #1
 800190c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190e:	2303      	movs	r3, #3
 8001910:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001914:	2304      	movs	r3, #4
 8001916:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001918:	f7fe fef2 	bl	8000700 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800191c:	9502      	str	r5, [sp, #8]
 800191e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001920:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001924:	6423      	str	r3, [r4, #64]	; 0x40
 8001926:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001928:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001930:	b009      	add	sp, #36	; 0x24
 8001932:	bd30      	pop	{r4, r5, pc}
 8001934:	40005400 	.word	0x40005400
 8001938:	40023800 	.word	0x40023800
 800193c:	40020400 	.word	0x40020400

08001940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001940:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	2230      	movs	r2, #48	; 0x30
{
 8001944:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001946:	eb0d 0002 	add.w	r0, sp, r2
 800194a:	2100      	movs	r1, #0
 800194c:	f000 fac2 	bl	8001ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001950:	2214      	movs	r2, #20
 8001952:	2100      	movs	r1, #0
 8001954:	a807      	add	r0, sp, #28
 8001956:	f000 fabd 	bl	8001ed4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800195a:	2100      	movs	r1, #0
 800195c:	2210      	movs	r2, #16
 800195e:	a803      	add	r0, sp, #12
 8001960:	f000 fab8 	bl	8001ed4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001964:	2500      	movs	r5, #0
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <SystemClock_Config+0xb0>)
 8001968:	9501      	str	r5, [sp, #4]
 800196a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800196c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
 8001972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001978:	9301      	str	r3, [sp, #4]
 800197a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <SystemClock_Config+0xb4>)
 800197e:	9502      	str	r5, [sp, #8]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198e:	9302      	str	r3, [sp, #8]
 8001990:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001992:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001996:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001998:	2301      	movs	r3, #1
 800199a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800199c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019a0:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019a2:	2308      	movs	r3, #8
 80019a4:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019a6:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019aa:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80019ac:	2605      	movs	r6, #5
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019ae:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b0:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019b2:	2304      	movs	r3, #4
 80019b4:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80019b6:	960c      	str	r6, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b8:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ba:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019bc:	f7ff f9f4 	bl	8000da8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c0:	230f      	movs	r3, #15
 80019c2:	9307      	str	r3, [sp, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019c8:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019ca:	4631      	mov	r1, r6
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019d0:	a807      	add	r0, sp, #28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019d2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019d4:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d6:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019d8:	f7ff fbba 	bl	8001150 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80019dc:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019e0:	a803      	add	r0, sp, #12
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019e2:	9403      	str	r4, [sp, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80019e4:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019e6:	f7ff fc5f 	bl	80012a8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80019ea:	b018      	add	sp, #96	; 0x60
 80019ec:	bd70      	pop	{r4, r5, r6, pc}
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40007000 	.word	0x40007000

080019f8 <main>:
{
 80019f8:	b500      	push	{lr}
 80019fa:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 80019fc:	f7fe fde4 	bl	80005c8 <HAL_Init>
  SystemClock_Config();
 8001a00:	f7ff ff9e 	bl	8001940 <SystemClock_Config>
  MX_GPIO_Init();
 8001a04:	f7ff fef0 	bl	80017e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a08:	f7ff ff42 	bl	8001890 <MX_I2C1_Init>
  MX_RTC_Init();
 8001a0c:	f000 f846 	bl	8001a9c <MX_RTC_Init>
  OLED_Init();
 8001a10:	f000 f916 	bl	8001c40 <OLED_Init>
  OLED_CLS();
 8001a14:	f000 f999 	bl	8001d4a <OLED_CLS>
  OLED_ShowStr(1,0,(uint8_t *)"Designed by Joe_joe",1);
 8001a18:	2301      	movs	r3, #1
 8001a1a:	4a19      	ldr	r2, [pc, #100]	; (8001a80 <main+0x88>)
	  HAL_RTC_GetTime(&hrtc,&stimestructure,RTC_FORMAT_BIN);
 8001a1c:	4d19      	ldr	r5, [pc, #100]	; (8001a84 <main+0x8c>)
 8001a1e:	4e1a      	ldr	r6, [pc, #104]	; (8001a88 <main+0x90>)
  OLED_ShowStr(1,0,(uint8_t *)"Designed by Joe_joe",1);
 8001a20:	2100      	movs	r1, #0
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 f994 	bl	8001d50 <OLED_ShowStr>
	  HAL_RTC_GetTime(&hrtc,&stimestructure,RTC_FORMAT_BIN);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	4916      	ldr	r1, [pc, #88]	; (8001a84 <main+0x8c>)
	  HAL_RTC_GetDate(&hrtc,&sdatestructure,RTC_FORMAT_BIN);
 8001a2c:	4c17      	ldr	r4, [pc, #92]	; (8001a8c <main+0x94>)
	  HAL_RTC_GetTime(&hrtc,&stimestructure,RTC_FORMAT_BIN);
 8001a2e:	4630      	mov	r0, r6
 8001a30:	f7ff fe36 	bl	80016a0 <HAL_RTC_GetTime>
	  sprintf((char*)tbuf,"Time:%02d:%02d:%02d",stimestructure.Hours,stimestructure.Minutes,stimestructure.Seconds);
 8001a34:	78a9      	ldrb	r1, [r5, #2]
 8001a36:	786b      	ldrb	r3, [r5, #1]
 8001a38:	782a      	ldrb	r2, [r5, #0]
 8001a3a:	9100      	str	r1, [sp, #0]
 8001a3c:	a802      	add	r0, sp, #8
 8001a3e:	4914      	ldr	r1, [pc, #80]	; (8001a90 <main+0x98>)
 8001a40:	f000 fa50 	bl	8001ee4 <siprintf>
	  OLED_ShowStr(1,1,tbuf,1);
 8001a44:	2301      	movs	r3, #1
 8001a46:	4619      	mov	r1, r3
 8001a48:	4618      	mov	r0, r3
 8001a4a:	aa02      	add	r2, sp, #8
 8001a4c:	f000 f980 	bl	8001d50 <OLED_ShowStr>
	  HAL_RTC_GetDate(&hrtc,&sdatestructure,RTC_FORMAT_BIN);
 8001a50:	4621      	mov	r1, r4
 8001a52:	2200      	movs	r2, #0
 8001a54:	4630      	mov	r0, r6
 8001a56:	f7ff fe4b 	bl	80016f0 <HAL_RTC_GetDate>
	  sprintf((char*)tbuf,"Date:20%02d-%02d-%02d",sdatestructure.Year,sdatestructure.Month,sdatestructure.Date);
 8001a5a:	78a1      	ldrb	r1, [r4, #2]
 8001a5c:	7863      	ldrb	r3, [r4, #1]
 8001a5e:	78e2      	ldrb	r2, [r4, #3]
 8001a60:	9100      	str	r1, [sp, #0]
 8001a62:	a802      	add	r0, sp, #8
 8001a64:	490b      	ldr	r1, [pc, #44]	; (8001a94 <main+0x9c>)
 8001a66:	f000 fa3d 	bl	8001ee4 <siprintf>
	  OLED_ShowStr(1,2,tbuf,1);
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	aa02      	add	r2, sp, #8
 8001a70:	2102      	movs	r1, #2
 8001a72:	f000 f96d 	bl	8001d50 <OLED_ShowStr>
	  HAL_Delay(1000);
 8001a76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a7a:	f7fe fdd1 	bl	8000620 <HAL_Delay>
 8001a7e:	e7d3      	b.n	8001a28 <main+0x30>
 8001a80:	08002738 	.word	0x08002738
 8001a84:	200000f4 	.word	0x200000f4
 8001a88:	20000108 	.word	0x20000108
 8001a8c:	200000f0 	.word	0x200000f0
 8001a90:	0800274c 	.word	0x0800274c
 8001a94:	08002760 	.word	0x08002760

08001a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a98:	4770      	bx	lr
	...

08001a9c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001a9c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  RTC_TimeTypeDef sTime = {0};
 8001a9e:	2214      	movs	r2, #20
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	a801      	add	r0, sp, #4
 8001aa4:	f000 fa16 	bl	8001ed4 <memset>
  RTC_DateTypeDef sDate = {0};

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001aa8:	4822      	ldr	r0, [pc, #136]	; (8001b34 <MX_RTC_Init+0x98>)
 8001aaa:	4a23      	ldr	r2, [pc, #140]	; (8001b38 <MX_RTC_Init+0x9c>)
  RTC_DateTypeDef sDate = {0};
 8001aac:	2300      	movs	r3, #0
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001aae:	e880 000c 	stmia.w	r0, {r2, r3}
  hrtc.Init.AsynchPrediv = 127;
 8001ab2:	227f      	movs	r2, #127	; 0x7f
 8001ab4:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ab6:	22ff      	movs	r2, #255	; 0xff
  RTC_DateTypeDef sDate = {0};
 8001ab8:	9300      	str	r3, [sp, #0]
  hrtc.Init.SynchPrediv = 255;
 8001aba:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001abc:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001abe:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ac0:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ac2:	f7ff fcbb 	bl	800143c <HAL_RTC_Init>
 8001ac6:	b108      	cbz	r0, 8001acc <MX_RTC_Init+0x30>
  {
    Error_Handler();
 8001ac8:	f7ff ffe6 	bl	8001a98 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x20;
 8001acc:	2320      	movs	r3, #32
 8001ace:	f88d 3004 	strb.w	r3, [sp, #4]
  sTime.Minutes = 0x49;
 8001ad2:	2349      	movs	r3, #73	; 0x49
 8001ad4:	f88d 3005 	strb.w	r3, [sp, #5]
  sTime.Seconds = 0x10;
 8001ad8:	2310      	movs	r3, #16
 8001ada:	f88d 3006 	strb.w	r3, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ade:	2201      	movs	r2, #1
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ae0:	2300      	movs	r3, #0
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ae2:	a901      	add	r1, sp, #4
 8001ae4:	4813      	ldr	r0, [pc, #76]	; (8001b34 <MX_RTC_Init+0x98>)
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ae6:	9304      	str	r3, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ae8:	9305      	str	r3, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001aea:	f7ff fd00 	bl	80014ee <HAL_RTC_SetTime>
 8001aee:	b108      	cbz	r0, 8001af4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001af0:	f7ff ffd2 	bl	8001a98 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001af4:	2303      	movs	r3, #3
 8001af6:	f88d 3000 	strb.w	r3, [sp]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8001afa:	2302      	movs	r3, #2
 8001afc:	f88d 3001 	strb.w	r3, [sp, #1]
  sDate.Date = 0x19;
 8001b00:	2319      	movs	r3, #25
 8001b02:	f88d 3002 	strb.w	r3, [sp, #2]
  sDate.Year = 0x20;

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b06:	2201      	movs	r2, #1
  sDate.Year = 0x20;
 8001b08:	2320      	movs	r3, #32
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b0a:	4669      	mov	r1, sp
 8001b0c:	4809      	ldr	r0, [pc, #36]	; (8001b34 <MX_RTC_Init+0x98>)
  sDate.Year = 0x20;
 8001b0e:	f88d 3003 	strb.w	r3, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b12:	f7ff fd5c 	bl	80015ce <HAL_RTC_SetDate>
 8001b16:	b108      	cbz	r0, 8001b1c <MX_RTC_Init+0x80>
  {
    Error_Handler();
 8001b18:	f7ff ffbe 	bl	8001a98 <Error_Handler>
  }
  /** Enable the WakeUp 
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4611      	mov	r1, r2
 8001b20:	4804      	ldr	r0, [pc, #16]	; (8001b34 <MX_RTC_Init+0x98>)
 8001b22:	f7ff fe05 	bl	8001730 <HAL_RTCEx_SetWakeUpTimer>
 8001b26:	b108      	cbz	r0, 8001b2c <MX_RTC_Init+0x90>
  {
    Error_Handler();
 8001b28:	f7ff ffb6 	bl	8001a98 <Error_Handler>
  }

}
 8001b2c:	b007      	add	sp, #28
 8001b2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b32:	bf00      	nop
 8001b34:	20000108 	.word	0x20000108
 8001b38:	40002800 	.word	0x40002800

08001b3c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8001b3c:	6802      	ldr	r2, [r0, #0]
 8001b3e:	4b03      	ldr	r3, [pc, #12]	; (8001b4c <HAL_RTC_MspInit+0x10>)
 8001b40:	429a      	cmp	r2, r3
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b42:	bf02      	ittt	eq
 8001b44:	4b02      	ldreq	r3, [pc, #8]	; (8001b50 <HAL_RTC_MspInit+0x14>)
 8001b46:	2201      	moveq	r2, #1
 8001b48:	601a      	streq	r2, [r3, #0]
 8001b4a:	4770      	bx	lr
 8001b4c:	40002800 	.word	0x40002800
 8001b50:	42470e3c 	.word	0x42470e3c

08001b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b56:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <HAL_MspInit+0x34>)
 8001b58:	2100      	movs	r1, #0
 8001b5a:	9100      	str	r1, [sp, #0]
 8001b5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b62:	645a      	str	r2, [r3, #68]	; 0x44
 8001b64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b66:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001b6a:	9200      	str	r2, [sp, #0]
 8001b6c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	9101      	str	r1, [sp, #4]
 8001b70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b72:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b76:	641a      	str	r2, [r3, #64]	; 0x40
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b82:	b002      	add	sp, #8
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800

08001b8c <NMI_Handler>:
 8001b8c:	4770      	bx	lr

08001b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8e:	e7fe      	b.n	8001b8e <HardFault_Handler>

08001b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b90:	e7fe      	b.n	8001b90 <MemManage_Handler>

08001b92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b92:	e7fe      	b.n	8001b92 <BusFault_Handler>

08001b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b94:	e7fe      	b.n	8001b94 <UsageFault_Handler>

08001b96 <SVC_Handler>:
 8001b96:	4770      	bx	lr

08001b98 <DebugMon_Handler>:
 8001b98:	4770      	bx	lr

08001b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9a:	4770      	bx	lr

08001b9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b9c:	f7fe bd2e 	b.w	80005fc <HAL_IncTick>

08001ba0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001ba0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <_sbrk+0x2c>)
 8001ba4:	6819      	ldr	r1, [r3, #0]
{
 8001ba6:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001ba8:	b909      	cbnz	r1, 8001bae <_sbrk+0xe>
		heap_end = &end;
 8001baa:	4909      	ldr	r1, [pc, #36]	; (8001bd0 <_sbrk+0x30>)
 8001bac:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001bae:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001bb0:	4669      	mov	r1, sp
 8001bb2:	4402      	add	r2, r0
 8001bb4:	428a      	cmp	r2, r1
 8001bb6:	d906      	bls.n	8001bc6 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001bb8:	f000 f962 	bl	8001e80 <__errno>
 8001bbc:	230c      	movs	r3, #12
 8001bbe:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc4:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001bc6:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001bc8:	bd08      	pop	{r3, pc}
 8001bca:	bf00      	nop
 8001bcc:	2000008c 	.word	0x2000008c
 8001bd0:	2000012c 	.word	0x2000012c

08001bd4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bd4:	4b05      	ldr	r3, [pc, #20]	; (8001bec <SystemInit+0x18>)
 8001bd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001bda:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001bde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001be2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <WriteCmd>:
#include "oleds.h"
#include "ascii.h"
#include "main.h"
#include "stm32f4xx_hal.h"
void WriteCmd(unsigned char I2C_Command)//
 {
 8001bf0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001bf2:	aa06      	add	r2, sp, #24

		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,COM,I2C_MEMADD_SIZE_8BIT,&I2C_Command,1,100);
 8001bf4:	2364      	movs	r3, #100	; 0x64
 {
 8001bf6:	f802 0d01 	strb.w	r0, [r2, #-1]!
		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,COM,I2C_MEMADD_SIZE_8BIT,&I2C_Command,1,100);
 8001bfa:	9302      	str	r3, [sp, #8]
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001c02:	2178      	movs	r1, #120	; 0x78
 8001c04:	2200      	movs	r2, #0
 8001c06:	4803      	ldr	r0, [pc, #12]	; (8001c14 <WriteCmd+0x24>)
 8001c08:	f7ff f83e 	bl	8000c88 <HAL_I2C_Mem_Write>
	
 }
 8001c0c:	b007      	add	sp, #28
 8001c0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c12:	bf00      	nop
 8001c14:	2000009c 	.word	0x2000009c

08001c18 <WriteDat>:
		
void WriteDat(unsigned char I2C_Data)//
 
 {
 8001c18:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001c1a:	aa06      	add	r2, sp, #24

		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,DAT,I2C_MEMADD_SIZE_8BIT,&I2C_Data,1,100);
 8001c1c:	2364      	movs	r3, #100	; 0x64
 {
 8001c1e:	f802 0d01 	strb.w	r0, [r2, #-1]!
		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,DAT,I2C_MEMADD_SIZE_8BIT,&I2C_Data,1,100);
 8001c22:	9302      	str	r3, [sp, #8]
 8001c24:	2301      	movs	r3, #1
 8001c26:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001c2a:	2178      	movs	r1, #120	; 0x78
 8001c2c:	2240      	movs	r2, #64	; 0x40
 8001c2e:	4803      	ldr	r0, [pc, #12]	; (8001c3c <WriteDat+0x24>)
 8001c30:	f7ff f82a 	bl	8000c88 <HAL_I2C_Mem_Write>
	
  }
 8001c34:	b007      	add	sp, #28
 8001c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c3a:	bf00      	nop
 8001c3c:	2000009c 	.word	0x2000009c

08001c40 <OLED_Init>:
 
void OLED_Init(void)
{
 8001c40:	b508      	push	{r3, lr}
	HAL_Delay(100); //
 8001c42:	2064      	movs	r0, #100	; 0x64
 8001c44:	f7fe fcec 	bl	8000620 <HAL_Delay>
	
	WriteCmd(0xAE); //display off
 8001c48:	20ae      	movs	r0, #174	; 0xae
 8001c4a:	f7ff ffd1 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x20);	//Set Memory Addressing Mode	
 8001c4e:	2020      	movs	r0, #32
 8001c50:	f7ff ffce 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001c54:	2010      	movs	r0, #16
 8001c56:	f7ff ffcb 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 8001c5a:	20b0      	movs	r0, #176	; 0xb0
 8001c5c:	f7ff ffc8 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xc8);	//Set COM Output Scan Direction
 8001c60:	20c8      	movs	r0, #200	; 0xc8
 8001c62:	f7ff ffc5 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x00); //---set low column address
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff ffc2 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x10); //---set high column address
 8001c6c:	2010      	movs	r0, #16
 8001c6e:	f7ff ffbf 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x40); //--set start line address
 8001c72:	2040      	movs	r0, #64	; 0x40
 8001c74:	f7ff ffbc 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x81); //--set contrast control register
 8001c78:	2081      	movs	r0, #129	; 0x81
 8001c7a:	f7ff ffb9 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xff); // 0x00~0xff
 8001c7e:	20ff      	movs	r0, #255	; 0xff
 8001c80:	f7ff ffb6 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xa1); //--set segment re-map 0 to 127
 8001c84:	20a1      	movs	r0, #161	; 0xa1
 8001c86:	f7ff ffb3 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xa6); //--set normal display
 8001c8a:	20a6      	movs	r0, #166	; 0xa6
 8001c8c:	f7ff ffb0 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xa8); //--set multiplex ratio(1 to 64)
 8001c90:	20a8      	movs	r0, #168	; 0xa8
 8001c92:	f7ff ffad 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x3F); //
 8001c96:	203f      	movs	r0, #63	; 0x3f
 8001c98:	f7ff ffaa 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c9c:	20a4      	movs	r0, #164	; 0xa4
 8001c9e:	f7ff ffa7 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xd3); //-set display offset
 8001ca2:	20d3      	movs	r0, #211	; 0xd3
 8001ca4:	f7ff ffa4 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x00); //-not offset
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f7ff ffa1 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xd5); //--set display clock divide ratio/oscillator frequency
 8001cae:	20d5      	movs	r0, #213	; 0xd5
 8001cb0:	f7ff ff9e 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xf0); //--set divide ratio
 8001cb4:	20f0      	movs	r0, #240	; 0xf0
 8001cb6:	f7ff ff9b 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xd9); //--set pre-charge period
 8001cba:	20d9      	movs	r0, #217	; 0xd9
 8001cbc:	f7ff ff98 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x22); //
 8001cc0:	2022      	movs	r0, #34	; 0x22
 8001cc2:	f7ff ff95 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xda); //--set com pins hardware configuration
 8001cc6:	20da      	movs	r0, #218	; 0xda
 8001cc8:	f7ff ff92 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x12);
 8001ccc:	2012      	movs	r0, #18
 8001cce:	f7ff ff8f 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xdb); //--set vcomh
 8001cd2:	20db      	movs	r0, #219	; 0xdb
 8001cd4:	f7ff ff8c 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x20); //0x20,0.77xVcc
 8001cd8:	2020      	movs	r0, #32
 8001cda:	f7ff ff89 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x8d); //--set DC-DC enable
 8001cde:	208d      	movs	r0, #141	; 0x8d
 8001ce0:	f7ff ff86 	bl	8001bf0 <WriteCmd>
	WriteCmd(0x14); //
 8001ce4:	2014      	movs	r0, #20
 8001ce6:	f7ff ff83 	bl	8001bf0 <WriteCmd>
	WriteCmd(0xaf); //--turn on oled panel
 8001cea:	20af      	movs	r0, #175	; 0xaf
}
 8001cec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	WriteCmd(0xaf); //--turn on oled panel
 8001cf0:	f7ff bf7e 	b.w	8001bf0 <WriteCmd>

08001cf4 <OLED_SetPos>:

void OLED_SetPos(unsigned char x, unsigned char y) //
{ 
 8001cf4:	b510      	push	{r4, lr}
	WriteCmd(0xb0+y);
 8001cf6:	3950      	subs	r1, #80	; 0x50
{ 
 8001cf8:	4604      	mov	r4, r0
	WriteCmd(0xb0+y);
 8001cfa:	b2c8      	uxtb	r0, r1
 8001cfc:	f7ff ff78 	bl	8001bf0 <WriteCmd>
	WriteCmd(((x&0xf0)>>4)|0x10);
 8001d00:	0920      	lsrs	r0, r4, #4
 8001d02:	f040 0010 	orr.w	r0, r0, #16
 8001d06:	f7ff ff73 	bl	8001bf0 <WriteCmd>
	WriteCmd((x&0x0f)|0x01);
 8001d0a:	f004 000e 	and.w	r0, r4, #14
 8001d0e:	f040 0001 	orr.w	r0, r0, #1
}
 8001d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	WriteCmd((x&0x0f)|0x01);
 8001d16:	f7ff bf6b 	b.w	8001bf0 <WriteCmd>

08001d1a <OLED_Fill>:

void OLED_Fill(unsigned char fill_Data)//
{
 8001d1a:	b570      	push	{r4, r5, r6, lr}
 8001d1c:	4606      	mov	r6, r0
 8001d1e:	24b0      	movs	r4, #176	; 0xb0
	unsigned char m,n;
	for(m=0;m<8;m++)
	{
		WriteCmd(0xb0+m);		//page0-page1
 8001d20:	4620      	mov	r0, r4
 8001d22:	f7ff ff65 	bl	8001bf0 <WriteCmd>
		WriteCmd(0x00);		//low column start address
 8001d26:	2000      	movs	r0, #0
 8001d28:	f7ff ff62 	bl	8001bf0 <WriteCmd>
		WriteCmd(0x10);		//high column start address
 8001d2c:	2010      	movs	r0, #16
 8001d2e:	f7ff ff5f 	bl	8001bf0 <WriteCmd>
		for(n=0;n<128;n++)
 8001d32:	2581      	movs	r5, #129	; 0x81
 8001d34:	3d01      	subs	r5, #1
 8001d36:	d104      	bne.n	8001d42 <OLED_Fill+0x28>
 8001d38:	3401      	adds	r4, #1
 8001d3a:	b2e4      	uxtb	r4, r4
	for(m=0;m<8;m++)
 8001d3c:	2cb8      	cmp	r4, #184	; 0xb8
 8001d3e:	d1ef      	bne.n	8001d20 <OLED_Fill+0x6>
			{
				WriteDat(fill_Data);
			}
	}
}
 8001d40:	bd70      	pop	{r4, r5, r6, pc}
				WriteDat(fill_Data);
 8001d42:	4630      	mov	r0, r6
 8001d44:	f7ff ff68 	bl	8001c18 <WriteDat>
 8001d48:	e7f4      	b.n	8001d34 <OLED_Fill+0x1a>

08001d4a <OLED_CLS>:


void OLED_CLS(void)//
{
	OLED_Fill(0x00);
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	f7ff bfe5 	b.w	8001d1a <OLED_Fill>

08001d50 <OLED_ShowStr>:
// Parameters     : x,y -- (x:0~127, y:0~7); ch[] -- ; TextSize -- (1:6*8 ; 2:8*16)
// Description    : codetab.hASCII,6*88*16
void OLED_ShowStr(unsigned char x, unsigned char y, unsigned char ch[], unsigned char TextSize)
{
	unsigned char c = 0,i = 0,j = 0;
	switch(TextSize)
 8001d50:	2b01      	cmp	r3, #1
{
 8001d52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d56:	4604      	mov	r4, r0
 8001d58:	460d      	mov	r5, r1
 8001d5a:	4617      	mov	r7, r2
	switch(TextSize)
 8001d5c:	d00b      	beq.n	8001d76 <OLED_ShowStr+0x26>
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d107      	bne.n	8001d72 <OLED_ShowStr+0x22>
 8001d62:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8001e24 <OLED_ShowStr+0xd4>
 8001d66:	f04f 0800 	mov.w	r8, #0
				j++;
			}
		}break;
		case 2:
		{
			while(ch[j] != '\0')
 8001d6a:	fa5f f388 	uxtb.w	r3, r8
 8001d6e:	5cfe      	ldrb	r6, [r7, r3]
 8001d70:	bb56      	cbnz	r6, 8001dc8 <OLED_ShowStr+0x78>
 8001d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d76:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8001e28 <OLED_ShowStr+0xd8>
	switch(TextSize)
 8001d7a:	f04f 0900 	mov.w	r9, #0
			while(ch[j] != '\0')
 8001d7e:	fa5f f389 	uxtb.w	r3, r9
 8001d82:	5cfe      	ldrb	r6, [r7, r3]
 8001d84:	b90e      	cbnz	r6, 8001d8a <OLED_ShowStr+0x3a>
 8001d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if(x > 126)
 8001d8a:	2c7e      	cmp	r4, #126	; 0x7e
					y++;
 8001d8c:	bf82      	ittt	hi
 8001d8e:	3501      	addhi	r5, #1
 8001d90:	b2ed      	uxtbhi	r5, r5
					x = 0;
 8001d92:	2400      	movhi	r4, #0
				c = ch[j] - 32;
 8001d94:	3e20      	subs	r6, #32
				OLED_SetPos(x,y);
 8001d96:	4629      	mov	r1, r5
 8001d98:	4620      	mov	r0, r4
				c = ch[j] - 32;
 8001d9a:	b2f6      	uxtb	r6, r6
				OLED_SetPos(x,y);
 8001d9c:	f7ff ffaa 	bl	8001cf4 <OLED_SetPos>
 8001da0:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8001da4:	eb08 0646 	add.w	r6, r8, r6, lsl #1
 8001da8:	f04f 0a00 	mov.w	sl, #0
					WriteDat(F6x8[c][i]);
 8001dac:	f816 000a 	ldrb.w	r0, [r6, sl]
 8001db0:	f10a 0a01 	add.w	sl, sl, #1
 8001db4:	f7ff ff30 	bl	8001c18 <WriteDat>
				for(i=0;i<6;i++)
 8001db8:	f1ba 0f06 	cmp.w	sl, #6
 8001dbc:	d1f6      	bne.n	8001dac <OLED_ShowStr+0x5c>
				x += 6;
 8001dbe:	3406      	adds	r4, #6
 8001dc0:	b2e4      	uxtb	r4, r4
 8001dc2:	f109 0901 	add.w	r9, r9, #1
 8001dc6:	e7da      	b.n	8001d7e <OLED_ShowStr+0x2e>
			{
				c = ch[j] - 32;
				if(x > 120)
 8001dc8:	2c78      	cmp	r4, #120	; 0x78
				{
					x = 0;
					y++;
 8001dca:	bf82      	ittt	hi
 8001dcc:	3501      	addhi	r5, #1
 8001dce:	b2ed      	uxtbhi	r5, r5
					x = 0;
 8001dd0:	2400      	movhi	r4, #0
				}
				OLED_SetPos(x,y);
 8001dd2:	4629      	mov	r1, r5
 8001dd4:	4620      	mov	r0, r4
				c = ch[j] - 32;
 8001dd6:	3e20      	subs	r6, #32
				OLED_SetPos(x,y);
 8001dd8:	f7ff ff8c 	bl	8001cf4 <OLED_SetPos>
				c = ch[j] - 32;
 8001ddc:	b2f6      	uxtb	r6, r6
				for(i=0;i<8;i++)
					WriteDat(F8X16[c*16+i]);
 8001dde:	f04f 0a00 	mov.w	sl, #0
 8001de2:	eb09 1606 	add.w	r6, r9, r6, lsl #4
 8001de6:	f816 000a 	ldrb.w	r0, [r6, sl]
 8001dea:	f10a 0a01 	add.w	sl, sl, #1
 8001dee:	f7ff ff13 	bl	8001c18 <WriteDat>
				for(i=0;i<8;i++)
 8001df2:	f1ba 0f08 	cmp.w	sl, #8
 8001df6:	d1f6      	bne.n	8001de6 <OLED_ShowStr+0x96>
				OLED_SetPos(x,y+1);
 8001df8:	1c69      	adds	r1, r5, #1
 8001dfa:	b2c9      	uxtb	r1, r1
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	f7ff ff79 	bl	8001cf4 <OLED_SetPos>
 8001e02:	f04f 0a00 	mov.w	sl, #0
				for(i=0;i<8;i++)
					WriteDat(F8X16[c*16+i+8]);
 8001e06:	eb06 030a 	add.w	r3, r6, sl
 8001e0a:	f10a 0a01 	add.w	sl, sl, #1
 8001e0e:	7a18      	ldrb	r0, [r3, #8]
 8001e10:	f7ff ff02 	bl	8001c18 <WriteDat>
				for(i=0;i<8;i++)
 8001e14:	f1ba 0f08 	cmp.w	sl, #8
 8001e18:	d1f5      	bne.n	8001e06 <OLED_ShowStr+0xb6>
				x += 8;
 8001e1a:	3408      	adds	r4, #8
 8001e1c:	b2e4      	uxtb	r4, r4
 8001e1e:	f108 0801 	add.w	r8, r8, #1
 8001e22:	e7a2      	b.n	8001d6a <OLED_ShowStr+0x1a>
 8001e24:	080029b6 	.word	0x080029b6
 8001e28:	0800278e 	.word	0x0800278e

08001e2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e64 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e32:	e003      	b.n	8001e3c <LoopCopyDataInit>

08001e34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e34:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e3a:	3104      	adds	r1, #4

08001e3c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e3c:	480b      	ldr	r0, [pc, #44]	; (8001e6c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e44:	d3f6      	bcc.n	8001e34 <CopyDataInit>
  ldr  r2, =_sbss
 8001e46:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e48:	e002      	b.n	8001e50 <LoopFillZerobss>

08001e4a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e4a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e4c:	f842 3b04 	str.w	r3, [r2], #4

08001e50 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e50:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e54:	d3f9      	bcc.n	8001e4a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e56:	f7ff febd 	bl	8001bd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e5a:	f000 f817 	bl	8001e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e5e:	f7ff fdcb 	bl	80019f8 <main>
  bx  lr    
 8001e62:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e64:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001e68:	08002fec 	.word	0x08002fec
  ldr  r0, =_sdata
 8001e6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e70:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001e74:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001e78:	2000012c 	.word	0x2000012c

08001e7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e7c:	e7fe      	b.n	8001e7c <ADC_IRQHandler>
	...

08001e80 <__errno>:
 8001e80:	4b01      	ldr	r3, [pc, #4]	; (8001e88 <__errno+0x8>)
 8001e82:	6818      	ldr	r0, [r3, #0]
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	2000000c 	.word	0x2000000c

08001e8c <__libc_init_array>:
 8001e8c:	b570      	push	{r4, r5, r6, lr}
 8001e8e:	4e0d      	ldr	r6, [pc, #52]	; (8001ec4 <__libc_init_array+0x38>)
 8001e90:	4c0d      	ldr	r4, [pc, #52]	; (8001ec8 <__libc_init_array+0x3c>)
 8001e92:	1ba4      	subs	r4, r4, r6
 8001e94:	10a4      	asrs	r4, r4, #2
 8001e96:	2500      	movs	r5, #0
 8001e98:	42a5      	cmp	r5, r4
 8001e9a:	d109      	bne.n	8001eb0 <__libc_init_array+0x24>
 8001e9c:	4e0b      	ldr	r6, [pc, #44]	; (8001ecc <__libc_init_array+0x40>)
 8001e9e:	4c0c      	ldr	r4, [pc, #48]	; (8001ed0 <__libc_init_array+0x44>)
 8001ea0:	f000 fc3e 	bl	8002720 <_init>
 8001ea4:	1ba4      	subs	r4, r4, r6
 8001ea6:	10a4      	asrs	r4, r4, #2
 8001ea8:	2500      	movs	r5, #0
 8001eaa:	42a5      	cmp	r5, r4
 8001eac:	d105      	bne.n	8001eba <__libc_init_array+0x2e>
 8001eae:	bd70      	pop	{r4, r5, r6, pc}
 8001eb0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eb4:	4798      	blx	r3
 8001eb6:	3501      	adds	r5, #1
 8001eb8:	e7ee      	b.n	8001e98 <__libc_init_array+0xc>
 8001eba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ebe:	4798      	blx	r3
 8001ec0:	3501      	adds	r5, #1
 8001ec2:	e7f2      	b.n	8001eaa <__libc_init_array+0x1e>
 8001ec4:	08002fe4 	.word	0x08002fe4
 8001ec8:	08002fe4 	.word	0x08002fe4
 8001ecc:	08002fe4 	.word	0x08002fe4
 8001ed0:	08002fe8 	.word	0x08002fe8

08001ed4 <memset>:
 8001ed4:	4402      	add	r2, r0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d100      	bne.n	8001ede <memset+0xa>
 8001edc:	4770      	bx	lr
 8001ede:	f803 1b01 	strb.w	r1, [r3], #1
 8001ee2:	e7f9      	b.n	8001ed8 <memset+0x4>

08001ee4 <siprintf>:
 8001ee4:	b40e      	push	{r1, r2, r3}
 8001ee6:	b500      	push	{lr}
 8001ee8:	b09c      	sub	sp, #112	; 0x70
 8001eea:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001eee:	ab1d      	add	r3, sp, #116	; 0x74
 8001ef0:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001ef4:	9002      	str	r0, [sp, #8]
 8001ef6:	9006      	str	r0, [sp, #24]
 8001ef8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001efc:	480a      	ldr	r0, [pc, #40]	; (8001f28 <siprintf+0x44>)
 8001efe:	9104      	str	r1, [sp, #16]
 8001f00:	9107      	str	r1, [sp, #28]
 8001f02:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f0a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001f0e:	6800      	ldr	r0, [r0, #0]
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	a902      	add	r1, sp, #8
 8001f14:	f000 f866 	bl	8001fe4 <_svfiprintf_r>
 8001f18:	9b02      	ldr	r3, [sp, #8]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	b01c      	add	sp, #112	; 0x70
 8001f20:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f24:	b003      	add	sp, #12
 8001f26:	4770      	bx	lr
 8001f28:	2000000c 	.word	0x2000000c

08001f2c <__ssputs_r>:
 8001f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f30:	688e      	ldr	r6, [r1, #8]
 8001f32:	429e      	cmp	r6, r3
 8001f34:	4682      	mov	sl, r0
 8001f36:	460c      	mov	r4, r1
 8001f38:	4691      	mov	r9, r2
 8001f3a:	4698      	mov	r8, r3
 8001f3c:	d835      	bhi.n	8001faa <__ssputs_r+0x7e>
 8001f3e:	898a      	ldrh	r2, [r1, #12]
 8001f40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001f44:	d031      	beq.n	8001faa <__ssputs_r+0x7e>
 8001f46:	6825      	ldr	r5, [r4, #0]
 8001f48:	6909      	ldr	r1, [r1, #16]
 8001f4a:	1a6f      	subs	r7, r5, r1
 8001f4c:	6965      	ldr	r5, [r4, #20]
 8001f4e:	2302      	movs	r3, #2
 8001f50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001f54:	fb95 f5f3 	sdiv	r5, r5, r3
 8001f58:	f108 0301 	add.w	r3, r8, #1
 8001f5c:	443b      	add	r3, r7
 8001f5e:	429d      	cmp	r5, r3
 8001f60:	bf38      	it	cc
 8001f62:	461d      	movcc	r5, r3
 8001f64:	0553      	lsls	r3, r2, #21
 8001f66:	d531      	bpl.n	8001fcc <__ssputs_r+0xa0>
 8001f68:	4629      	mov	r1, r5
 8001f6a:	f000 fb39 	bl	80025e0 <_malloc_r>
 8001f6e:	4606      	mov	r6, r0
 8001f70:	b950      	cbnz	r0, 8001f88 <__ssputs_r+0x5c>
 8001f72:	230c      	movs	r3, #12
 8001f74:	f8ca 3000 	str.w	r3, [sl]
 8001f78:	89a3      	ldrh	r3, [r4, #12]
 8001f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f7e:	81a3      	strh	r3, [r4, #12]
 8001f80:	f04f 30ff 	mov.w	r0, #4294967295
 8001f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f88:	463a      	mov	r2, r7
 8001f8a:	6921      	ldr	r1, [r4, #16]
 8001f8c:	f000 fab4 	bl	80024f8 <memcpy>
 8001f90:	89a3      	ldrh	r3, [r4, #12]
 8001f92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f9a:	81a3      	strh	r3, [r4, #12]
 8001f9c:	6126      	str	r6, [r4, #16]
 8001f9e:	6165      	str	r5, [r4, #20]
 8001fa0:	443e      	add	r6, r7
 8001fa2:	1bed      	subs	r5, r5, r7
 8001fa4:	6026      	str	r6, [r4, #0]
 8001fa6:	60a5      	str	r5, [r4, #8]
 8001fa8:	4646      	mov	r6, r8
 8001faa:	4546      	cmp	r6, r8
 8001fac:	bf28      	it	cs
 8001fae:	4646      	movcs	r6, r8
 8001fb0:	4632      	mov	r2, r6
 8001fb2:	4649      	mov	r1, r9
 8001fb4:	6820      	ldr	r0, [r4, #0]
 8001fb6:	f000 faaa 	bl	800250e <memmove>
 8001fba:	68a3      	ldr	r3, [r4, #8]
 8001fbc:	1b9b      	subs	r3, r3, r6
 8001fbe:	60a3      	str	r3, [r4, #8]
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	441e      	add	r6, r3
 8001fc4:	6026      	str	r6, [r4, #0]
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fcc:	462a      	mov	r2, r5
 8001fce:	f000 fb65 	bl	800269c <_realloc_r>
 8001fd2:	4606      	mov	r6, r0
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	d1e1      	bne.n	8001f9c <__ssputs_r+0x70>
 8001fd8:	6921      	ldr	r1, [r4, #16]
 8001fda:	4650      	mov	r0, sl
 8001fdc:	f000 fab2 	bl	8002544 <_free_r>
 8001fe0:	e7c7      	b.n	8001f72 <__ssputs_r+0x46>
	...

08001fe4 <_svfiprintf_r>:
 8001fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fe8:	b09d      	sub	sp, #116	; 0x74
 8001fea:	4680      	mov	r8, r0
 8001fec:	9303      	str	r3, [sp, #12]
 8001fee:	898b      	ldrh	r3, [r1, #12]
 8001ff0:	061c      	lsls	r4, r3, #24
 8001ff2:	460d      	mov	r5, r1
 8001ff4:	4616      	mov	r6, r2
 8001ff6:	d50f      	bpl.n	8002018 <_svfiprintf_r+0x34>
 8001ff8:	690b      	ldr	r3, [r1, #16]
 8001ffa:	b96b      	cbnz	r3, 8002018 <_svfiprintf_r+0x34>
 8001ffc:	2140      	movs	r1, #64	; 0x40
 8001ffe:	f000 faef 	bl	80025e0 <_malloc_r>
 8002002:	6028      	str	r0, [r5, #0]
 8002004:	6128      	str	r0, [r5, #16]
 8002006:	b928      	cbnz	r0, 8002014 <_svfiprintf_r+0x30>
 8002008:	230c      	movs	r3, #12
 800200a:	f8c8 3000 	str.w	r3, [r8]
 800200e:	f04f 30ff 	mov.w	r0, #4294967295
 8002012:	e0c5      	b.n	80021a0 <_svfiprintf_r+0x1bc>
 8002014:	2340      	movs	r3, #64	; 0x40
 8002016:	616b      	str	r3, [r5, #20]
 8002018:	2300      	movs	r3, #0
 800201a:	9309      	str	r3, [sp, #36]	; 0x24
 800201c:	2320      	movs	r3, #32
 800201e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002022:	2330      	movs	r3, #48	; 0x30
 8002024:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002028:	f04f 0b01 	mov.w	fp, #1
 800202c:	4637      	mov	r7, r6
 800202e:	463c      	mov	r4, r7
 8002030:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002034:	2b00      	cmp	r3, #0
 8002036:	d13c      	bne.n	80020b2 <_svfiprintf_r+0xce>
 8002038:	ebb7 0a06 	subs.w	sl, r7, r6
 800203c:	d00b      	beq.n	8002056 <_svfiprintf_r+0x72>
 800203e:	4653      	mov	r3, sl
 8002040:	4632      	mov	r2, r6
 8002042:	4629      	mov	r1, r5
 8002044:	4640      	mov	r0, r8
 8002046:	f7ff ff71 	bl	8001f2c <__ssputs_r>
 800204a:	3001      	adds	r0, #1
 800204c:	f000 80a3 	beq.w	8002196 <_svfiprintf_r+0x1b2>
 8002050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002052:	4453      	add	r3, sl
 8002054:	9309      	str	r3, [sp, #36]	; 0x24
 8002056:	783b      	ldrb	r3, [r7, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 809c 	beq.w	8002196 <_svfiprintf_r+0x1b2>
 800205e:	2300      	movs	r3, #0
 8002060:	f04f 32ff 	mov.w	r2, #4294967295
 8002064:	9304      	str	r3, [sp, #16]
 8002066:	9307      	str	r3, [sp, #28]
 8002068:	9205      	str	r2, [sp, #20]
 800206a:	9306      	str	r3, [sp, #24]
 800206c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002070:	931a      	str	r3, [sp, #104]	; 0x68
 8002072:	2205      	movs	r2, #5
 8002074:	7821      	ldrb	r1, [r4, #0]
 8002076:	4850      	ldr	r0, [pc, #320]	; (80021b8 <_svfiprintf_r+0x1d4>)
 8002078:	f7fe f8aa 	bl	80001d0 <memchr>
 800207c:	1c67      	adds	r7, r4, #1
 800207e:	9b04      	ldr	r3, [sp, #16]
 8002080:	b9d8      	cbnz	r0, 80020ba <_svfiprintf_r+0xd6>
 8002082:	06d9      	lsls	r1, r3, #27
 8002084:	bf44      	itt	mi
 8002086:	2220      	movmi	r2, #32
 8002088:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800208c:	071a      	lsls	r2, r3, #28
 800208e:	bf44      	itt	mi
 8002090:	222b      	movmi	r2, #43	; 0x2b
 8002092:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002096:	7822      	ldrb	r2, [r4, #0]
 8002098:	2a2a      	cmp	r2, #42	; 0x2a
 800209a:	d016      	beq.n	80020ca <_svfiprintf_r+0xe6>
 800209c:	9a07      	ldr	r2, [sp, #28]
 800209e:	2100      	movs	r1, #0
 80020a0:	200a      	movs	r0, #10
 80020a2:	4627      	mov	r7, r4
 80020a4:	3401      	adds	r4, #1
 80020a6:	783b      	ldrb	r3, [r7, #0]
 80020a8:	3b30      	subs	r3, #48	; 0x30
 80020aa:	2b09      	cmp	r3, #9
 80020ac:	d951      	bls.n	8002152 <_svfiprintf_r+0x16e>
 80020ae:	b1c9      	cbz	r1, 80020e4 <_svfiprintf_r+0x100>
 80020b0:	e011      	b.n	80020d6 <_svfiprintf_r+0xf2>
 80020b2:	2b25      	cmp	r3, #37	; 0x25
 80020b4:	d0c0      	beq.n	8002038 <_svfiprintf_r+0x54>
 80020b6:	4627      	mov	r7, r4
 80020b8:	e7b9      	b.n	800202e <_svfiprintf_r+0x4a>
 80020ba:	4a3f      	ldr	r2, [pc, #252]	; (80021b8 <_svfiprintf_r+0x1d4>)
 80020bc:	1a80      	subs	r0, r0, r2
 80020be:	fa0b f000 	lsl.w	r0, fp, r0
 80020c2:	4318      	orrs	r0, r3
 80020c4:	9004      	str	r0, [sp, #16]
 80020c6:	463c      	mov	r4, r7
 80020c8:	e7d3      	b.n	8002072 <_svfiprintf_r+0x8e>
 80020ca:	9a03      	ldr	r2, [sp, #12]
 80020cc:	1d11      	adds	r1, r2, #4
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	9103      	str	r1, [sp, #12]
 80020d2:	2a00      	cmp	r2, #0
 80020d4:	db01      	blt.n	80020da <_svfiprintf_r+0xf6>
 80020d6:	9207      	str	r2, [sp, #28]
 80020d8:	e004      	b.n	80020e4 <_svfiprintf_r+0x100>
 80020da:	4252      	negs	r2, r2
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	9207      	str	r2, [sp, #28]
 80020e2:	9304      	str	r3, [sp, #16]
 80020e4:	783b      	ldrb	r3, [r7, #0]
 80020e6:	2b2e      	cmp	r3, #46	; 0x2e
 80020e8:	d10e      	bne.n	8002108 <_svfiprintf_r+0x124>
 80020ea:	787b      	ldrb	r3, [r7, #1]
 80020ec:	2b2a      	cmp	r3, #42	; 0x2a
 80020ee:	f107 0101 	add.w	r1, r7, #1
 80020f2:	d132      	bne.n	800215a <_svfiprintf_r+0x176>
 80020f4:	9b03      	ldr	r3, [sp, #12]
 80020f6:	1d1a      	adds	r2, r3, #4
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	9203      	str	r2, [sp, #12]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	bfb8      	it	lt
 8002100:	f04f 33ff 	movlt.w	r3, #4294967295
 8002104:	3702      	adds	r7, #2
 8002106:	9305      	str	r3, [sp, #20]
 8002108:	4c2c      	ldr	r4, [pc, #176]	; (80021bc <_svfiprintf_r+0x1d8>)
 800210a:	7839      	ldrb	r1, [r7, #0]
 800210c:	2203      	movs	r2, #3
 800210e:	4620      	mov	r0, r4
 8002110:	f7fe f85e 	bl	80001d0 <memchr>
 8002114:	b138      	cbz	r0, 8002126 <_svfiprintf_r+0x142>
 8002116:	2340      	movs	r3, #64	; 0x40
 8002118:	1b00      	subs	r0, r0, r4
 800211a:	fa03 f000 	lsl.w	r0, r3, r0
 800211e:	9b04      	ldr	r3, [sp, #16]
 8002120:	4303      	orrs	r3, r0
 8002122:	9304      	str	r3, [sp, #16]
 8002124:	3701      	adds	r7, #1
 8002126:	7839      	ldrb	r1, [r7, #0]
 8002128:	4825      	ldr	r0, [pc, #148]	; (80021c0 <_svfiprintf_r+0x1dc>)
 800212a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800212e:	2206      	movs	r2, #6
 8002130:	1c7e      	adds	r6, r7, #1
 8002132:	f7fe f84d 	bl	80001d0 <memchr>
 8002136:	2800      	cmp	r0, #0
 8002138:	d035      	beq.n	80021a6 <_svfiprintf_r+0x1c2>
 800213a:	4b22      	ldr	r3, [pc, #136]	; (80021c4 <_svfiprintf_r+0x1e0>)
 800213c:	b9fb      	cbnz	r3, 800217e <_svfiprintf_r+0x19a>
 800213e:	9b03      	ldr	r3, [sp, #12]
 8002140:	3307      	adds	r3, #7
 8002142:	f023 0307 	bic.w	r3, r3, #7
 8002146:	3308      	adds	r3, #8
 8002148:	9303      	str	r3, [sp, #12]
 800214a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800214c:	444b      	add	r3, r9
 800214e:	9309      	str	r3, [sp, #36]	; 0x24
 8002150:	e76c      	b.n	800202c <_svfiprintf_r+0x48>
 8002152:	fb00 3202 	mla	r2, r0, r2, r3
 8002156:	2101      	movs	r1, #1
 8002158:	e7a3      	b.n	80020a2 <_svfiprintf_r+0xbe>
 800215a:	2300      	movs	r3, #0
 800215c:	9305      	str	r3, [sp, #20]
 800215e:	4618      	mov	r0, r3
 8002160:	240a      	movs	r4, #10
 8002162:	460f      	mov	r7, r1
 8002164:	3101      	adds	r1, #1
 8002166:	783a      	ldrb	r2, [r7, #0]
 8002168:	3a30      	subs	r2, #48	; 0x30
 800216a:	2a09      	cmp	r2, #9
 800216c:	d903      	bls.n	8002176 <_svfiprintf_r+0x192>
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0ca      	beq.n	8002108 <_svfiprintf_r+0x124>
 8002172:	9005      	str	r0, [sp, #20]
 8002174:	e7c8      	b.n	8002108 <_svfiprintf_r+0x124>
 8002176:	fb04 2000 	mla	r0, r4, r0, r2
 800217a:	2301      	movs	r3, #1
 800217c:	e7f1      	b.n	8002162 <_svfiprintf_r+0x17e>
 800217e:	ab03      	add	r3, sp, #12
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	462a      	mov	r2, r5
 8002184:	4b10      	ldr	r3, [pc, #64]	; (80021c8 <_svfiprintf_r+0x1e4>)
 8002186:	a904      	add	r1, sp, #16
 8002188:	4640      	mov	r0, r8
 800218a:	f3af 8000 	nop.w
 800218e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002192:	4681      	mov	r9, r0
 8002194:	d1d9      	bne.n	800214a <_svfiprintf_r+0x166>
 8002196:	89ab      	ldrh	r3, [r5, #12]
 8002198:	065b      	lsls	r3, r3, #25
 800219a:	f53f af38 	bmi.w	800200e <_svfiprintf_r+0x2a>
 800219e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80021a0:	b01d      	add	sp, #116	; 0x74
 80021a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021a6:	ab03      	add	r3, sp, #12
 80021a8:	9300      	str	r3, [sp, #0]
 80021aa:	462a      	mov	r2, r5
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <_svfiprintf_r+0x1e4>)
 80021ae:	a904      	add	r1, sp, #16
 80021b0:	4640      	mov	r0, r8
 80021b2:	f000 f881 	bl	80022b8 <_printf_i>
 80021b6:	e7ea      	b.n	800218e <_svfiprintf_r+0x1aa>
 80021b8:	08002fa6 	.word	0x08002fa6
 80021bc:	08002fac 	.word	0x08002fac
 80021c0:	08002fb0 	.word	0x08002fb0
 80021c4:	00000000 	.word	0x00000000
 80021c8:	08001f2d 	.word	0x08001f2d

080021cc <_printf_common>:
 80021cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021d0:	4691      	mov	r9, r2
 80021d2:	461f      	mov	r7, r3
 80021d4:	688a      	ldr	r2, [r1, #8]
 80021d6:	690b      	ldr	r3, [r1, #16]
 80021d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80021dc:	4293      	cmp	r3, r2
 80021de:	bfb8      	it	lt
 80021e0:	4613      	movlt	r3, r2
 80021e2:	f8c9 3000 	str.w	r3, [r9]
 80021e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80021ea:	4606      	mov	r6, r0
 80021ec:	460c      	mov	r4, r1
 80021ee:	b112      	cbz	r2, 80021f6 <_printf_common+0x2a>
 80021f0:	3301      	adds	r3, #1
 80021f2:	f8c9 3000 	str.w	r3, [r9]
 80021f6:	6823      	ldr	r3, [r4, #0]
 80021f8:	0699      	lsls	r1, r3, #26
 80021fa:	bf42      	ittt	mi
 80021fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002200:	3302      	addmi	r3, #2
 8002202:	f8c9 3000 	strmi.w	r3, [r9]
 8002206:	6825      	ldr	r5, [r4, #0]
 8002208:	f015 0506 	ands.w	r5, r5, #6
 800220c:	d107      	bne.n	800221e <_printf_common+0x52>
 800220e:	f104 0a19 	add.w	sl, r4, #25
 8002212:	68e3      	ldr	r3, [r4, #12]
 8002214:	f8d9 2000 	ldr.w	r2, [r9]
 8002218:	1a9b      	subs	r3, r3, r2
 800221a:	429d      	cmp	r5, r3
 800221c:	db29      	blt.n	8002272 <_printf_common+0xa6>
 800221e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002222:	6822      	ldr	r2, [r4, #0]
 8002224:	3300      	adds	r3, #0
 8002226:	bf18      	it	ne
 8002228:	2301      	movne	r3, #1
 800222a:	0692      	lsls	r2, r2, #26
 800222c:	d42e      	bmi.n	800228c <_printf_common+0xc0>
 800222e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002232:	4639      	mov	r1, r7
 8002234:	4630      	mov	r0, r6
 8002236:	47c0      	blx	r8
 8002238:	3001      	adds	r0, #1
 800223a:	d021      	beq.n	8002280 <_printf_common+0xb4>
 800223c:	6823      	ldr	r3, [r4, #0]
 800223e:	68e5      	ldr	r5, [r4, #12]
 8002240:	f8d9 2000 	ldr.w	r2, [r9]
 8002244:	f003 0306 	and.w	r3, r3, #6
 8002248:	2b04      	cmp	r3, #4
 800224a:	bf08      	it	eq
 800224c:	1aad      	subeq	r5, r5, r2
 800224e:	68a3      	ldr	r3, [r4, #8]
 8002250:	6922      	ldr	r2, [r4, #16]
 8002252:	bf0c      	ite	eq
 8002254:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002258:	2500      	movne	r5, #0
 800225a:	4293      	cmp	r3, r2
 800225c:	bfc4      	itt	gt
 800225e:	1a9b      	subgt	r3, r3, r2
 8002260:	18ed      	addgt	r5, r5, r3
 8002262:	f04f 0900 	mov.w	r9, #0
 8002266:	341a      	adds	r4, #26
 8002268:	454d      	cmp	r5, r9
 800226a:	d11b      	bne.n	80022a4 <_printf_common+0xd8>
 800226c:	2000      	movs	r0, #0
 800226e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002272:	2301      	movs	r3, #1
 8002274:	4652      	mov	r2, sl
 8002276:	4639      	mov	r1, r7
 8002278:	4630      	mov	r0, r6
 800227a:	47c0      	blx	r8
 800227c:	3001      	adds	r0, #1
 800227e:	d103      	bne.n	8002288 <_printf_common+0xbc>
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002288:	3501      	adds	r5, #1
 800228a:	e7c2      	b.n	8002212 <_printf_common+0x46>
 800228c:	18e1      	adds	r1, r4, r3
 800228e:	1c5a      	adds	r2, r3, #1
 8002290:	2030      	movs	r0, #48	; 0x30
 8002292:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002296:	4422      	add	r2, r4
 8002298:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800229c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80022a0:	3302      	adds	r3, #2
 80022a2:	e7c4      	b.n	800222e <_printf_common+0x62>
 80022a4:	2301      	movs	r3, #1
 80022a6:	4622      	mov	r2, r4
 80022a8:	4639      	mov	r1, r7
 80022aa:	4630      	mov	r0, r6
 80022ac:	47c0      	blx	r8
 80022ae:	3001      	adds	r0, #1
 80022b0:	d0e6      	beq.n	8002280 <_printf_common+0xb4>
 80022b2:	f109 0901 	add.w	r9, r9, #1
 80022b6:	e7d7      	b.n	8002268 <_printf_common+0x9c>

080022b8 <_printf_i>:
 80022b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80022bc:	4617      	mov	r7, r2
 80022be:	7e0a      	ldrb	r2, [r1, #24]
 80022c0:	b085      	sub	sp, #20
 80022c2:	2a6e      	cmp	r2, #110	; 0x6e
 80022c4:	4698      	mov	r8, r3
 80022c6:	4606      	mov	r6, r0
 80022c8:	460c      	mov	r4, r1
 80022ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80022cc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80022d0:	f000 80bc 	beq.w	800244c <_printf_i+0x194>
 80022d4:	d81a      	bhi.n	800230c <_printf_i+0x54>
 80022d6:	2a63      	cmp	r2, #99	; 0x63
 80022d8:	d02e      	beq.n	8002338 <_printf_i+0x80>
 80022da:	d80a      	bhi.n	80022f2 <_printf_i+0x3a>
 80022dc:	2a00      	cmp	r2, #0
 80022de:	f000 80c8 	beq.w	8002472 <_printf_i+0x1ba>
 80022e2:	2a58      	cmp	r2, #88	; 0x58
 80022e4:	f000 808a 	beq.w	80023fc <_printf_i+0x144>
 80022e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80022ec:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80022f0:	e02a      	b.n	8002348 <_printf_i+0x90>
 80022f2:	2a64      	cmp	r2, #100	; 0x64
 80022f4:	d001      	beq.n	80022fa <_printf_i+0x42>
 80022f6:	2a69      	cmp	r2, #105	; 0x69
 80022f8:	d1f6      	bne.n	80022e8 <_printf_i+0x30>
 80022fa:	6821      	ldr	r1, [r4, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002302:	d023      	beq.n	800234c <_printf_i+0x94>
 8002304:	1d11      	adds	r1, r2, #4
 8002306:	6019      	str	r1, [r3, #0]
 8002308:	6813      	ldr	r3, [r2, #0]
 800230a:	e027      	b.n	800235c <_printf_i+0xa4>
 800230c:	2a73      	cmp	r2, #115	; 0x73
 800230e:	f000 80b4 	beq.w	800247a <_printf_i+0x1c2>
 8002312:	d808      	bhi.n	8002326 <_printf_i+0x6e>
 8002314:	2a6f      	cmp	r2, #111	; 0x6f
 8002316:	d02a      	beq.n	800236e <_printf_i+0xb6>
 8002318:	2a70      	cmp	r2, #112	; 0x70
 800231a:	d1e5      	bne.n	80022e8 <_printf_i+0x30>
 800231c:	680a      	ldr	r2, [r1, #0]
 800231e:	f042 0220 	orr.w	r2, r2, #32
 8002322:	600a      	str	r2, [r1, #0]
 8002324:	e003      	b.n	800232e <_printf_i+0x76>
 8002326:	2a75      	cmp	r2, #117	; 0x75
 8002328:	d021      	beq.n	800236e <_printf_i+0xb6>
 800232a:	2a78      	cmp	r2, #120	; 0x78
 800232c:	d1dc      	bne.n	80022e8 <_printf_i+0x30>
 800232e:	2278      	movs	r2, #120	; 0x78
 8002330:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002334:	496e      	ldr	r1, [pc, #440]	; (80024f0 <_printf_i+0x238>)
 8002336:	e064      	b.n	8002402 <_printf_i+0x14a>
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800233e:	1d11      	adds	r1, r2, #4
 8002340:	6019      	str	r1, [r3, #0]
 8002342:	6813      	ldr	r3, [r2, #0]
 8002344:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002348:	2301      	movs	r3, #1
 800234a:	e0a3      	b.n	8002494 <_printf_i+0x1dc>
 800234c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002350:	f102 0104 	add.w	r1, r2, #4
 8002354:	6019      	str	r1, [r3, #0]
 8002356:	d0d7      	beq.n	8002308 <_printf_i+0x50>
 8002358:	f9b2 3000 	ldrsh.w	r3, [r2]
 800235c:	2b00      	cmp	r3, #0
 800235e:	da03      	bge.n	8002368 <_printf_i+0xb0>
 8002360:	222d      	movs	r2, #45	; 0x2d
 8002362:	425b      	negs	r3, r3
 8002364:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002368:	4962      	ldr	r1, [pc, #392]	; (80024f4 <_printf_i+0x23c>)
 800236a:	220a      	movs	r2, #10
 800236c:	e017      	b.n	800239e <_printf_i+0xe6>
 800236e:	6820      	ldr	r0, [r4, #0]
 8002370:	6819      	ldr	r1, [r3, #0]
 8002372:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002376:	d003      	beq.n	8002380 <_printf_i+0xc8>
 8002378:	1d08      	adds	r0, r1, #4
 800237a:	6018      	str	r0, [r3, #0]
 800237c:	680b      	ldr	r3, [r1, #0]
 800237e:	e006      	b.n	800238e <_printf_i+0xd6>
 8002380:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002384:	f101 0004 	add.w	r0, r1, #4
 8002388:	6018      	str	r0, [r3, #0]
 800238a:	d0f7      	beq.n	800237c <_printf_i+0xc4>
 800238c:	880b      	ldrh	r3, [r1, #0]
 800238e:	4959      	ldr	r1, [pc, #356]	; (80024f4 <_printf_i+0x23c>)
 8002390:	2a6f      	cmp	r2, #111	; 0x6f
 8002392:	bf14      	ite	ne
 8002394:	220a      	movne	r2, #10
 8002396:	2208      	moveq	r2, #8
 8002398:	2000      	movs	r0, #0
 800239a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800239e:	6865      	ldr	r5, [r4, #4]
 80023a0:	60a5      	str	r5, [r4, #8]
 80023a2:	2d00      	cmp	r5, #0
 80023a4:	f2c0 809c 	blt.w	80024e0 <_printf_i+0x228>
 80023a8:	6820      	ldr	r0, [r4, #0]
 80023aa:	f020 0004 	bic.w	r0, r0, #4
 80023ae:	6020      	str	r0, [r4, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d13f      	bne.n	8002434 <_printf_i+0x17c>
 80023b4:	2d00      	cmp	r5, #0
 80023b6:	f040 8095 	bne.w	80024e4 <_printf_i+0x22c>
 80023ba:	4675      	mov	r5, lr
 80023bc:	2a08      	cmp	r2, #8
 80023be:	d10b      	bne.n	80023d8 <_printf_i+0x120>
 80023c0:	6823      	ldr	r3, [r4, #0]
 80023c2:	07da      	lsls	r2, r3, #31
 80023c4:	d508      	bpl.n	80023d8 <_printf_i+0x120>
 80023c6:	6923      	ldr	r3, [r4, #16]
 80023c8:	6862      	ldr	r2, [r4, #4]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	bfde      	ittt	le
 80023ce:	2330      	movle	r3, #48	; 0x30
 80023d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80023d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80023d8:	ebae 0305 	sub.w	r3, lr, r5
 80023dc:	6123      	str	r3, [r4, #16]
 80023de:	f8cd 8000 	str.w	r8, [sp]
 80023e2:	463b      	mov	r3, r7
 80023e4:	aa03      	add	r2, sp, #12
 80023e6:	4621      	mov	r1, r4
 80023e8:	4630      	mov	r0, r6
 80023ea:	f7ff feef 	bl	80021cc <_printf_common>
 80023ee:	3001      	adds	r0, #1
 80023f0:	d155      	bne.n	800249e <_printf_i+0x1e6>
 80023f2:	f04f 30ff 	mov.w	r0, #4294967295
 80023f6:	b005      	add	sp, #20
 80023f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023fc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002400:	493c      	ldr	r1, [pc, #240]	; (80024f4 <_printf_i+0x23c>)
 8002402:	6822      	ldr	r2, [r4, #0]
 8002404:	6818      	ldr	r0, [r3, #0]
 8002406:	f012 0f80 	tst.w	r2, #128	; 0x80
 800240a:	f100 0504 	add.w	r5, r0, #4
 800240e:	601d      	str	r5, [r3, #0]
 8002410:	d001      	beq.n	8002416 <_printf_i+0x15e>
 8002412:	6803      	ldr	r3, [r0, #0]
 8002414:	e002      	b.n	800241c <_printf_i+0x164>
 8002416:	0655      	lsls	r5, r2, #25
 8002418:	d5fb      	bpl.n	8002412 <_printf_i+0x15a>
 800241a:	8803      	ldrh	r3, [r0, #0]
 800241c:	07d0      	lsls	r0, r2, #31
 800241e:	bf44      	itt	mi
 8002420:	f042 0220 	orrmi.w	r2, r2, #32
 8002424:	6022      	strmi	r2, [r4, #0]
 8002426:	b91b      	cbnz	r3, 8002430 <_printf_i+0x178>
 8002428:	6822      	ldr	r2, [r4, #0]
 800242a:	f022 0220 	bic.w	r2, r2, #32
 800242e:	6022      	str	r2, [r4, #0]
 8002430:	2210      	movs	r2, #16
 8002432:	e7b1      	b.n	8002398 <_printf_i+0xe0>
 8002434:	4675      	mov	r5, lr
 8002436:	fbb3 f0f2 	udiv	r0, r3, r2
 800243a:	fb02 3310 	mls	r3, r2, r0, r3
 800243e:	5ccb      	ldrb	r3, [r1, r3]
 8002440:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002444:	4603      	mov	r3, r0
 8002446:	2800      	cmp	r0, #0
 8002448:	d1f5      	bne.n	8002436 <_printf_i+0x17e>
 800244a:	e7b7      	b.n	80023bc <_printf_i+0x104>
 800244c:	6808      	ldr	r0, [r1, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	6949      	ldr	r1, [r1, #20]
 8002452:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002456:	d004      	beq.n	8002462 <_printf_i+0x1aa>
 8002458:	1d10      	adds	r0, r2, #4
 800245a:	6018      	str	r0, [r3, #0]
 800245c:	6813      	ldr	r3, [r2, #0]
 800245e:	6019      	str	r1, [r3, #0]
 8002460:	e007      	b.n	8002472 <_printf_i+0x1ba>
 8002462:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002466:	f102 0004 	add.w	r0, r2, #4
 800246a:	6018      	str	r0, [r3, #0]
 800246c:	6813      	ldr	r3, [r2, #0]
 800246e:	d0f6      	beq.n	800245e <_printf_i+0x1a6>
 8002470:	8019      	strh	r1, [r3, #0]
 8002472:	2300      	movs	r3, #0
 8002474:	6123      	str	r3, [r4, #16]
 8002476:	4675      	mov	r5, lr
 8002478:	e7b1      	b.n	80023de <_printf_i+0x126>
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	1d11      	adds	r1, r2, #4
 800247e:	6019      	str	r1, [r3, #0]
 8002480:	6815      	ldr	r5, [r2, #0]
 8002482:	6862      	ldr	r2, [r4, #4]
 8002484:	2100      	movs	r1, #0
 8002486:	4628      	mov	r0, r5
 8002488:	f7fd fea2 	bl	80001d0 <memchr>
 800248c:	b108      	cbz	r0, 8002492 <_printf_i+0x1da>
 800248e:	1b40      	subs	r0, r0, r5
 8002490:	6060      	str	r0, [r4, #4]
 8002492:	6863      	ldr	r3, [r4, #4]
 8002494:	6123      	str	r3, [r4, #16]
 8002496:	2300      	movs	r3, #0
 8002498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800249c:	e79f      	b.n	80023de <_printf_i+0x126>
 800249e:	6923      	ldr	r3, [r4, #16]
 80024a0:	462a      	mov	r2, r5
 80024a2:	4639      	mov	r1, r7
 80024a4:	4630      	mov	r0, r6
 80024a6:	47c0      	blx	r8
 80024a8:	3001      	adds	r0, #1
 80024aa:	d0a2      	beq.n	80023f2 <_printf_i+0x13a>
 80024ac:	6823      	ldr	r3, [r4, #0]
 80024ae:	079b      	lsls	r3, r3, #30
 80024b0:	d507      	bpl.n	80024c2 <_printf_i+0x20a>
 80024b2:	2500      	movs	r5, #0
 80024b4:	f104 0919 	add.w	r9, r4, #25
 80024b8:	68e3      	ldr	r3, [r4, #12]
 80024ba:	9a03      	ldr	r2, [sp, #12]
 80024bc:	1a9b      	subs	r3, r3, r2
 80024be:	429d      	cmp	r5, r3
 80024c0:	db05      	blt.n	80024ce <_printf_i+0x216>
 80024c2:	68e0      	ldr	r0, [r4, #12]
 80024c4:	9b03      	ldr	r3, [sp, #12]
 80024c6:	4298      	cmp	r0, r3
 80024c8:	bfb8      	it	lt
 80024ca:	4618      	movlt	r0, r3
 80024cc:	e793      	b.n	80023f6 <_printf_i+0x13e>
 80024ce:	2301      	movs	r3, #1
 80024d0:	464a      	mov	r2, r9
 80024d2:	4639      	mov	r1, r7
 80024d4:	4630      	mov	r0, r6
 80024d6:	47c0      	blx	r8
 80024d8:	3001      	adds	r0, #1
 80024da:	d08a      	beq.n	80023f2 <_printf_i+0x13a>
 80024dc:	3501      	adds	r5, #1
 80024de:	e7eb      	b.n	80024b8 <_printf_i+0x200>
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1a7      	bne.n	8002434 <_printf_i+0x17c>
 80024e4:	780b      	ldrb	r3, [r1, #0]
 80024e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80024ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024ee:	e765      	b.n	80023bc <_printf_i+0x104>
 80024f0:	08002fc8 	.word	0x08002fc8
 80024f4:	08002fb7 	.word	0x08002fb7

080024f8 <memcpy>:
 80024f8:	b510      	push	{r4, lr}
 80024fa:	1e43      	subs	r3, r0, #1
 80024fc:	440a      	add	r2, r1
 80024fe:	4291      	cmp	r1, r2
 8002500:	d100      	bne.n	8002504 <memcpy+0xc>
 8002502:	bd10      	pop	{r4, pc}
 8002504:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002508:	f803 4f01 	strb.w	r4, [r3, #1]!
 800250c:	e7f7      	b.n	80024fe <memcpy+0x6>

0800250e <memmove>:
 800250e:	4288      	cmp	r0, r1
 8002510:	b510      	push	{r4, lr}
 8002512:	eb01 0302 	add.w	r3, r1, r2
 8002516:	d803      	bhi.n	8002520 <memmove+0x12>
 8002518:	1e42      	subs	r2, r0, #1
 800251a:	4299      	cmp	r1, r3
 800251c:	d10c      	bne.n	8002538 <memmove+0x2a>
 800251e:	bd10      	pop	{r4, pc}
 8002520:	4298      	cmp	r0, r3
 8002522:	d2f9      	bcs.n	8002518 <memmove+0xa>
 8002524:	1881      	adds	r1, r0, r2
 8002526:	1ad2      	subs	r2, r2, r3
 8002528:	42d3      	cmn	r3, r2
 800252a:	d100      	bne.n	800252e <memmove+0x20>
 800252c:	bd10      	pop	{r4, pc}
 800252e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002532:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002536:	e7f7      	b.n	8002528 <memmove+0x1a>
 8002538:	f811 4b01 	ldrb.w	r4, [r1], #1
 800253c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002540:	e7eb      	b.n	800251a <memmove+0xc>
	...

08002544 <_free_r>:
 8002544:	b538      	push	{r3, r4, r5, lr}
 8002546:	4605      	mov	r5, r0
 8002548:	2900      	cmp	r1, #0
 800254a:	d045      	beq.n	80025d8 <_free_r+0x94>
 800254c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002550:	1f0c      	subs	r4, r1, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	bfb8      	it	lt
 8002556:	18e4      	addlt	r4, r4, r3
 8002558:	f000 f8d6 	bl	8002708 <__malloc_lock>
 800255c:	4a1f      	ldr	r2, [pc, #124]	; (80025dc <_free_r+0x98>)
 800255e:	6813      	ldr	r3, [r2, #0]
 8002560:	4610      	mov	r0, r2
 8002562:	b933      	cbnz	r3, 8002572 <_free_r+0x2e>
 8002564:	6063      	str	r3, [r4, #4]
 8002566:	6014      	str	r4, [r2, #0]
 8002568:	4628      	mov	r0, r5
 800256a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800256e:	f000 b8cc 	b.w	800270a <__malloc_unlock>
 8002572:	42a3      	cmp	r3, r4
 8002574:	d90c      	bls.n	8002590 <_free_r+0x4c>
 8002576:	6821      	ldr	r1, [r4, #0]
 8002578:	1862      	adds	r2, r4, r1
 800257a:	4293      	cmp	r3, r2
 800257c:	bf04      	itt	eq
 800257e:	681a      	ldreq	r2, [r3, #0]
 8002580:	685b      	ldreq	r3, [r3, #4]
 8002582:	6063      	str	r3, [r4, #4]
 8002584:	bf04      	itt	eq
 8002586:	1852      	addeq	r2, r2, r1
 8002588:	6022      	streq	r2, [r4, #0]
 800258a:	6004      	str	r4, [r0, #0]
 800258c:	e7ec      	b.n	8002568 <_free_r+0x24>
 800258e:	4613      	mov	r3, r2
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	b10a      	cbz	r2, 8002598 <_free_r+0x54>
 8002594:	42a2      	cmp	r2, r4
 8002596:	d9fa      	bls.n	800258e <_free_r+0x4a>
 8002598:	6819      	ldr	r1, [r3, #0]
 800259a:	1858      	adds	r0, r3, r1
 800259c:	42a0      	cmp	r0, r4
 800259e:	d10b      	bne.n	80025b8 <_free_r+0x74>
 80025a0:	6820      	ldr	r0, [r4, #0]
 80025a2:	4401      	add	r1, r0
 80025a4:	1858      	adds	r0, r3, r1
 80025a6:	4282      	cmp	r2, r0
 80025a8:	6019      	str	r1, [r3, #0]
 80025aa:	d1dd      	bne.n	8002568 <_free_r+0x24>
 80025ac:	6810      	ldr	r0, [r2, #0]
 80025ae:	6852      	ldr	r2, [r2, #4]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	4401      	add	r1, r0
 80025b4:	6019      	str	r1, [r3, #0]
 80025b6:	e7d7      	b.n	8002568 <_free_r+0x24>
 80025b8:	d902      	bls.n	80025c0 <_free_r+0x7c>
 80025ba:	230c      	movs	r3, #12
 80025bc:	602b      	str	r3, [r5, #0]
 80025be:	e7d3      	b.n	8002568 <_free_r+0x24>
 80025c0:	6820      	ldr	r0, [r4, #0]
 80025c2:	1821      	adds	r1, r4, r0
 80025c4:	428a      	cmp	r2, r1
 80025c6:	bf04      	itt	eq
 80025c8:	6811      	ldreq	r1, [r2, #0]
 80025ca:	6852      	ldreq	r2, [r2, #4]
 80025cc:	6062      	str	r2, [r4, #4]
 80025ce:	bf04      	itt	eq
 80025d0:	1809      	addeq	r1, r1, r0
 80025d2:	6021      	streq	r1, [r4, #0]
 80025d4:	605c      	str	r4, [r3, #4]
 80025d6:	e7c7      	b.n	8002568 <_free_r+0x24>
 80025d8:	bd38      	pop	{r3, r4, r5, pc}
 80025da:	bf00      	nop
 80025dc:	20000090 	.word	0x20000090

080025e0 <_malloc_r>:
 80025e0:	b570      	push	{r4, r5, r6, lr}
 80025e2:	1ccd      	adds	r5, r1, #3
 80025e4:	f025 0503 	bic.w	r5, r5, #3
 80025e8:	3508      	adds	r5, #8
 80025ea:	2d0c      	cmp	r5, #12
 80025ec:	bf38      	it	cc
 80025ee:	250c      	movcc	r5, #12
 80025f0:	2d00      	cmp	r5, #0
 80025f2:	4606      	mov	r6, r0
 80025f4:	db01      	blt.n	80025fa <_malloc_r+0x1a>
 80025f6:	42a9      	cmp	r1, r5
 80025f8:	d903      	bls.n	8002602 <_malloc_r+0x22>
 80025fa:	230c      	movs	r3, #12
 80025fc:	6033      	str	r3, [r6, #0]
 80025fe:	2000      	movs	r0, #0
 8002600:	bd70      	pop	{r4, r5, r6, pc}
 8002602:	f000 f881 	bl	8002708 <__malloc_lock>
 8002606:	4a23      	ldr	r2, [pc, #140]	; (8002694 <_malloc_r+0xb4>)
 8002608:	6814      	ldr	r4, [r2, #0]
 800260a:	4621      	mov	r1, r4
 800260c:	b991      	cbnz	r1, 8002634 <_malloc_r+0x54>
 800260e:	4c22      	ldr	r4, [pc, #136]	; (8002698 <_malloc_r+0xb8>)
 8002610:	6823      	ldr	r3, [r4, #0]
 8002612:	b91b      	cbnz	r3, 800261c <_malloc_r+0x3c>
 8002614:	4630      	mov	r0, r6
 8002616:	f000 f867 	bl	80026e8 <_sbrk_r>
 800261a:	6020      	str	r0, [r4, #0]
 800261c:	4629      	mov	r1, r5
 800261e:	4630      	mov	r0, r6
 8002620:	f000 f862 	bl	80026e8 <_sbrk_r>
 8002624:	1c43      	adds	r3, r0, #1
 8002626:	d126      	bne.n	8002676 <_malloc_r+0x96>
 8002628:	230c      	movs	r3, #12
 800262a:	6033      	str	r3, [r6, #0]
 800262c:	4630      	mov	r0, r6
 800262e:	f000 f86c 	bl	800270a <__malloc_unlock>
 8002632:	e7e4      	b.n	80025fe <_malloc_r+0x1e>
 8002634:	680b      	ldr	r3, [r1, #0]
 8002636:	1b5b      	subs	r3, r3, r5
 8002638:	d41a      	bmi.n	8002670 <_malloc_r+0x90>
 800263a:	2b0b      	cmp	r3, #11
 800263c:	d90f      	bls.n	800265e <_malloc_r+0x7e>
 800263e:	600b      	str	r3, [r1, #0]
 8002640:	50cd      	str	r5, [r1, r3]
 8002642:	18cc      	adds	r4, r1, r3
 8002644:	4630      	mov	r0, r6
 8002646:	f000 f860 	bl	800270a <__malloc_unlock>
 800264a:	f104 000b 	add.w	r0, r4, #11
 800264e:	1d23      	adds	r3, r4, #4
 8002650:	f020 0007 	bic.w	r0, r0, #7
 8002654:	1ac3      	subs	r3, r0, r3
 8002656:	d01b      	beq.n	8002690 <_malloc_r+0xb0>
 8002658:	425a      	negs	r2, r3
 800265a:	50e2      	str	r2, [r4, r3]
 800265c:	bd70      	pop	{r4, r5, r6, pc}
 800265e:	428c      	cmp	r4, r1
 8002660:	bf0d      	iteet	eq
 8002662:	6863      	ldreq	r3, [r4, #4]
 8002664:	684b      	ldrne	r3, [r1, #4]
 8002666:	6063      	strne	r3, [r4, #4]
 8002668:	6013      	streq	r3, [r2, #0]
 800266a:	bf18      	it	ne
 800266c:	460c      	movne	r4, r1
 800266e:	e7e9      	b.n	8002644 <_malloc_r+0x64>
 8002670:	460c      	mov	r4, r1
 8002672:	6849      	ldr	r1, [r1, #4]
 8002674:	e7ca      	b.n	800260c <_malloc_r+0x2c>
 8002676:	1cc4      	adds	r4, r0, #3
 8002678:	f024 0403 	bic.w	r4, r4, #3
 800267c:	42a0      	cmp	r0, r4
 800267e:	d005      	beq.n	800268c <_malloc_r+0xac>
 8002680:	1a21      	subs	r1, r4, r0
 8002682:	4630      	mov	r0, r6
 8002684:	f000 f830 	bl	80026e8 <_sbrk_r>
 8002688:	3001      	adds	r0, #1
 800268a:	d0cd      	beq.n	8002628 <_malloc_r+0x48>
 800268c:	6025      	str	r5, [r4, #0]
 800268e:	e7d9      	b.n	8002644 <_malloc_r+0x64>
 8002690:	bd70      	pop	{r4, r5, r6, pc}
 8002692:	bf00      	nop
 8002694:	20000090 	.word	0x20000090
 8002698:	20000094 	.word	0x20000094

0800269c <_realloc_r>:
 800269c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800269e:	4607      	mov	r7, r0
 80026a0:	4614      	mov	r4, r2
 80026a2:	460e      	mov	r6, r1
 80026a4:	b921      	cbnz	r1, 80026b0 <_realloc_r+0x14>
 80026a6:	4611      	mov	r1, r2
 80026a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80026ac:	f7ff bf98 	b.w	80025e0 <_malloc_r>
 80026b0:	b922      	cbnz	r2, 80026bc <_realloc_r+0x20>
 80026b2:	f7ff ff47 	bl	8002544 <_free_r>
 80026b6:	4625      	mov	r5, r4
 80026b8:	4628      	mov	r0, r5
 80026ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026bc:	f000 f826 	bl	800270c <_malloc_usable_size_r>
 80026c0:	4284      	cmp	r4, r0
 80026c2:	d90f      	bls.n	80026e4 <_realloc_r+0x48>
 80026c4:	4621      	mov	r1, r4
 80026c6:	4638      	mov	r0, r7
 80026c8:	f7ff ff8a 	bl	80025e0 <_malloc_r>
 80026cc:	4605      	mov	r5, r0
 80026ce:	2800      	cmp	r0, #0
 80026d0:	d0f2      	beq.n	80026b8 <_realloc_r+0x1c>
 80026d2:	4631      	mov	r1, r6
 80026d4:	4622      	mov	r2, r4
 80026d6:	f7ff ff0f 	bl	80024f8 <memcpy>
 80026da:	4631      	mov	r1, r6
 80026dc:	4638      	mov	r0, r7
 80026de:	f7ff ff31 	bl	8002544 <_free_r>
 80026e2:	e7e9      	b.n	80026b8 <_realloc_r+0x1c>
 80026e4:	4635      	mov	r5, r6
 80026e6:	e7e7      	b.n	80026b8 <_realloc_r+0x1c>

080026e8 <_sbrk_r>:
 80026e8:	b538      	push	{r3, r4, r5, lr}
 80026ea:	4c06      	ldr	r4, [pc, #24]	; (8002704 <_sbrk_r+0x1c>)
 80026ec:	2300      	movs	r3, #0
 80026ee:	4605      	mov	r5, r0
 80026f0:	4608      	mov	r0, r1
 80026f2:	6023      	str	r3, [r4, #0]
 80026f4:	f7ff fa54 	bl	8001ba0 <_sbrk>
 80026f8:	1c43      	adds	r3, r0, #1
 80026fa:	d102      	bne.n	8002702 <_sbrk_r+0x1a>
 80026fc:	6823      	ldr	r3, [r4, #0]
 80026fe:	b103      	cbz	r3, 8002702 <_sbrk_r+0x1a>
 8002700:	602b      	str	r3, [r5, #0]
 8002702:	bd38      	pop	{r3, r4, r5, pc}
 8002704:	20000128 	.word	0x20000128

08002708 <__malloc_lock>:
 8002708:	4770      	bx	lr

0800270a <__malloc_unlock>:
 800270a:	4770      	bx	lr

0800270c <_malloc_usable_size_r>:
 800270c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002710:	2800      	cmp	r0, #0
 8002712:	f1a0 0004 	sub.w	r0, r0, #4
 8002716:	bfbc      	itt	lt
 8002718:	580b      	ldrlt	r3, [r1, r0]
 800271a:	18c0      	addlt	r0, r0, r3
 800271c:	4770      	bx	lr
	...

08002720 <_init>:
 8002720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002722:	bf00      	nop
 8002724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002726:	bc08      	pop	{r3}
 8002728:	469e      	mov	lr, r3
 800272a:	4770      	bx	lr

0800272c <_fini>:
 800272c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272e:	bf00      	nop
 8002730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002732:	bc08      	pop	{r3}
 8002734:	469e      	mov	lr, r3
 8002736:	4770      	bx	lr
