Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
	Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
	Info: Processing started: Fri May  5 15:26:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Garage -c Garage
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file srcvhd/garage.vhd
	Info (12022): Found design unit 1: Garage-Automaton
	Info (12023): Found entity 1: Garage
Info (12127): Elaborating entity "garage" for the top level hierarchy
Warning (13024): Output pins are stuck at VCC or GND
	Warning (13410): Pin "LEDG[0]" is stuck at GND
	Warning (13410): Pin "LEDG[1]" is stuck at GND
	Warning (13410): Pin "LEDG[2]" is stuck at GND
	Warning (13410): Pin "LEDG[3]" is stuck at GND
	Warning (13410): Pin "seg_val_hex3[5]" is stuck at GND
	Warning (13410): Pin "seg_val_hex1[0]" is stuck at VCC
	Warning (13410): Pin "seg_val_hex1[4]" is stuck at GND
	Warning (13410): Pin "seg_val_hex1[5]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 135 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 12 input pins
	Info (21059): Implemented 43 output pins
	Info (21061): Implemented 80 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings
	Info: Peak virtual memory: 341 megabytes
	Info: Processing ended: Fri May  5 15:26:27 2017
	Info: Elapsed time: 00:00:05
	Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
	Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
	Info: Processing started: Fri May  5 15:26:28 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Garage -c Garage
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP2C20F484C7 for design "Garage"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device EP2C15AF484C7 is compatible
	Info (176445): Device EP2C35F484C7 is compatible
	Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
	Info (169125): Pin ~ASDO~ is reserved at location C4
	Info (169125): Pin ~nCSO~ is reserved at location C3
	Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 55 total pins
	Info (169086): Pin key_led not assigned to an exact location on the device
	Info (169086): Pin authentication_led not assigned to an exact location on the device
	Info (169086): Pin open_light not assigned to an exact location on the device
	Info (169086): Pin close_light not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Garage.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Equal3 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node process_8~0
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
	Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)
		Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
	Info (176214): Statistics of I/O banks
		Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available
		Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  8 pins available
		Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
		Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
		Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available
		Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  15 pins available
		Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available
		Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
	Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 43 output pins without output pin load capacitance assignment
	Info (306007): Pin "key_led" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "authentication_led" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "open_light" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "close_light" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info: Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings
	Info: Peak virtual memory: 400 megabytes
	Info: Processing ended: Fri May  5 15:26:37 2017
	Info: Elapsed time: 00:00:09
	Info: Total CPU time (on all processors): 00:00:05
Info: *******************************************************************
Info: Running Quartus II 32-bit Assembler
	Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
	Info: Processing started: Fri May  5 15:26:40 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Garage -c Garage
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
	Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
	Info: Processing started: Fri May  5 15:26:40 2017
Info: Command: quartus_sta Garage -c Garage
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Garage.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
	Info (332105): create_clock -period 1.000 -name clk clk
	Info (332105): create_clock -period 1.000 -name cnt[0] cnt[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (115031): Writing out detailed assembly data for power analysis
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.219
	Info (332119):     Slack End Point TNS Clock 
	Info (332119): ========= ============= =====================
	Info (332119):    -4.219      -102.739 clk 
	Info (332119):    -2.013       -12.862 cnt[0] 
Info (332146): Worst-case hold slack is -2.439
	Info (332119):     Slack End Point TNS Clock 
	Info (332119): ========= ============= =====================
	Info (332119):    -2.439       -25.637 clk 
	Info (332119):     0.445         0.000 cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
	Info (332119):     Slack End Point TNS Clock 
	Info (332119): ========= ============= =====================
	Info (332119):    -1.631       -33.403 clk 
	Info (332119):    -0.611       -13.442 cnt[0] 
Info (115030): Assembler is generating device programming files
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 43 output pins without output pin load capacitance assignment
	Info (306007): Pin "key_led" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "authentication_led" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "open_light" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "close_light" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
	Info (306007): Pin "seg_val_hex1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.011
	Info (332119):     Slack End Point TNS Clock 
	Info (332119): ========= ============= =====================
	Info (332119):    -1.011       -23.907 clk 
	Info (332119):    -0.147        -0.271 cnt[0] 
Info (332146): Worst-case hold slack is -1.287
	Info (332119):     Slack End Point TNS Clock 
	Info (332119): ========= ============= =====================
	Info (332119):    -1.287       -17.486 clk 
	Info (332119):     0.215         0.000 cnt[0] 
Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
	Info: Peak virtual memory: 324 megabytes
	Info: Processing ended: Fri May  5 15:26:42 2017
	Info: Elapsed time: 00:00:02
	Info: Total CPU time (on all processors): 00:00:02
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
	Info (332119):     Slack End Point TNS Clock 
	Info (332119): ========= ============= =====================
	Info (332119):    -1.380       -27.380 clk 
	Info (332119):    -0.500       -11.000 cnt[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
	Info: Peak virtual memory: 308 megabytes
	Info: Processing ended: Fri May  5 15:26:43 2017
	Info: Elapsed time: 00:00:03
	Info: Total CPU time (on all processors): 00:00:02
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info (293000): Quartus II Full Compilation was successful. 0 errors, 16 warnings
