Timing Analyzer report for jsq
Wed May 29 20:17:08 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.211 ns                                       ; enp   ; iq[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.443 ns                                       ; iq[1] ; rco   ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.921 ns                                       ; ent   ; rco   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.171 ns                                      ; ld_l  ; iq[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[0] ; iq[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[0] ; iq[1] ; clk        ; clk      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[1] ; iq[2] ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[0] ; iq[2] ; clk        ; clk      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[2] ; iq[2] ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[0] ; iq[0] ; clk        ; clk      ; None                        ; None                      ; 0.664 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; iq[1] ; iq[1] ; clk        ; clk      ; None                        ; None                      ; 0.648 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.211 ns   ; enp  ; iq[1] ; clk      ;
; N/A   ; None         ; 3.033 ns   ; ent  ; iq[1] ; clk      ;
; N/A   ; None         ; 2.962 ns   ; ent  ; iq[0] ; clk      ;
; N/A   ; None         ; 2.884 ns   ; enp  ; iq[2] ; clk      ;
; N/A   ; None         ; 2.836 ns   ; enp  ; iq[0] ; clk      ;
; N/A   ; None         ; 2.704 ns   ; ent  ; iq[2] ; clk      ;
; N/A   ; None         ; 2.625 ns   ; d[0] ; iq[0] ; clk      ;
; N/A   ; None         ; 2.481 ns   ; d[2] ; iq[2] ; clk      ;
; N/A   ; None         ; 2.407 ns   ; ld_l ; iq[2] ; clk      ;
; N/A   ; None         ; 2.382 ns   ; d[1] ; iq[1] ; clk      ;
; N/A   ; None         ; 2.286 ns   ; ld_l ; iq[1] ; clk      ;
; N/A   ; None         ; 2.281 ns   ; ld_l ; iq[0] ; clk      ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 7.443 ns   ; iq[1] ; rco  ; clk        ;
; N/A   ; None         ; 7.330 ns   ; iq[2] ; rco  ; clk        ;
; N/A   ; None         ; 7.261 ns   ; iq[0] ; rco  ; clk        ;
; N/A   ; None         ; 6.846 ns   ; iq[1] ; q[1] ; clk        ;
; N/A   ; None         ; 6.846 ns   ; iq[0] ; q[0] ; clk        ;
; N/A   ; None         ; 6.564 ns   ; iq[2] ; q[2] ; clk        ;
+-------+--------------+------------+-------+------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 8.921 ns        ; ent  ; rco ;
+-------+-------------------+-----------------+------+-----+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.171 ns ; ld_l ; iq[0] ; clk      ;
; N/A           ; None        ; -2.176 ns ; ld_l ; iq[1] ; clk      ;
; N/A           ; None        ; -2.272 ns ; d[1] ; iq[1] ; clk      ;
; N/A           ; None        ; -2.297 ns ; ld_l ; iq[2] ; clk      ;
; N/A           ; None        ; -2.371 ns ; d[2] ; iq[2] ; clk      ;
; N/A           ; None        ; -2.515 ns ; d[0] ; iq[0] ; clk      ;
; N/A           ; None        ; -2.594 ns ; ent  ; iq[2] ; clk      ;
; N/A           ; None        ; -2.726 ns ; enp  ; iq[0] ; clk      ;
; N/A           ; None        ; -2.774 ns ; enp  ; iq[2] ; clk      ;
; N/A           ; None        ; -2.852 ns ; ent  ; iq[0] ; clk      ;
; N/A           ; None        ; -2.923 ns ; ent  ; iq[1] ; clk      ;
; N/A           ; None        ; -3.101 ns ; enp  ; iq[1] ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed May 29 20:17:08 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jsq -c jsq --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 422.12 MHz between source register "iq[0]" and destination register "iq[1]"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.391 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq[0]'
            Info: 2: + IC(0.451 ns) + CELL(0.075 ns) = 0.526 ns; Loc. = LC_X17_Y30_N8; Fanout = 1; COMB Node = 'add~97'
            Info: 3: + IC(0.326 ns) + CELL(0.539 ns) = 1.391 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq[1]'
            Info: Total cell delay = 0.614 ns ( 44.14 % )
            Info: Total interconnect delay = 0.777 ns ( 55.86 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.842 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq[1]'
                Info: Total cell delay = 1.267 ns ( 44.58 % )
                Info: Total interconnect delay = 1.575 ns ( 55.42 % )
            Info: - Longest clock path from clock "clk" to source register is 2.842 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq[0]'
                Info: Total cell delay = 1.267 ns ( 44.58 % )
                Info: Total interconnect delay = 1.575 ns ( 55.42 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "iq[1]" (data pin = "enp", clock pin = "clk") is 3.211 ns
    Info: + Longest pin to register delay is 6.043 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_D14; Fanout = 3; PIN Node = 'enp'
        Info: 2: + IC(3.725 ns) + CELL(0.366 ns) = 5.178 ns; Loc. = LC_X17_Y30_N8; Fanout = 1; COMB Node = 'add~97'
        Info: 3: + IC(0.326 ns) + CELL(0.539 ns) = 6.043 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq[1]'
        Info: Total cell delay = 1.992 ns ( 32.96 % )
        Info: Total interconnect delay = 4.051 ns ( 67.04 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq[1]'
        Info: Total cell delay = 1.267 ns ( 44.58 % )
        Info: Total interconnect delay = 1.575 ns ( 55.42 % )
Info: tco from clock "clk" to destination pin "rco" through register "iq[1]" is 7.443 ns
    Info: + Longest clock path from clock "clk" to source register is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq[1]'
        Info: Total cell delay = 1.267 ns ( 44.58 % )
        Info: Total interconnect delay = 1.575 ns ( 55.42 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 4.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq[1]'
        Info: 2: + IC(0.424 ns) + CELL(0.280 ns) = 0.704 ns; Loc. = LC_X17_Y30_N2; Fanout = 1; COMB Node = 'process0~33'
        Info: 3: + IC(1.337 ns) + CELL(2.404 ns) = 4.445 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'rco'
        Info: Total cell delay = 2.684 ns ( 60.38 % )
        Info: Total interconnect delay = 1.761 ns ( 39.62 % )
Info: Longest tpd from source pin "ent" to destination pin "rco" is 8.921 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_L16; Fanout = 4; PIN Node = 'ent'
    Info: 2: + IC(3.727 ns) + CELL(0.366 ns) = 5.180 ns; Loc. = LC_X17_Y30_N2; Fanout = 1; COMB Node = 'process0~33'
    Info: 3: + IC(1.337 ns) + CELL(2.404 ns) = 8.921 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'rco'
    Info: Total cell delay = 3.857 ns ( 43.24 % )
    Info: Total interconnect delay = 5.064 ns ( 56.76 % )
Info: th for register "iq[0]" (data pin = "ld_l", clock pin = "clk") is -2.171 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq[0]'
        Info: Total cell delay = 1.267 ns ( 44.58 % )
        Info: Total interconnect delay = 1.575 ns ( 55.42 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 5.113 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E14; Fanout = 3; PIN Node = 'ld_l'
        Info: 2: + IC(3.707 ns) + CELL(0.319 ns) = 5.113 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq[0]'
        Info: Total cell delay = 1.406 ns ( 27.50 % )
        Info: Total interconnect delay = 3.707 ns ( 72.50 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed May 29 20:17:08 2019
    Info: Elapsed time: 00:00:00


