<stg><name>subconv_1x1_32_p</name>


<trans_list>

<trans id="1601" from="1" to="2">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="2" to="5">
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="2" to="3">
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="3" to="4">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="4" to="2">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="5" to="6">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="6" to="7">
<condition id="416">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="6" to="17">
<condition id="435">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="7" to="8">
<condition id="418">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="7" to="6">
<condition id="433">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="8" to="9">
<condition id="419">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="8" to="7">
<condition id="431">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="9" to="10">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="10" to="11">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="11" to="12">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="12" to="13">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="13" to="14">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="14" to="15">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="15" to="16">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="16" to="8">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="17" to="21">
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="17" to="18">
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="18" to="19">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="19" to="20">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="20" to="17">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader66:0  %indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader66:1  %co = phi i5 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader66:2  %indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader66:3  %h = phi i6 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader66:4  %w = phi i6 [ 1, %0 ], [ %w_22, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader66:5  %exitcond_flatten = icmp eq i15 %indvar_flatten1, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader66:6  %indvar_flatten_next1 = add i15 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:7  br i1 %exitcond_flatten, label %.preheader65.preheader, label %.preheader67.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader67.preheader:2  %exitcond_flatten5 = icmp eq i12 %indvar_flatten, 1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %indvar_flatten_op = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten5, i12 1, i12 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader67.preheader:0  %co_17 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_17"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader67.preheader:3  %h_mid = select i1 %exitcond_flatten5, i6 1, i6 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader67.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten5, i5 %co_17, i5 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
.preheader67.preheader:5  %co_cast_mid2 = zext i5 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:6  %not_exitcond_flatten = xor i1 %exitcond_flatten5, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader67.preheader:7  %exitcond = icmp eq i6 %w, -31

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:8  %exitcond42_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond42_mid"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader67.preheader:9  %h_19 = add i6 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_19"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:10  %tmp_361 = or i1 %exitcond42_mid, %exitcond_flatten5

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader67.preheader:11  %w_mid2 = select i1 %tmp_361, i6 1, i6 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader67.preheader:12  %h_cast_mid2 = select i1 %exitcond42_mid, i6 %h_19, i6 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:47  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="5">
<![CDATA[
.preheader67.preheader:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
.preheader67.preheader:49  switch i5 %co_cast_mid2_v, label %branch47 [
    i5 0, label %branch24
    i5 1, label %branch25
    i5 2, label %branch26
    i5 3, label %branch27
    i5 4, label %branch28
    i5 5, label %branch29
    i5 6, label %branch30
    i5 7, label %branch31
    i5 8, label %branch32
    i5 9, label %branch33
    i5 10, label %branch34
    i5 11, label %branch35
    i5 12, label %branch36
    i5 13, label %branch37
    i5 14, label %branch38
    i5 15, label %branch39
    i5 -16, label %branch40
    i5 -15, label %branch41
    i5 -14, label %branch42
    i5 -13, label %branch43
    i5 -12, label %branch44
    i5 -11, label %branch45
    i5 -10, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67.preheader:1  %empty_339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader67.preheader:13  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h_cast_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="11">
<![CDATA[
.preheader67.preheader:14  %p_shl_cast = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader67.preheader:15  %tmp_1507 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1507"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="7">
<![CDATA[
.preheader67.preheader:16  %p_shl1_cast = zext i7 %tmp_1507 to i12

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader67.preheader:17  %tmp_362 = add i12 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="6">
<![CDATA[
.preheader67.preheader:18  %w_cast_cast = zext i6 %w_mid2 to i12

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader67.preheader:19  %tmp_363 = add i12 %w_cast_cast, %tmp_362

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
.preheader67.preheader:20  %tmp_387_cast = zext i12 %tmp_363 to i32

]]></Node>
<StgValue><ssdm name="tmp_387_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:21  %ShuffleConvs_0_Downs = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_1, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:22  %ShuffleConvs_0_Downs_25 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_4, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_25"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:23  %ShuffleConvs_0_Downs_26 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_3, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_26"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:24  %ShuffleConvs_0_Downs_27 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_2, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_27"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:25  %ShuffleConvs_0_Downs_28 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_8, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_28"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:26  %ShuffleConvs_0_Downs_29 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_29"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:27  %ShuffleConvs_0_Downs_30 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_7, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_30"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:28  %ShuffleConvs_0_Downs_31 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_6, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_31"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:29  %ShuffleConvs_0_Downs_32 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_5, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_32"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:30  %ShuffleConvs_0_Downs_33 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_19, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_33"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:31  %ShuffleConvs_0_Downs_34 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_17, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_34"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:32  %ShuffleConvs_0_Downs_35 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_18, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_35"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:33  %ShuffleConvs_0_Downs_36 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_15, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_36"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:34  %ShuffleConvs_0_Downs_37 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_20, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_37"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:35  %ShuffleConvs_0_Downs_38 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_12, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_38"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:36  %ShuffleConvs_0_Downs_39 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_10, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_39"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:37  %ShuffleConvs_0_Downs_40 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_16, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_40"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:38  %ShuffleConvs_0_Downs_41 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_11, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_41"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:39  %ShuffleConvs_0_Downs_42 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_14, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_42"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:40  %ShuffleConvs_0_Downs_43 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_23, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_43"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:41  %ShuffleConvs_0_Downs_44 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_22, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_44"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:42  %ShuffleConvs_0_Downs_45 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_9, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_45"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:43  %ShuffleConvs_0_Downs_46 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_21, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_46"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:44  %ShuffleConvs_0_Downs_47 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_13, i32 0, i32 %tmp_387_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_47"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader67.preheader:45  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader67.preheader:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="5">
<![CDATA[
.preheader67.preheader:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_38, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_42, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_40, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_32, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_44, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %w_22 = add i6 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_22"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader65:0  %h1 = phi i6 [ %h_8, %3 ], [ 1, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader65:1  %tmp_364 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="11">
<![CDATA[
.preheader65:2  %p_shl2_cast = zext i11 %tmp_364 to i12

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader65:3  %tmp_365 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="7">
<![CDATA[
.preheader65:4  %p_shl3_cast = zext i7 %tmp_365 to i12

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader65:5  %tmp_366 = add i12 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader65:6  %exitcond25 = icmp eq i6 %h1, -31

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:7  %empty_340 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:8  br i1 %exitcond25, label %.preheader.preheader, label %.preheader64.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader64:0  %w2 = phi i6 [ %w_23, %2 ], [ 1, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="6">
<![CDATA[
.preheader64:1  %w2_cast_cast = zext i6 %w2 to i12

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader64:2  %tmp_367 = add i12 %tmp_366, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
.preheader64:3  %tmp_391_cast = zext i12 %tmp_367 to i32

]]></Node>
<StgValue><ssdm name="tmp_391_cast"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:4  %conv1_output_p_V_14_s = getelementptr [1156 x i8]* @conv1_output_p_V_14, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_s"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:5  %conv1_output_p_V_16_s = getelementptr [1156 x i8]* @conv1_output_p_V_16, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_s"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:6  %conv1_output_p_V_4_a = getelementptr [1156 x i8]* @conv1_output_p_V_4, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:7  %conv1_output_p_V_21_s = getelementptr [1156 x i8]* @conv1_output_p_V_21, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_s"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:8  %conv1_output_p_V_8_a = getelementptr [1156 x i8]* @conv1_output_p_V_8, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_a"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:9  %conv1_output_p_V_1_a = getelementptr [1156 x i8]* @conv1_output_p_V_1, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:10  %conv1_output_p_V_5_a = getelementptr [1156 x i8]* @conv1_output_p_V_5, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:11  %conv1_output_p_V_12_s = getelementptr [1156 x i8]* @conv1_output_p_V_12, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_s"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:12  %conv1_output_p_V_23_s = getelementptr [1156 x i8]* @conv1_output_p_V_23, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_s"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:13  %conv1_output_p_V_0_a = getelementptr [1156 x i8]* @conv1_output_p_V_0, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:14  %conv1_output_p_V_6_a = getelementptr [1156 x i8]* @conv1_output_p_V_6, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:15  %conv1_output_p_V_11_s = getelementptr [1156 x i8]* @conv1_output_p_V_11, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_s"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:16  %conv1_output_p_V_18_s = getelementptr [1156 x i8]* @conv1_output_p_V_18, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_s"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:17  %conv1_output_p_V_9_a = getelementptr [1156 x i8]* @conv1_output_p_V_9, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_a"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:18  %conv1_output_p_V_10_s = getelementptr [1156 x i8]* @conv1_output_p_V_10, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_s"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:19  %conv1_output_p_V_15_s = getelementptr [1156 x i8]* @conv1_output_p_V_15, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_s"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:20  %conv1_output_p_V_20_s = getelementptr [1156 x i8]* @conv1_output_p_V_20, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_s"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:21  %conv1_output_p_V_3_a = getelementptr [1156 x i8]* @conv1_output_p_V_3, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:22  %conv1_output_p_V_2_a = getelementptr [1156 x i8]* @conv1_output_p_V_2, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:23  %conv1_output_p_V_13_s = getelementptr [1156 x i8]* @conv1_output_p_V_13, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_s"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:24  %conv1_output_p_V_17_s = getelementptr [1156 x i8]* @conv1_output_p_V_17, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_s"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:25  %conv1_output_p_V_19_s = getelementptr [1156 x i8]* @conv1_output_p_V_19, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_s"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:26  %conv1_output_p_V_22_s = getelementptr [1156 x i8]* @conv1_output_p_V_22, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_s"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:27  %conv1_output_p_V_7_a = getelementptr [1156 x i8]* @conv1_output_p_V_7, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:28  %ShuffleConvs_0_Downs_48 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_1, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_48"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:29  %ShuffleConvs_0_Downs_49 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_4, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_49"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:30  %ShuffleConvs_0_Downs_50 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_3, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_50"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:31  %ShuffleConvs_0_Downs_51 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_2, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_51"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:32  %ShuffleConvs_0_Downs_52 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_8, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_52"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:33  %ShuffleConvs_0_Downs_53 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_53"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:34  %ShuffleConvs_0_Downs_54 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_7, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_54"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:35  %ShuffleConvs_0_Downs_55 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_6, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_55"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:36  %ShuffleConvs_0_Downs_56 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_5, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_56"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:37  %ShuffleConvs_0_Downs_57 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_19, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_57"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:38  %ShuffleConvs_0_Downs_58 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_17, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_58"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:39  %ShuffleConvs_0_Downs_59 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_18, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_59"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:40  %ShuffleConvs_0_Downs_60 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_15, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_60"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:41  %ShuffleConvs_0_Downs_61 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_20, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_61"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:42  %ShuffleConvs_0_Downs_62 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_12, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_62"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:43  %ShuffleConvs_0_Downs_63 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_10, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_63"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:44  %ShuffleConvs_0_Downs_64 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_16, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_64"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:45  %ShuffleConvs_0_Downs_65 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_11, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_65"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:46  %ShuffleConvs_0_Downs_66 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_14, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_66"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:47  %ShuffleConvs_0_Downs_67 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_23, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_67"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:48  %ShuffleConvs_0_Downs_68 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_22, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_68"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:49  %ShuffleConvs_0_Downs_69 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_9, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_69"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:50  %ShuffleConvs_0_Downs_70 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_21, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_70"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:51  %ShuffleConvs_0_Downs_71 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_13, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_71"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader64:52  %exitcond26 = icmp eq i6 %w2, -31

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:53  %empty_341 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:54  br i1 %exitcond26, label %3, label %.preheader63.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.preheader:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_8 = add i6 %h1, 1

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader63:0  %ci = phi i5 [ %ci_8, %.preheader62.preheader_ifconv ], [ 0, %.preheader63.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="5">
<![CDATA[
.preheader63:1  %ci_cast = zext i5 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:2  %weight_0_V_addr = getelementptr [24 x i8]* %weight_0_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:3  %weight_1_V_addr = getelementptr [24 x i8]* %weight_1_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:4  %weight_2_V_addr = getelementptr [24 x i8]* %weight_2_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:5  %weight_3_V_addr = getelementptr [24 x i8]* %weight_3_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:6  %weight_4_V_addr = getelementptr [24 x i8]* %weight_4_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:7  %weight_5_V_addr = getelementptr [24 x i8]* %weight_5_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:8  %weight_6_V_addr = getelementptr [24 x i8]* %weight_6_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:9  %weight_7_V_addr = getelementptr [24 x i8]* %weight_7_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:10  %weight_8_V_addr = getelementptr [24 x i8]* %weight_8_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:11  %weight_9_V_addr = getelementptr [24 x i8]* %weight_9_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:12  %weight_10_V_addr = getelementptr [24 x i8]* %weight_10_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:13  %weight_11_V_addr = getelementptr [24 x i8]* %weight_11_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:14  %weight_12_V_addr = getelementptr [24 x i8]* %weight_12_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:15  %weight_13_V_addr = getelementptr [24 x i8]* %weight_13_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:16  %weight_14_V_addr = getelementptr [24 x i8]* %weight_14_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:17  %weight_15_V_addr = getelementptr [24 x i8]* %weight_15_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:18  %weight_16_V_addr = getelementptr [24 x i8]* %weight_16_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:19  %weight_17_V_addr = getelementptr [24 x i8]* %weight_17_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:20  %weight_18_V_addr = getelementptr [24 x i8]* %weight_18_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:21  %weight_19_V_addr = getelementptr [24 x i8]* %weight_19_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:22  %weight_20_V_addr = getelementptr [24 x i8]* %weight_20_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:23  %weight_21_V_addr = getelementptr [24 x i8]* %weight_21_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:24  %weight_22_V_addr = getelementptr [24 x i8]* %weight_22_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:25  %weight_23_V_addr = getelementptr [24 x i8]* %weight_23_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader63:26  %exitcond27 = icmp eq i5 %ci, -8

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:27  %empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader63:28  %ci_8 = add i5 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_8"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:29  br i1 %exitcond27, label %2, label %.preheader62.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:2  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:3  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:4  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:5  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:6  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:7  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:8  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:9  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:10  %conv1_output_p_V_8_l = load i8* %conv1_output_p_V_8_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:11  %conv1_output_p_V_9_l = load i8* %conv1_output_p_V_9_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:12  %conv1_output_p_V_10_1 = load i8* %conv1_output_p_V_10_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_1"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:13  %conv1_output_p_V_11_1 = load i8* %conv1_output_p_V_11_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_1"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:14  %conv1_output_p_V_12_1 = load i8* %conv1_output_p_V_12_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_1"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:15  %conv1_output_p_V_13_1 = load i8* %conv1_output_p_V_13_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_1"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:16  %conv1_output_p_V_14_1 = load i8* %conv1_output_p_V_14_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_1"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:17  %conv1_output_p_V_15_1 = load i8* %conv1_output_p_V_15_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_1"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:18  %conv1_output_p_V_16_1 = load i8* %conv1_output_p_V_16_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_1"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:19  %conv1_output_p_V_17_1 = load i8* %conv1_output_p_V_17_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_1"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:20  %conv1_output_p_V_18_1 = load i8* %conv1_output_p_V_18_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_1"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:21  %conv1_output_p_V_19_1 = load i8* %conv1_output_p_V_19_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_1"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:22  %conv1_output_p_V_20_1 = load i8* %conv1_output_p_V_20_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_1"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:23  %conv1_output_p_V_21_1 = load i8* %conv1_output_p_V_21_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_1"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:24  %conv1_output_p_V_22_1 = load i8* %conv1_output_p_V_22_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_1"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:25  %conv1_output_p_V_23_1 = load i8* %conv1_output_p_V_23_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_1"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:962  %conv1_output_p_V_0_l_1 = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_1"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:963  %conv1_output_p_V_1_l_1 = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_1"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:964  %conv1_output_p_V_2_l_1 = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_1"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:965  %conv1_output_p_V_3_l_1 = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:966  %conv1_output_p_V_4_l_1 = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_1"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:967  %conv1_output_p_V_5_l_1 = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_1"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:968  %conv1_output_p_V_6_l_1 = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_1"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:969  %conv1_output_p_V_7_l_1 = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_1"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:970  %conv1_output_p_V_8_l_1 = load i8* %conv1_output_p_V_8_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l_1"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:971  %conv1_output_p_V_9_l_1 = load i8* %conv1_output_p_V_9_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l_1"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:972  %conv1_output_p_V_10_2 = load i8* %conv1_output_p_V_10_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_2"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:973  %conv1_output_p_V_11_2 = load i8* %conv1_output_p_V_11_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_2"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:974  %conv1_output_p_V_12_2 = load i8* %conv1_output_p_V_12_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_2"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:975  %conv1_output_p_V_13_2 = load i8* %conv1_output_p_V_13_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_2"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:976  %conv1_output_p_V_14_2 = load i8* %conv1_output_p_V_14_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_2"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:977  %conv1_output_p_V_15_2 = load i8* %conv1_output_p_V_15_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_2"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:978  %conv1_output_p_V_16_2 = load i8* %conv1_output_p_V_16_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_2"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:979  %conv1_output_p_V_17_2 = load i8* %conv1_output_p_V_17_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_2"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:980  %conv1_output_p_V_18_2 = load i8* %conv1_output_p_V_18_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_2"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:981  %conv1_output_p_V_19_2 = load i8* %conv1_output_p_V_19_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_2"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:982  %conv1_output_p_V_20_2 = load i8* %conv1_output_p_V_20_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:983  %conv1_output_p_V_21_2 = load i8* %conv1_output_p_V_21_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_2"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:984  %conv1_output_p_V_22_2 = load i8* %conv1_output_p_V_22_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_2"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:985  %conv1_output_p_V_23_2 = load i8* %conv1_output_p_V_23_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %w_23 = add i6 %w2, 1

]]></Node>
<StgValue><ssdm name="w_23"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="285" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:2  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:3  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:4  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:5  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:6  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:7  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:8  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:9  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:10  %conv1_output_p_V_8_l = load i8* %conv1_output_p_V_8_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:11  %conv1_output_p_V_9_l = load i8* %conv1_output_p_V_9_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:12  %conv1_output_p_V_10_1 = load i8* %conv1_output_p_V_10_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_1"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:13  %conv1_output_p_V_11_1 = load i8* %conv1_output_p_V_11_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_1"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:14  %conv1_output_p_V_12_1 = load i8* %conv1_output_p_V_12_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:15  %conv1_output_p_V_13_1 = load i8* %conv1_output_p_V_13_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_1"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:16  %conv1_output_p_V_14_1 = load i8* %conv1_output_p_V_14_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_1"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:17  %conv1_output_p_V_15_1 = load i8* %conv1_output_p_V_15_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_1"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:18  %conv1_output_p_V_16_1 = load i8* %conv1_output_p_V_16_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_1"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:19  %conv1_output_p_V_17_1 = load i8* %conv1_output_p_V_17_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_1"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:20  %conv1_output_p_V_18_1 = load i8* %conv1_output_p_V_18_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_1"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:21  %conv1_output_p_V_19_1 = load i8* %conv1_output_p_V_19_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_1"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:22  %conv1_output_p_V_20_1 = load i8* %conv1_output_p_V_20_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_1"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:23  %conv1_output_p_V_21_1 = load i8* %conv1_output_p_V_21_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_1"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:24  %conv1_output_p_V_22_1 = load i8* %conv1_output_p_V_22_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_1"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:25  %conv1_output_p_V_23_1 = load i8* %conv1_output_p_V_23_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_1"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:26  %tmp_169 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %conv1_output_p_V_0_l, i8 %conv1_output_p_V_1_l, i8 %conv1_output_p_V_2_l, i8 %conv1_output_p_V_3_l, i8 %conv1_output_p_V_4_l, i8 %conv1_output_p_V_5_l, i8 %conv1_output_p_V_6_l, i8 %conv1_output_p_V_7_l, i8 %conv1_output_p_V_8_l, i8 %conv1_output_p_V_9_l, i8 %conv1_output_p_V_10_1, i8 %conv1_output_p_V_11_1, i8 %conv1_output_p_V_12_1, i8 %conv1_output_p_V_13_1, i8 %conv1_output_p_V_14_1, i8 %conv1_output_p_V_15_1, i8 %conv1_output_p_V_16_1, i8 %conv1_output_p_V_17_1, i8 %conv1_output_p_V_18_1, i8 %conv1_output_p_V_19_1, i8 %conv1_output_p_V_20_1, i8 %conv1_output_p_V_21_1, i8 %conv1_output_p_V_22_1, i8 %conv1_output_p_V_23_1, i5 %ci)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:110  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:111  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:195  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:196  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:280  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:281  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:365  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:366  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:450  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:451  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:535  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:536  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:620  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:621  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:705  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:706  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:790  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:791  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:875  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:876  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:960  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:961  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:962  %conv1_output_p_V_0_l_1 = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_1"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:963  %conv1_output_p_V_1_l_1 = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_1"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:964  %conv1_output_p_V_2_l_1 = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_1"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:965  %conv1_output_p_V_3_l_1 = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_1"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:966  %conv1_output_p_V_4_l_1 = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_1"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:967  %conv1_output_p_V_5_l_1 = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_1"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:968  %conv1_output_p_V_6_l_1 = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_1"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:969  %conv1_output_p_V_7_l_1 = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_1"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:970  %conv1_output_p_V_8_l_1 = load i8* %conv1_output_p_V_8_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l_1"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:971  %conv1_output_p_V_9_l_1 = load i8* %conv1_output_p_V_9_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l_1"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:972  %conv1_output_p_V_10_2 = load i8* %conv1_output_p_V_10_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_2"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:973  %conv1_output_p_V_11_2 = load i8* %conv1_output_p_V_11_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_2"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:974  %conv1_output_p_V_12_2 = load i8* %conv1_output_p_V_12_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_2"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:975  %conv1_output_p_V_13_2 = load i8* %conv1_output_p_V_13_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_2"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:976  %conv1_output_p_V_14_2 = load i8* %conv1_output_p_V_14_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_2"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:977  %conv1_output_p_V_15_2 = load i8* %conv1_output_p_V_15_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_2"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:978  %conv1_output_p_V_16_2 = load i8* %conv1_output_p_V_16_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_2"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:979  %conv1_output_p_V_17_2 = load i8* %conv1_output_p_V_17_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_2"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:980  %conv1_output_p_V_18_2 = load i8* %conv1_output_p_V_18_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_2"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:981  %conv1_output_p_V_19_2 = load i8* %conv1_output_p_V_19_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_2"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:982  %conv1_output_p_V_20_2 = load i8* %conv1_output_p_V_20_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_2"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:983  %conv1_output_p_V_21_2 = load i8* %conv1_output_p_V_21_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_2"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:984  %conv1_output_p_V_22_2 = load i8* %conv1_output_p_V_22_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_2"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:985  %conv1_output_p_V_23_2 = load i8* %conv1_output_p_V_23_s, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_2"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:986  %tmp_181 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %conv1_output_p_V_0_l_1, i8 %conv1_output_p_V_1_l_1, i8 %conv1_output_p_V_2_l_1, i8 %conv1_output_p_V_3_l_1, i8 %conv1_output_p_V_4_l_1, i8 %conv1_output_p_V_5_l_1, i8 %conv1_output_p_V_6_l_1, i8 %conv1_output_p_V_7_l_1, i8 %conv1_output_p_V_8_l_1, i8 %conv1_output_p_V_9_l_1, i8 %conv1_output_p_V_10_2, i8 %conv1_output_p_V_11_2, i8 %conv1_output_p_V_12_2, i8 %conv1_output_p_V_13_2, i8 %conv1_output_p_V_14_2, i8 %conv1_output_p_V_15_2, i8 %conv1_output_p_V_16_2, i8 %conv1_output_p_V_17_2, i8 %conv1_output_p_V_18_2, i8 %conv1_output_p_V_19_2, i8 %conv1_output_p_V_20_2, i8 %conv1_output_p_V_21_2, i8 %conv1_output_p_V_22_2, i8 %conv1_output_p_V_23_2, i5 %ci)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="359" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:27  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:110  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:111  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:112  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:195  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:196  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:197  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:280  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:281  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:282  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:365  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:366  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:367  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:450  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:451  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:452  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:535  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:536  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:537  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:620  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:621  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:622  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:705  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:706  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:707  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:790  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:791  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:792  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:875  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:876  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:877  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:960  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="5">
<![CDATA[
.preheader62.preheader_ifconv:961  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:987  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %tmp_181)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="395" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:27  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:112  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:197  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:282  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:367  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:452  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:537  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:622  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:707  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:792  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:877  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:987  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %tmp_181)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="407" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:27  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:30  %ShuffleConvs_0_Downs_72 = load i8* %ShuffleConvs_0_Downs_67, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_72"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:70  %ShuffleConvs_0_Downs_73 = load i8* %ShuffleConvs_0_Downs_57, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_73"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:112  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:115  %ShuffleConvs_0_Downs_74 = load i8* %ShuffleConvs_0_Downs_68, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_74"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:155  %ShuffleConvs_0_Downs_75 = load i8* %ShuffleConvs_0_Downs_59, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_75"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:197  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:200  %ShuffleConvs_0_Downs_76 = load i8* %ShuffleConvs_0_Downs_65, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_76"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:240  %ShuffleConvs_0_Downs_77 = load i8* %ShuffleConvs_0_Downs_58, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_77"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:282  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:285  %ShuffleConvs_0_Downs_78 = load i8* %ShuffleConvs_0_Downs_55, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_78"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:325  %ShuffleConvs_0_Downs_79 = load i8* %ShuffleConvs_0_Downs_64, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_79"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:367  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:370  %ShuffleConvs_0_Downs_80 = load i8* %ShuffleConvs_0_Downs_56, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_80"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:410  %ShuffleConvs_0_Downs_81 = load i8* %ShuffleConvs_0_Downs_60, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_81"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:452  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:455  %ShuffleConvs_0_Downs_82 = load i8* %ShuffleConvs_0_Downs_49, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_82"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:495  %ShuffleConvs_0_Downs_83 = load i8* %ShuffleConvs_0_Downs_66, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_83"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:537  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:540  %ShuffleConvs_0_Downs_84 = load i8* %ShuffleConvs_0_Downs_50, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_84"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:580  %ShuffleConvs_0_Downs_85 = load i8* %ShuffleConvs_0_Downs_71, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_85"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:622  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:625  %ShuffleConvs_0_Downs_86 = load i8* %ShuffleConvs_0_Downs_51, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_86"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:665  %ShuffleConvs_0_Downs_87 = load i8* %ShuffleConvs_0_Downs_62, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_87"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:707  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:710  %ShuffleConvs_0_Downs_88 = load i8* %ShuffleConvs_0_Downs_48, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_88"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:750  %ShuffleConvs_0_Downs_89 = load i8* %ShuffleConvs_0_Downs_63, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_89"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:792  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:795  %ShuffleConvs_0_Downs_90 = load i8* %ShuffleConvs_0_Downs_53, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_90"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:835  %ShuffleConvs_0_Downs_91 = load i8* %ShuffleConvs_0_Downs_69, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_91"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:877  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:880  %ShuffleConvs_0_Downs_92 = load i8* %ShuffleConvs_0_Downs_70, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_92"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:920  %ShuffleConvs_0_Downs_93 = load i8* %ShuffleConvs_0_Downs_52, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_93"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:987  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %tmp_181)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:990  %ShuffleConvs_0_Downs_94 = load i8* %ShuffleConvs_0_Downs_61, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_94"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:1030  %ShuffleConvs_0_Downs_95 = load i8* %ShuffleConvs_0_Downs_54, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_95"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="443" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:27  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:28  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:29  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:30  %ShuffleConvs_0_Downs_72 = load i8* %ShuffleConvs_0_Downs_67, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_72"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:37  %tmp_1512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1512"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:70  %ShuffleConvs_0_Downs_73 = load i8* %ShuffleConvs_0_Downs_57, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_73"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:77  %tmp_1517 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1517"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:112  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:113  %rr_0_V_118 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_118"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:114  %rr_1_V_118 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_118"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:115  %ShuffleConvs_0_Downs_74 = load i8* %ShuffleConvs_0_Downs_68, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_74"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:122  %tmp_1522 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_118, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1522"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:155  %ShuffleConvs_0_Downs_75 = load i8* %ShuffleConvs_0_Downs_59, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_75"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:162  %tmp_1527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_118, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1527"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:197  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:198  %rr_0_V_119 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_119"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:199  %rr_1_V_119 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_119"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:200  %ShuffleConvs_0_Downs_76 = load i8* %ShuffleConvs_0_Downs_65, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_76"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:207  %tmp_1532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_119, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1532"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:240  %ShuffleConvs_0_Downs_77 = load i8* %ShuffleConvs_0_Downs_58, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_77"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:247  %tmp_1537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_119, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1537"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:282  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:283  %rr_0_V_120 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_120"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:284  %rr_1_V_120 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_120"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:285  %ShuffleConvs_0_Downs_78 = load i8* %ShuffleConvs_0_Downs_55, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_78"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:292  %tmp_1542 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_120, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1542"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:325  %ShuffleConvs_0_Downs_79 = load i8* %ShuffleConvs_0_Downs_64, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_79"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:332  %tmp_1547 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_120, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1547"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:367  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:368  %rr_0_V_121 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_121"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:369  %rr_1_V_121 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_121"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:370  %ShuffleConvs_0_Downs_80 = load i8* %ShuffleConvs_0_Downs_56, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_80"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:377  %tmp_1552 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_121, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1552"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:410  %ShuffleConvs_0_Downs_81 = load i8* %ShuffleConvs_0_Downs_60, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_81"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:417  %tmp_1557 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_121, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1557"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:452  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:453  %rr_0_V_122 = extractvalue { i16, i16 } %MUL_DP_ret86, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_122"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:454  %rr_1_V_122 = extractvalue { i16, i16 } %MUL_DP_ret86, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_122"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:455  %ShuffleConvs_0_Downs_82 = load i8* %ShuffleConvs_0_Downs_49, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_82"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:462  %tmp_1562 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_122, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1562"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:495  %ShuffleConvs_0_Downs_83 = load i8* %ShuffleConvs_0_Downs_66, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_83"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:502  %tmp_1567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_122, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1567"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:537  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:538  %rr_0_V_123 = extractvalue { i16, i16 } %MUL_DP_ret87, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_123"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:539  %rr_1_V_123 = extractvalue { i16, i16 } %MUL_DP_ret87, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_123"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:540  %ShuffleConvs_0_Downs_84 = load i8* %ShuffleConvs_0_Downs_50, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_84"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:547  %tmp_1572 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_123, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1572"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:580  %ShuffleConvs_0_Downs_85 = load i8* %ShuffleConvs_0_Downs_71, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_85"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:587  %tmp_1577 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_123, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1577"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:622  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:623  %rr_0_V_124 = extractvalue { i16, i16 } %MUL_DP_ret88, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_124"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:624  %rr_1_V_124 = extractvalue { i16, i16 } %MUL_DP_ret88, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_124"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:625  %ShuffleConvs_0_Downs_86 = load i8* %ShuffleConvs_0_Downs_51, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_86"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:632  %tmp_1582 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_124, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1582"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:665  %ShuffleConvs_0_Downs_87 = load i8* %ShuffleConvs_0_Downs_62, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_87"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:672  %tmp_1587 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_124, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1587"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:707  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:708  %rr_0_V_125 = extractvalue { i16, i16 } %MUL_DP_ret89, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_125"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:709  %rr_1_V_125 = extractvalue { i16, i16 } %MUL_DP_ret89, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_125"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:710  %ShuffleConvs_0_Downs_88 = load i8* %ShuffleConvs_0_Downs_48, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_88"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:717  %tmp_1592 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_125, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1592"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:750  %ShuffleConvs_0_Downs_89 = load i8* %ShuffleConvs_0_Downs_63, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_89"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:757  %tmp_1597 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_125, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1597"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:792  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:793  %rr_0_V_126 = extractvalue { i16, i16 } %MUL_DP_ret90, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_126"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:794  %rr_1_V_126 = extractvalue { i16, i16 } %MUL_DP_ret90, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_126"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:795  %ShuffleConvs_0_Downs_90 = load i8* %ShuffleConvs_0_Downs_53, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_90"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:802  %tmp_1602 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_126, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1602"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:835  %ShuffleConvs_0_Downs_91 = load i8* %ShuffleConvs_0_Downs_69, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_91"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:842  %tmp_1607 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_126, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1607"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:877  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %tmp_169)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:878  %rr_0_V_127 = extractvalue { i16, i16 } %MUL_DP_ret91, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_127"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:879  %rr_1_V_127 = extractvalue { i16, i16 } %MUL_DP_ret91, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_127"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:880  %ShuffleConvs_0_Downs_92 = load i8* %ShuffleConvs_0_Downs_70, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_92"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:887  %tmp_1612 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_127, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1612"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:920  %ShuffleConvs_0_Downs_93 = load i8* %ShuffleConvs_0_Downs_52, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_93"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:927  %tmp_1617 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_127, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1617"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:987  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %tmp_181)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:988  %rr_0_V_128 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_128"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:989  %rr_1_V_128 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_128"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:990  %ShuffleConvs_0_Downs_94 = load i8* %ShuffleConvs_0_Downs_61, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_94"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:997  %tmp_1622 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_128, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1622"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:1030  %ShuffleConvs_0_Downs_95 = load i8* %ShuffleConvs_0_Downs_54, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_95"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1037  %tmp_1627 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_128, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1627"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:31  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_72, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:32  %tmp_243_cast = sext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:33  %tmp_170 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:34  %p_Val2_s = add i17 %tmp_243_cast, %tmp_170

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:35  %tmp_1511 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1511"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:36  %p_Val2_40 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:38  %tmp_171 = zext i1 %tmp_1512 to i8

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:39  %tmp_1513 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1513"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:40  %p_Val2_41 = add i8 %p_Val2_40, %tmp_171

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:41  %tmp_1514 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_41, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1514"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:42  %tmp_172 = xor i1 %tmp_1514, true

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:43  %carry_s = and i1 %tmp_1513, %tmp_172

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:45  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:46  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:47  %p_Result_26 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:48  %Range1_all_ones = icmp eq i3 %p_Result_26, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:49  %Range1_all_zeros = icmp eq i3 %p_Result_26, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:71  %tmp_175 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_73, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:72  %tmp_252_cast = sext i14 %tmp_175 to i17

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:73  %tmp_176 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:74  %p_Val2_42 = add i17 %tmp_252_cast, %tmp_176

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:75  %tmp_1516 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_42, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1516"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:76  %p_Val2_43 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_42, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:78  %tmp_177 = zext i1 %tmp_1517 to i8

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:79  %tmp_1518 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_42, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1518"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:80  %p_Val2_44 = add i8 %p_Val2_43, %tmp_177

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:81  %tmp_1519 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_44, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1519"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:82  %tmp_178 = xor i1 %tmp_1519, true

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:83  %carry_2 = and i1 %tmp_1518, %tmp_178

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:85  %p_Result_27 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_42, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:86  %Range2_all_ones_12 = icmp eq i2 %p_Result_27, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:87  %p_Result_28 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_42, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:88  %Range1_all_ones_12 = icmp eq i3 %p_Result_28, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:89  %Range1_all_zeros_12 = icmp eq i3 %p_Result_28, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:116  %tmp_360_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_74, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_1"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:117  %tmp_360_1_cast = sext i14 %tmp_360_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_1_cast"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:118  %tmp_361_1 = sext i16 %rr_0_V_118 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_1"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:119  %p_Val2_117_1 = add i17 %tmp_360_1_cast, %tmp_361_1

]]></Node>
<StgValue><ssdm name="p_Val2_117_1"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:120  %tmp_1521 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1521"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:121  %p_Val2_118_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_1"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:123  %tmp_364_1 = zext i1 %tmp_1522 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_1"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:124  %tmp_1523 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1523"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:125  %p_Val2_119_1 = add i8 %p_Val2_118_1, %tmp_364_1

]]></Node>
<StgValue><ssdm name="p_Val2_119_1"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:126  %tmp_1524 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1524"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:127  %tmp_368_1 = xor i1 %tmp_1524, true

]]></Node>
<StgValue><ssdm name="tmp_368_1"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:128  %carry_32_1 = and i1 %tmp_1523, %tmp_368_1

]]></Node>
<StgValue><ssdm name="carry_32_1"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:130  %p_Result_219_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_1"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:131  %Range2_all_ones_1 = icmp eq i2 %p_Result_219_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:132  %p_Result_220_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_1"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:133  %Range1_all_ones_1 = icmp eq i3 %p_Result_220_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:134  %Range1_all_zeros_1 = icmp eq i3 %p_Result_220_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:156  %tmp_375_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_75, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_1"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:157  %tmp_375_1_cast = sext i14 %tmp_375_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_1_cast"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:158  %tmp_376_1 = sext i16 %rr_1_V_118 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_1"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:159  %p_Val2_122_1 = add i17 %tmp_375_1_cast, %tmp_376_1

]]></Node>
<StgValue><ssdm name="p_Val2_122_1"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:160  %tmp_1526 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1526"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:161  %p_Val2_123_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_1"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:163  %tmp_379_1 = zext i1 %tmp_1527 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_1"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:164  %tmp_1528 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1528"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:165  %p_Val2_124_1 = add i8 %p_Val2_123_1, %tmp_379_1

]]></Node>
<StgValue><ssdm name="p_Val2_124_1"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:166  %tmp_1529 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1529"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:167  %tmp_383_1 = xor i1 %tmp_1529, true

]]></Node>
<StgValue><ssdm name="tmp_383_1"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:168  %carry_34_1 = and i1 %tmp_1528, %tmp_383_1

]]></Node>
<StgValue><ssdm name="carry_34_1"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:170  %p_Result_221_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_1"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:171  %Range2_all_ones_12_1 = icmp eq i2 %p_Result_221_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_1"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:172  %p_Result_222_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_1"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:173  %Range1_all_ones_12_1 = icmp eq i3 %p_Result_222_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_1"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:174  %Range1_all_zeros_12_1 = icmp eq i3 %p_Result_222_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_1"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:201  %tmp_360_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_76, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_2"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:202  %tmp_360_2_cast = sext i14 %tmp_360_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_2_cast"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:203  %tmp_361_2 = sext i16 %rr_0_V_119 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_2"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:204  %p_Val2_117_2 = add i17 %tmp_360_2_cast, %tmp_361_2

]]></Node>
<StgValue><ssdm name="p_Val2_117_2"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:205  %tmp_1531 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1531"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:206  %p_Val2_118_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_2"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:208  %tmp_364_2 = zext i1 %tmp_1532 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_2"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:209  %tmp_1533 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1533"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:210  %p_Val2_119_2 = add i8 %p_Val2_118_2, %tmp_364_2

]]></Node>
<StgValue><ssdm name="p_Val2_119_2"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:211  %tmp_1534 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1534"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:212  %tmp_368_2 = xor i1 %tmp_1534, true

]]></Node>
<StgValue><ssdm name="tmp_368_2"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:213  %carry_32_2 = and i1 %tmp_1533, %tmp_368_2

]]></Node>
<StgValue><ssdm name="carry_32_2"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:215  %p_Result_219_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_2"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:216  %Range2_all_ones_2 = icmp eq i2 %p_Result_219_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:217  %p_Result_220_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_2"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:218  %Range1_all_ones_2 = icmp eq i3 %p_Result_220_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:219  %Range1_all_zeros_2 = icmp eq i3 %p_Result_220_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:241  %tmp_375_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_77, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_2"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:242  %tmp_375_2_cast = sext i14 %tmp_375_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_2_cast"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:243  %tmp_376_2 = sext i16 %rr_1_V_119 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_2"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:244  %p_Val2_122_2 = add i17 %tmp_375_2_cast, %tmp_376_2

]]></Node>
<StgValue><ssdm name="p_Val2_122_2"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:245  %tmp_1536 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1536"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:246  %p_Val2_123_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_2"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:248  %tmp_379_2 = zext i1 %tmp_1537 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_2"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:249  %tmp_1538 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1538"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:250  %p_Val2_124_2 = add i8 %p_Val2_123_2, %tmp_379_2

]]></Node>
<StgValue><ssdm name="p_Val2_124_2"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:251  %tmp_1539 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1539"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:252  %tmp_383_2 = xor i1 %tmp_1539, true

]]></Node>
<StgValue><ssdm name="tmp_383_2"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:253  %carry_34_2 = and i1 %tmp_1538, %tmp_383_2

]]></Node>
<StgValue><ssdm name="carry_34_2"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:255  %p_Result_221_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_2"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:256  %Range2_all_ones_12_2 = icmp eq i2 %p_Result_221_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_2"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:257  %p_Result_222_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_2"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:258  %Range1_all_ones_12_2 = icmp eq i3 %p_Result_222_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_2"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:259  %Range1_all_zeros_12_2 = icmp eq i3 %p_Result_222_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_2"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:286  %tmp_360_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_78, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_3"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:287  %tmp_360_3_cast = sext i14 %tmp_360_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_3_cast"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:288  %tmp_361_3 = sext i16 %rr_0_V_120 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_3"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:289  %p_Val2_117_3 = add i17 %tmp_360_3_cast, %tmp_361_3

]]></Node>
<StgValue><ssdm name="p_Val2_117_3"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:290  %tmp_1541 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1541"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:291  %p_Val2_118_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_3"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:293  %tmp_364_3 = zext i1 %tmp_1542 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_3"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:294  %tmp_1543 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1543"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:295  %p_Val2_119_3 = add i8 %p_Val2_118_3, %tmp_364_3

]]></Node>
<StgValue><ssdm name="p_Val2_119_3"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:296  %tmp_1544 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1544"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:297  %tmp_368_3 = xor i1 %tmp_1544, true

]]></Node>
<StgValue><ssdm name="tmp_368_3"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:298  %carry_32_3 = and i1 %tmp_1543, %tmp_368_3

]]></Node>
<StgValue><ssdm name="carry_32_3"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:300  %p_Result_219_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_3"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:301  %Range2_all_ones_3 = icmp eq i2 %p_Result_219_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:302  %p_Result_220_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_3"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:303  %Range1_all_ones_3 = icmp eq i3 %p_Result_220_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:304  %Range1_all_zeros_3 = icmp eq i3 %p_Result_220_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:326  %tmp_375_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_79, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_3"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:327  %tmp_375_3_cast = sext i14 %tmp_375_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_3_cast"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:328  %tmp_376_3 = sext i16 %rr_1_V_120 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_3"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:329  %p_Val2_122_3 = add i17 %tmp_375_3_cast, %tmp_376_3

]]></Node>
<StgValue><ssdm name="p_Val2_122_3"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:330  %tmp_1546 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1546"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:331  %p_Val2_123_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_3"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:333  %tmp_379_3 = zext i1 %tmp_1547 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_3"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:334  %tmp_1548 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1548"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:335  %p_Val2_124_3 = add i8 %p_Val2_123_3, %tmp_379_3

]]></Node>
<StgValue><ssdm name="p_Val2_124_3"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:336  %tmp_1549 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1549"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:337  %tmp_383_3 = xor i1 %tmp_1549, true

]]></Node>
<StgValue><ssdm name="tmp_383_3"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:338  %carry_34_3 = and i1 %tmp_1548, %tmp_383_3

]]></Node>
<StgValue><ssdm name="carry_34_3"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:340  %p_Result_221_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_3"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:341  %Range2_all_ones_12_3 = icmp eq i2 %p_Result_221_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_3"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:342  %p_Result_222_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_3"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:343  %Range1_all_ones_12_3 = icmp eq i3 %p_Result_222_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_3"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:344  %Range1_all_zeros_12_3 = icmp eq i3 %p_Result_222_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_3"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:371  %tmp_360_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_80, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_4"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:372  %tmp_360_4_cast = sext i14 %tmp_360_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_4_cast"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:373  %tmp_361_4 = sext i16 %rr_0_V_121 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_4"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:374  %p_Val2_117_4 = add i17 %tmp_360_4_cast, %tmp_361_4

]]></Node>
<StgValue><ssdm name="p_Val2_117_4"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:375  %tmp_1551 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1551"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:376  %p_Val2_118_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_4"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:378  %tmp_364_4 = zext i1 %tmp_1552 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_4"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:379  %tmp_1553 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1553"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:380  %p_Val2_119_4 = add i8 %p_Val2_118_4, %tmp_364_4

]]></Node>
<StgValue><ssdm name="p_Val2_119_4"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:381  %tmp_1554 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1554"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:382  %tmp_368_4 = xor i1 %tmp_1554, true

]]></Node>
<StgValue><ssdm name="tmp_368_4"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:383  %carry_32_4 = and i1 %tmp_1553, %tmp_368_4

]]></Node>
<StgValue><ssdm name="carry_32_4"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:385  %p_Result_219_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_4"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:386  %Range2_all_ones_4 = icmp eq i2 %p_Result_219_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:387  %p_Result_220_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_4"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:388  %Range1_all_ones_4 = icmp eq i3 %p_Result_220_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:389  %Range1_all_zeros_4 = icmp eq i3 %p_Result_220_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:411  %tmp_375_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_81, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_4"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:412  %tmp_375_4_cast = sext i14 %tmp_375_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_4_cast"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:413  %tmp_376_4 = sext i16 %rr_1_V_121 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_4"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:414  %p_Val2_122_4 = add i17 %tmp_375_4_cast, %tmp_376_4

]]></Node>
<StgValue><ssdm name="p_Val2_122_4"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:415  %tmp_1556 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1556"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:416  %p_Val2_123_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_4"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:418  %tmp_379_4 = zext i1 %tmp_1557 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_4"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:419  %tmp_1558 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1558"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:420  %p_Val2_124_4 = add i8 %p_Val2_123_4, %tmp_379_4

]]></Node>
<StgValue><ssdm name="p_Val2_124_4"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:421  %tmp_1559 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1559"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:422  %tmp_383_4 = xor i1 %tmp_1559, true

]]></Node>
<StgValue><ssdm name="tmp_383_4"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:423  %carry_34_4 = and i1 %tmp_1558, %tmp_383_4

]]></Node>
<StgValue><ssdm name="carry_34_4"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:425  %p_Result_221_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_4"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:426  %Range2_all_ones_12_4 = icmp eq i2 %p_Result_221_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_4"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:427  %p_Result_222_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_4"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:428  %Range1_all_ones_12_4 = icmp eq i3 %p_Result_222_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_4"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:429  %Range1_all_zeros_12_4 = icmp eq i3 %p_Result_222_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_4"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:456  %tmp_360_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_82, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_5"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:457  %tmp_360_5_cast = sext i14 %tmp_360_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_5_cast"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:458  %tmp_361_5 = sext i16 %rr_0_V_122 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_5"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:459  %p_Val2_117_5 = add i17 %tmp_360_5_cast, %tmp_361_5

]]></Node>
<StgValue><ssdm name="p_Val2_117_5"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:460  %tmp_1561 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1561"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:461  %p_Val2_118_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_5"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:463  %tmp_364_5 = zext i1 %tmp_1562 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_5"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:464  %tmp_1563 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1563"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:465  %p_Val2_119_5 = add i8 %p_Val2_118_5, %tmp_364_5

]]></Node>
<StgValue><ssdm name="p_Val2_119_5"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:466  %tmp_1564 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1564"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:467  %tmp_368_5 = xor i1 %tmp_1564, true

]]></Node>
<StgValue><ssdm name="tmp_368_5"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:468  %carry_32_5 = and i1 %tmp_1563, %tmp_368_5

]]></Node>
<StgValue><ssdm name="carry_32_5"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:470  %p_Result_219_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_5"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:471  %Range2_all_ones_5 = icmp eq i2 %p_Result_219_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:472  %p_Result_220_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_5"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:473  %Range1_all_ones_5 = icmp eq i3 %p_Result_220_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:474  %Range1_all_zeros_5 = icmp eq i3 %p_Result_220_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:496  %tmp_375_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_83, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_5"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:497  %tmp_375_5_cast = sext i14 %tmp_375_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_5_cast"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:498  %tmp_376_5 = sext i16 %rr_1_V_122 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_5"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:499  %p_Val2_122_5 = add i17 %tmp_375_5_cast, %tmp_376_5

]]></Node>
<StgValue><ssdm name="p_Val2_122_5"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:500  %tmp_1566 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1566"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:501  %p_Val2_123_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_5"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:503  %tmp_379_5 = zext i1 %tmp_1567 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_5"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:504  %tmp_1568 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1568"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:505  %p_Val2_124_5 = add i8 %p_Val2_123_5, %tmp_379_5

]]></Node>
<StgValue><ssdm name="p_Val2_124_5"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:506  %tmp_1569 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1569"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:507  %tmp_383_5 = xor i1 %tmp_1569, true

]]></Node>
<StgValue><ssdm name="tmp_383_5"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:508  %carry_34_5 = and i1 %tmp_1568, %tmp_383_5

]]></Node>
<StgValue><ssdm name="carry_34_5"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:510  %p_Result_221_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_5"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:511  %Range2_all_ones_12_5 = icmp eq i2 %p_Result_221_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_5"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:512  %p_Result_222_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_5"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:513  %Range1_all_ones_12_5 = icmp eq i3 %p_Result_222_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_5"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:514  %Range1_all_zeros_12_5 = icmp eq i3 %p_Result_222_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_5"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:541  %tmp_360_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_84, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_6"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:542  %tmp_360_6_cast = sext i14 %tmp_360_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_6_cast"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:543  %tmp_361_6 = sext i16 %rr_0_V_123 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_6"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:544  %p_Val2_117_6 = add i17 %tmp_360_6_cast, %tmp_361_6

]]></Node>
<StgValue><ssdm name="p_Val2_117_6"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:545  %tmp_1571 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1571"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:546  %p_Val2_118_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_6"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:548  %tmp_364_6 = zext i1 %tmp_1572 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_6"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:549  %tmp_1573 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1573"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:550  %p_Val2_119_6 = add i8 %p_Val2_118_6, %tmp_364_6

]]></Node>
<StgValue><ssdm name="p_Val2_119_6"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:551  %tmp_1574 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1574"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:552  %tmp_368_6 = xor i1 %tmp_1574, true

]]></Node>
<StgValue><ssdm name="tmp_368_6"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:553  %carry_32_6 = and i1 %tmp_1573, %tmp_368_6

]]></Node>
<StgValue><ssdm name="carry_32_6"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:555  %p_Result_219_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_6"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:556  %Range2_all_ones_6 = icmp eq i2 %p_Result_219_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:557  %p_Result_220_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_6"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:558  %Range1_all_ones_6 = icmp eq i3 %p_Result_220_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:559  %Range1_all_zeros_6 = icmp eq i3 %p_Result_220_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:581  %tmp_375_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_85, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_6"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:582  %tmp_375_6_cast = sext i14 %tmp_375_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_6_cast"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:583  %tmp_376_6 = sext i16 %rr_1_V_123 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_6"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:584  %p_Val2_122_6 = add i17 %tmp_375_6_cast, %tmp_376_6

]]></Node>
<StgValue><ssdm name="p_Val2_122_6"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:585  %tmp_1576 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1576"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:586  %p_Val2_123_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_6"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:588  %tmp_379_6 = zext i1 %tmp_1577 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_6"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:589  %tmp_1578 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1578"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:590  %p_Val2_124_6 = add i8 %p_Val2_123_6, %tmp_379_6

]]></Node>
<StgValue><ssdm name="p_Val2_124_6"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:591  %tmp_1579 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1579"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:592  %tmp_383_6 = xor i1 %tmp_1579, true

]]></Node>
<StgValue><ssdm name="tmp_383_6"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:593  %carry_34_6 = and i1 %tmp_1578, %tmp_383_6

]]></Node>
<StgValue><ssdm name="carry_34_6"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:595  %p_Result_221_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_6"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:596  %Range2_all_ones_12_6 = icmp eq i2 %p_Result_221_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_6"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:597  %p_Result_222_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_6"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:598  %Range1_all_ones_12_6 = icmp eq i3 %p_Result_222_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_6"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:599  %Range1_all_zeros_12_6 = icmp eq i3 %p_Result_222_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_6"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:626  %tmp_360_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_86, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_7"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:627  %tmp_360_7_cast = sext i14 %tmp_360_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_7_cast"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:628  %tmp_361_7 = sext i16 %rr_0_V_124 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_7"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:629  %p_Val2_117_7 = add i17 %tmp_360_7_cast, %tmp_361_7

]]></Node>
<StgValue><ssdm name="p_Val2_117_7"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:630  %tmp_1581 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1581"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:631  %p_Val2_118_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_7"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:633  %tmp_364_7 = zext i1 %tmp_1582 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_7"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:634  %tmp_1583 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1583"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:635  %p_Val2_119_7 = add i8 %p_Val2_118_7, %tmp_364_7

]]></Node>
<StgValue><ssdm name="p_Val2_119_7"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:636  %tmp_1584 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1584"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:637  %tmp_368_7 = xor i1 %tmp_1584, true

]]></Node>
<StgValue><ssdm name="tmp_368_7"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:638  %carry_32_7 = and i1 %tmp_1583, %tmp_368_7

]]></Node>
<StgValue><ssdm name="carry_32_7"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:640  %p_Result_219_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_7"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:641  %Range2_all_ones_7 = icmp eq i2 %p_Result_219_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:642  %p_Result_220_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_7"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:643  %Range1_all_ones_7 = icmp eq i3 %p_Result_220_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:644  %Range1_all_zeros_7 = icmp eq i3 %p_Result_220_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:666  %tmp_375_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_87, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_7"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:667  %tmp_375_7_cast = sext i14 %tmp_375_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_7_cast"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:668  %tmp_376_7 = sext i16 %rr_1_V_124 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_7"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:669  %p_Val2_122_7 = add i17 %tmp_375_7_cast, %tmp_376_7

]]></Node>
<StgValue><ssdm name="p_Val2_122_7"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:670  %tmp_1586 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1586"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:671  %p_Val2_123_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_7"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:673  %tmp_379_7 = zext i1 %tmp_1587 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_7"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:674  %tmp_1588 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1588"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:675  %p_Val2_124_7 = add i8 %p_Val2_123_7, %tmp_379_7

]]></Node>
<StgValue><ssdm name="p_Val2_124_7"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:676  %tmp_1589 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1589"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:677  %tmp_383_7 = xor i1 %tmp_1589, true

]]></Node>
<StgValue><ssdm name="tmp_383_7"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:678  %carry_34_7 = and i1 %tmp_1588, %tmp_383_7

]]></Node>
<StgValue><ssdm name="carry_34_7"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:680  %p_Result_221_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_7"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:681  %Range2_all_ones_12_7 = icmp eq i2 %p_Result_221_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_7"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:682  %p_Result_222_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_7"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:683  %Range1_all_ones_12_7 = icmp eq i3 %p_Result_222_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_7"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:684  %Range1_all_zeros_12_7 = icmp eq i3 %p_Result_222_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_7"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:711  %tmp_360_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_88, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_8"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:712  %tmp_360_8_cast = sext i14 %tmp_360_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_8_cast"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:713  %tmp_361_8 = sext i16 %rr_0_V_125 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_8"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:714  %p_Val2_117_8 = add i17 %tmp_360_8_cast, %tmp_361_8

]]></Node>
<StgValue><ssdm name="p_Val2_117_8"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:715  %tmp_1591 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1591"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:716  %p_Val2_118_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_8"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:718  %tmp_364_8 = zext i1 %tmp_1592 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_8"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:719  %tmp_1593 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1593"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:720  %p_Val2_119_8 = add i8 %p_Val2_118_8, %tmp_364_8

]]></Node>
<StgValue><ssdm name="p_Val2_119_8"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:721  %tmp_1594 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1594"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:722  %tmp_368_8 = xor i1 %tmp_1594, true

]]></Node>
<StgValue><ssdm name="tmp_368_8"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:723  %carry_32_8 = and i1 %tmp_1593, %tmp_368_8

]]></Node>
<StgValue><ssdm name="carry_32_8"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:725  %p_Result_219_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_8"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:726  %Range2_all_ones_8 = icmp eq i2 %p_Result_219_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:727  %p_Result_220_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_8"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:728  %Range1_all_ones_8 = icmp eq i3 %p_Result_220_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:729  %Range1_all_zeros_8 = icmp eq i3 %p_Result_220_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:751  %tmp_375_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_89, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_8"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:752  %tmp_375_8_cast = sext i14 %tmp_375_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_8_cast"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:753  %tmp_376_8 = sext i16 %rr_1_V_125 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_8"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:754  %p_Val2_122_8 = add i17 %tmp_375_8_cast, %tmp_376_8

]]></Node>
<StgValue><ssdm name="p_Val2_122_8"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:755  %tmp_1596 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1596"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:756  %p_Val2_123_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_8"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:758  %tmp_379_8 = zext i1 %tmp_1597 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_8"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:759  %tmp_1598 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1598"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:760  %p_Val2_124_8 = add i8 %p_Val2_123_8, %tmp_379_8

]]></Node>
<StgValue><ssdm name="p_Val2_124_8"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:761  %tmp_1599 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1599"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:762  %tmp_383_8 = xor i1 %tmp_1599, true

]]></Node>
<StgValue><ssdm name="tmp_383_8"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:763  %carry_34_8 = and i1 %tmp_1598, %tmp_383_8

]]></Node>
<StgValue><ssdm name="carry_34_8"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:765  %p_Result_221_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_8"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:766  %Range2_all_ones_12_8 = icmp eq i2 %p_Result_221_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_8"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:767  %p_Result_222_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_8"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:768  %Range1_all_ones_12_8 = icmp eq i3 %p_Result_222_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_8"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:769  %Range1_all_zeros_12_8 = icmp eq i3 %p_Result_222_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_8"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:796  %tmp_360_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_90, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_9"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:797  %tmp_360_9_cast = sext i14 %tmp_360_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_9_cast"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:798  %tmp_361_9 = sext i16 %rr_0_V_126 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_9"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:799  %p_Val2_117_9 = add i17 %tmp_360_9_cast, %tmp_361_9

]]></Node>
<StgValue><ssdm name="p_Val2_117_9"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:800  %tmp_1601 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1601"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:801  %p_Val2_118_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_9"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:803  %tmp_364_9 = zext i1 %tmp_1602 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_9"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:804  %tmp_1603 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1603"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:805  %p_Val2_119_9 = add i8 %p_Val2_118_9, %tmp_364_9

]]></Node>
<StgValue><ssdm name="p_Val2_119_9"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:806  %tmp_1604 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1604"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:807  %tmp_368_9 = xor i1 %tmp_1604, true

]]></Node>
<StgValue><ssdm name="tmp_368_9"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:808  %carry_32_9 = and i1 %tmp_1603, %tmp_368_9

]]></Node>
<StgValue><ssdm name="carry_32_9"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:810  %p_Result_219_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_9"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:811  %Range2_all_ones_9 = icmp eq i2 %p_Result_219_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:812  %p_Result_220_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_9"/></StgValue>
</operation>

<operation id="848" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:813  %Range1_all_ones_9 = icmp eq i3 %p_Result_220_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:814  %Range1_all_zeros_9 = icmp eq i3 %p_Result_220_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:836  %tmp_375_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_91, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_9"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:837  %tmp_375_9_cast = sext i14 %tmp_375_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_9_cast"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:838  %tmp_376_9 = sext i16 %rr_1_V_126 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_9"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:839  %p_Val2_122_9 = add i17 %tmp_375_9_cast, %tmp_376_9

]]></Node>
<StgValue><ssdm name="p_Val2_122_9"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:840  %tmp_1606 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1606"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:841  %p_Val2_123_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_9"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:843  %tmp_379_9 = zext i1 %tmp_1607 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_9"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:844  %tmp_1608 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1608"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:845  %p_Val2_124_9 = add i8 %p_Val2_123_9, %tmp_379_9

]]></Node>
<StgValue><ssdm name="p_Val2_124_9"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:846  %tmp_1609 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1609"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:847  %tmp_383_9 = xor i1 %tmp_1609, true

]]></Node>
<StgValue><ssdm name="tmp_383_9"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:848  %carry_34_9 = and i1 %tmp_1608, %tmp_383_9

]]></Node>
<StgValue><ssdm name="carry_34_9"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:850  %p_Result_221_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_9"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:851  %Range2_all_ones_12_9 = icmp eq i2 %p_Result_221_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_9"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:852  %p_Result_222_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_9"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:853  %Range1_all_ones_12_9 = icmp eq i3 %p_Result_222_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_9"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:854  %Range1_all_zeros_12_9 = icmp eq i3 %p_Result_222_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_9"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:881  %tmp_360_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_92, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_s"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:882  %tmp_360_cast = sext i14 %tmp_360_s to i17

]]></Node>
<StgValue><ssdm name="tmp_360_cast"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:883  %tmp_361_s = sext i16 %rr_0_V_127 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_s"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:884  %p_Val2_117_s = add i17 %tmp_360_cast, %tmp_361_s

]]></Node>
<StgValue><ssdm name="p_Val2_117_s"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:885  %tmp_1611 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1611"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:886  %p_Val2_118_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_s"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:888  %tmp_364_s = zext i1 %tmp_1612 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_s"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:889  %tmp_1613 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1613"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:890  %p_Val2_119_s = add i8 %p_Val2_118_s, %tmp_364_s

]]></Node>
<StgValue><ssdm name="p_Val2_119_s"/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:891  %tmp_1614 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1614"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:892  %tmp_368_s = xor i1 %tmp_1614, true

]]></Node>
<StgValue><ssdm name="tmp_368_s"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:893  %carry_32_s = and i1 %tmp_1613, %tmp_368_s

]]></Node>
<StgValue><ssdm name="carry_32_s"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:895  %p_Result_219_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_s"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:896  %Range2_all_ones_10 = icmp eq i2 %p_Result_219_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:897  %p_Result_220_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_s"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:898  %Range1_all_ones_10 = icmp eq i3 %p_Result_220_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:899  %Range1_all_zeros_10 = icmp eq i3 %p_Result_220_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:921  %tmp_375_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_93, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_s"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:922  %tmp_375_cast = sext i14 %tmp_375_s to i17

]]></Node>
<StgValue><ssdm name="tmp_375_cast"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:923  %tmp_376_s = sext i16 %rr_1_V_127 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_s"/></StgValue>
</operation>

<operation id="887" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:924  %p_Val2_122_s = add i17 %tmp_375_cast, %tmp_376_s

]]></Node>
<StgValue><ssdm name="p_Val2_122_s"/></StgValue>
</operation>

<operation id="888" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:925  %tmp_1616 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1616"/></StgValue>
</operation>

<operation id="889" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:926  %p_Val2_123_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_s"/></StgValue>
</operation>

<operation id="890" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:928  %tmp_379_s = zext i1 %tmp_1617 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_s"/></StgValue>
</operation>

<operation id="891" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:929  %tmp_1618 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1618"/></StgValue>
</operation>

<operation id="892" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:930  %p_Val2_124_s = add i8 %p_Val2_123_s, %tmp_379_s

]]></Node>
<StgValue><ssdm name="p_Val2_124_s"/></StgValue>
</operation>

<operation id="893" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:931  %tmp_1619 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1619"/></StgValue>
</operation>

<operation id="894" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:932  %tmp_383_s = xor i1 %tmp_1619, true

]]></Node>
<StgValue><ssdm name="tmp_383_s"/></StgValue>
</operation>

<operation id="895" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:933  %carry_34_s = and i1 %tmp_1618, %tmp_383_s

]]></Node>
<StgValue><ssdm name="carry_34_s"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:935  %p_Result_221_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_s"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:936  %Range2_all_ones_12_s = icmp eq i2 %p_Result_221_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_s"/></StgValue>
</operation>

<operation id="898" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:937  %p_Result_222_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_s"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:938  %Range1_all_ones_12_s = icmp eq i3 %p_Result_222_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_s"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:939  %Range1_all_zeros_12_s = icmp eq i3 %p_Result_222_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_s"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:991  %tmp_360_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_94, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_360_10"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:992  %tmp_360_10_cast = sext i14 %tmp_360_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_360_10_cast"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:993  %tmp_361_10 = sext i16 %rr_0_V_128 to i17

]]></Node>
<StgValue><ssdm name="tmp_361_10"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:994  %p_Val2_117_10 = add i17 %tmp_360_10_cast, %tmp_361_10

]]></Node>
<StgValue><ssdm name="p_Val2_117_10"/></StgValue>
</operation>

<operation id="905" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:995  %tmp_1621 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1621"/></StgValue>
</operation>

<operation id="906" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:996  %p_Val2_118_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_118_10"/></StgValue>
</operation>

<operation id="907" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:998  %tmp_364_10 = zext i1 %tmp_1622 to i8

]]></Node>
<StgValue><ssdm name="tmp_364_10"/></StgValue>
</operation>

<operation id="908" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:999  %tmp_1623 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1623"/></StgValue>
</operation>

<operation id="909" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1000  %p_Val2_119_10 = add i8 %p_Val2_118_10, %tmp_364_10

]]></Node>
<StgValue><ssdm name="p_Val2_119_10"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1001  %tmp_1624 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1624"/></StgValue>
</operation>

<operation id="911" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1002  %tmp_368_10 = xor i1 %tmp_1624, true

]]></Node>
<StgValue><ssdm name="tmp_368_10"/></StgValue>
</operation>

<operation id="912" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1003  %carry_32_10 = and i1 %tmp_1623, %tmp_368_10

]]></Node>
<StgValue><ssdm name="carry_32_10"/></StgValue>
</operation>

<operation id="913" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1005  %p_Result_219_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_219_10"/></StgValue>
</operation>

<operation id="914" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:1006  %Range2_all_ones_11 = icmp eq i2 %p_Result_219_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="915" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1007  %p_Result_220_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_220_10"/></StgValue>
</operation>

<operation id="916" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:1008  %Range1_all_ones_11 = icmp eq i3 %p_Result_220_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="917" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:1009  %Range1_all_zeros_11 = icmp eq i3 %p_Result_220_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="918" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader62.preheader_ifconv:1031  %tmp_375_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_95, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_375_10"/></StgValue>
</operation>

<operation id="919" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="17" op_0_bw="14">
<![CDATA[
.preheader62.preheader_ifconv:1032  %tmp_375_10_cast = sext i14 %tmp_375_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_375_10_cast"/></StgValue>
</operation>

<operation id="920" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader_ifconv:1033  %tmp_376_10 = sext i16 %rr_1_V_128 to i17

]]></Node>
<StgValue><ssdm name="tmp_376_10"/></StgValue>
</operation>

<operation id="921" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader_ifconv:1034  %p_Val2_122_10 = add i17 %tmp_375_10_cast, %tmp_376_10

]]></Node>
<StgValue><ssdm name="p_Val2_122_10"/></StgValue>
</operation>

<operation id="922" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1035  %tmp_1626 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1626"/></StgValue>
</operation>

<operation id="923" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1036  %p_Val2_123_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_123_10"/></StgValue>
</operation>

<operation id="924" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1038  %tmp_379_10 = zext i1 %tmp_1627 to i8

]]></Node>
<StgValue><ssdm name="tmp_379_10"/></StgValue>
</operation>

<operation id="925" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1039  %tmp_1628 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1628"/></StgValue>
</operation>

<operation id="926" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1040  %p_Val2_124_10 = add i8 %p_Val2_123_10, %tmp_379_10

]]></Node>
<StgValue><ssdm name="p_Val2_124_10"/></StgValue>
</operation>

<operation id="927" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1041  %tmp_1629 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1629"/></StgValue>
</operation>

<operation id="928" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1042  %tmp_383_10 = xor i1 %tmp_1629, true

]]></Node>
<StgValue><ssdm name="tmp_383_10"/></StgValue>
</operation>

<operation id="929" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1043  %carry_34_10 = and i1 %tmp_1628, %tmp_383_10

]]></Node>
<StgValue><ssdm name="carry_34_10"/></StgValue>
</operation>

<operation id="930" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1045  %p_Result_221_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_221_10"/></StgValue>
</operation>

<operation id="931" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader62.preheader_ifconv:1046  %Range2_all_ones_12_10 = icmp eq i2 %p_Result_221_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12_10"/></StgValue>
</operation>

<operation id="932" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1047  %p_Result_222_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_222_10"/></StgValue>
</operation>

<operation id="933" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:1048  %Range1_all_ones_12_10 = icmp eq i3 %p_Result_222_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12_10"/></StgValue>
</operation>

<operation id="934" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader_ifconv:1049  %Range1_all_zeros_12_10 = icmp eq i3 %p_Result_222_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="935" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:44  %tmp_1515 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1515"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:50  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:51  %tmp_173 = xor i1 %tmp_1515, true

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:52  %p_41_i_i3 = and i1 %Range2_all_ones, %tmp_173

]]></Node>
<StgValue><ssdm name="p_41_i_i3"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:53  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i3, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:54  %p_38_i_i3 = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i3"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:55  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:56  %brmerge_i_i = or i1 %tmp_1514, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:57  %tmp_174 = xor i1 %tmp_1511, true

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:58  %overflow = and i1 %brmerge_i_i, %tmp_174

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:59  %brmerge40_demorgan_i = and i1 %tmp_1514, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:60  %tmp1_demorgan = or i1 %p_38_i_i3, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:61  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:62  %underflow = and i1 %tmp_1511, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:63  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:84  %tmp_1520 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_42, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1520"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:90  %deleted_zeros_12 = select i1 %carry_2, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:91  %tmp_179 = xor i1 %tmp_1520, true

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:92  %p_41_i_i = and i1 %Range2_all_ones_12, %tmp_179

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:93  %deleted_ones_12 = select i1 %carry_2, i1 %p_41_i_i, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:94  %p_38_i_i = and i1 %carry_2, %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:95  %p_not_i_i3 = xor i1 %deleted_zeros_12, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:96  %brmerge_i_i9 = or i1 %tmp_1519, %p_not_i_i3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:97  %tmp_180 = xor i1 %tmp_1516, true

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:98  %overflow_19 = and i1 %brmerge_i_i9, %tmp_180

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:99  %brmerge40_demorgan_i_257 = and i1 %tmp_1519, %deleted_ones_12

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_257"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:100  %tmp3_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_257

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:101  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:102  %underflow_19 = and i1 %tmp_1516, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:103  %brmerge_i_i_i3 = or i1 %underflow_19, %overflow_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="carry_32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:129  %tmp_1525 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1525"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:135  %deleted_zeros_1 = select i1 %carry_32_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="carry_32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:136  %tmp_371_1 = xor i1 %tmp_1525, true

]]></Node>
<StgValue><ssdm name="tmp_371_1"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="carry_32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:137  %p_41_i_i3_1 = and i1 %Range2_all_ones_1, %tmp_371_1

]]></Node>
<StgValue><ssdm name="p_41_i_i3_1"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:138  %deleted_ones_1 = select i1 %carry_32_1, i1 %p_41_i_i3_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:139  %p_38_i_i3_1 = and i1 %carry_32_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i3_1"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:140  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:141  %brmerge_i_i_1 = or i1 %tmp_1524, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:142  %tmp_373_1 = xor i1 %tmp_1521, true

]]></Node>
<StgValue><ssdm name="tmp_373_1"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:143  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_373_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:144  %brmerge40_demorgan_i_235 = and i1 %tmp_1524, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_235"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:145  %tmp5_demorgan = or i1 %p_38_i_i3_1, %brmerge40_demorgan_i_235

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:146  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:147  %underflow_1 = and i1 %tmp_1521, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:148  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="carry_34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:169  %tmp_1530 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1530"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:175  %deleted_zeros_12_1 = select i1 %carry_34_1, i1 %Range1_all_ones_12_1, i1 %Range1_all_zeros_12_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_1"/></StgValue>
</operation>

<operation id="982" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="carry_34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:176  %tmp_386_1 = xor i1 %tmp_1530, true

]]></Node>
<StgValue><ssdm name="tmp_386_1"/></StgValue>
</operation>

<operation id="983" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="carry_34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:177  %p_41_i_i_1 = and i1 %Range2_all_ones_12_1, %tmp_386_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="984" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:178  %deleted_ones_12_1 = select i1 %carry_34_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_12_1

]]></Node>
<StgValue><ssdm name="deleted_ones_12_1"/></StgValue>
</operation>

<operation id="985" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:179  %p_38_i_i_1 = and i1 %carry_34_1, %Range1_all_ones_12_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="986" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:180  %p_not_i_i3_1 = xor i1 %deleted_zeros_12_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_1"/></StgValue>
</operation>

<operation id="987" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:181  %brmerge_i_i9_1 = or i1 %tmp_1529, %p_not_i_i3_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_1"/></StgValue>
</operation>

<operation id="988" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:182  %tmp_388_1 = xor i1 %tmp_1526, true

]]></Node>
<StgValue><ssdm name="tmp_388_1"/></StgValue>
</operation>

<operation id="989" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:183  %overflow_19_1 = and i1 %brmerge_i_i9_1, %tmp_388_1

]]></Node>
<StgValue><ssdm name="overflow_19_1"/></StgValue>
</operation>

<operation id="990" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:184  %brmerge40_demorgan_i_236 = and i1 %tmp_1529, %deleted_ones_12_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_236"/></StgValue>
</operation>

<operation id="991" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:185  %tmp7_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_236

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="992" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:186  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="993" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:187  %underflow_19_1 = and i1 %tmp_1526, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_19_1"/></StgValue>
</operation>

<operation id="994" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:188  %brmerge_i_i_i3_1 = or i1 %underflow_19_1, %overflow_19_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_1"/></StgValue>
</operation>

<operation id="995" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="carry_32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:214  %tmp_1535 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1535"/></StgValue>
</operation>

<operation id="996" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:220  %deleted_zeros_2 = select i1 %carry_32_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="997" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="carry_32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:221  %tmp_371_2 = xor i1 %tmp_1535, true

]]></Node>
<StgValue><ssdm name="tmp_371_2"/></StgValue>
</operation>

<operation id="998" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="carry_32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:222  %p_41_i_i3_2 = and i1 %Range2_all_ones_2, %tmp_371_2

]]></Node>
<StgValue><ssdm name="p_41_i_i3_2"/></StgValue>
</operation>

<operation id="999" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:223  %deleted_ones_2 = select i1 %carry_32_2, i1 %p_41_i_i3_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="1000" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:224  %p_38_i_i3_2 = and i1 %carry_32_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i3_2"/></StgValue>
</operation>

<operation id="1001" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:225  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="1002" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:226  %brmerge_i_i_2 = or i1 %tmp_1534, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="1003" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:227  %tmp_373_2 = xor i1 %tmp_1531, true

]]></Node>
<StgValue><ssdm name="tmp_373_2"/></StgValue>
</operation>

<operation id="1004" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:228  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_373_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="1005" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:229  %brmerge40_demorgan_i_237 = and i1 %tmp_1534, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_237"/></StgValue>
</operation>

<operation id="1006" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:230  %tmp9_demorgan = or i1 %p_38_i_i3_2, %brmerge40_demorgan_i_237

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="1007" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:231  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1008" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:232  %underflow_2 = and i1 %tmp_1531, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="1009" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:233  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="1010" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="carry_34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:254  %tmp_1540 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1540"/></StgValue>
</operation>

<operation id="1011" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:260  %deleted_zeros_12_2 = select i1 %carry_34_2, i1 %Range1_all_ones_12_2, i1 %Range1_all_zeros_12_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_2"/></StgValue>
</operation>

<operation id="1012" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="carry_34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:261  %tmp_386_2 = xor i1 %tmp_1540, true

]]></Node>
<StgValue><ssdm name="tmp_386_2"/></StgValue>
</operation>

<operation id="1013" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="carry_34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:262  %p_41_i_i_2 = and i1 %Range2_all_ones_12_2, %tmp_386_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="1014" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:263  %deleted_ones_12_2 = select i1 %carry_34_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_12_2

]]></Node>
<StgValue><ssdm name="deleted_ones_12_2"/></StgValue>
</operation>

<operation id="1015" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:264  %p_38_i_i_2 = and i1 %carry_34_2, %Range1_all_ones_12_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="1016" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:265  %p_not_i_i3_2 = xor i1 %deleted_zeros_12_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_2"/></StgValue>
</operation>

<operation id="1017" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:266  %brmerge_i_i9_2 = or i1 %tmp_1539, %p_not_i_i3_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_2"/></StgValue>
</operation>

<operation id="1018" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:267  %tmp_388_2 = xor i1 %tmp_1536, true

]]></Node>
<StgValue><ssdm name="tmp_388_2"/></StgValue>
</operation>

<operation id="1019" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:268  %overflow_19_2 = and i1 %brmerge_i_i9_2, %tmp_388_2

]]></Node>
<StgValue><ssdm name="overflow_19_2"/></StgValue>
</operation>

<operation id="1020" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:269  %brmerge40_demorgan_i_238 = and i1 %tmp_1539, %deleted_ones_12_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_238"/></StgValue>
</operation>

<operation id="1021" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:270  %tmp11_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_238

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="1022" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:271  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1023" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:272  %underflow_19_2 = and i1 %tmp_1536, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_19_2"/></StgValue>
</operation>

<operation id="1024" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:273  %brmerge_i_i_i3_2 = or i1 %underflow_19_2, %overflow_19_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_2"/></StgValue>
</operation>

<operation id="1025" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="carry_32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:299  %tmp_1545 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1545"/></StgValue>
</operation>

<operation id="1026" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:305  %deleted_zeros_3 = select i1 %carry_32_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="carry_32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:306  %tmp_371_3 = xor i1 %tmp_1545, true

]]></Node>
<StgValue><ssdm name="tmp_371_3"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="carry_32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:307  %p_41_i_i3_3 = and i1 %Range2_all_ones_3, %tmp_371_3

]]></Node>
<StgValue><ssdm name="p_41_i_i3_3"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:308  %deleted_ones_3 = select i1 %carry_32_3, i1 %p_41_i_i3_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:309  %p_38_i_i3_3 = and i1 %carry_32_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i3_3"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:310  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:311  %brmerge_i_i_3 = or i1 %tmp_1544, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:312  %tmp_373_3 = xor i1 %tmp_1541, true

]]></Node>
<StgValue><ssdm name="tmp_373_3"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:313  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_373_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:314  %brmerge40_demorgan_i_239 = and i1 %tmp_1544, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_239"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:315  %tmp13_demorgan = or i1 %p_38_i_i3_3, %brmerge40_demorgan_i_239

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:316  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:317  %underflow_3 = and i1 %tmp_1541, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:318  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="carry_34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:339  %tmp_1550 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1550"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:345  %deleted_zeros_12_3 = select i1 %carry_34_3, i1 %Range1_all_ones_12_3, i1 %Range1_all_zeros_12_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_3"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="carry_34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:346  %tmp_386_3 = xor i1 %tmp_1550, true

]]></Node>
<StgValue><ssdm name="tmp_386_3"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="carry_34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:347  %p_41_i_i_3 = and i1 %Range2_all_ones_12_3, %tmp_386_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:348  %deleted_ones_12_3 = select i1 %carry_34_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_12_3

]]></Node>
<StgValue><ssdm name="deleted_ones_12_3"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:349  %p_38_i_i_3 = and i1 %carry_34_3, %Range1_all_ones_12_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:350  %p_not_i_i3_3 = xor i1 %deleted_zeros_12_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_3"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:351  %brmerge_i_i9_3 = or i1 %tmp_1549, %p_not_i_i3_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_3"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:352  %tmp_388_3 = xor i1 %tmp_1546, true

]]></Node>
<StgValue><ssdm name="tmp_388_3"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:353  %overflow_19_3 = and i1 %brmerge_i_i9_3, %tmp_388_3

]]></Node>
<StgValue><ssdm name="overflow_19_3"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:354  %brmerge40_demorgan_i_240 = and i1 %tmp_1549, %deleted_ones_12_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_240"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:355  %tmp15_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_240

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="1052" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:356  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1053" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:357  %underflow_19_3 = and i1 %tmp_1546, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_19_3"/></StgValue>
</operation>

<operation id="1054" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:358  %brmerge_i_i_i3_3 = or i1 %underflow_19_3, %overflow_19_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_3"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="carry_32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:384  %tmp_1555 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1555"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:390  %deleted_zeros_4 = select i1 %carry_32_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="carry_32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:391  %tmp_371_4 = xor i1 %tmp_1555, true

]]></Node>
<StgValue><ssdm name="tmp_371_4"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="carry_32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:392  %p_41_i_i3_4 = and i1 %Range2_all_ones_4, %tmp_371_4

]]></Node>
<StgValue><ssdm name="p_41_i_i3_4"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:393  %deleted_ones_4 = select i1 %carry_32_4, i1 %p_41_i_i3_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:394  %p_38_i_i3_4 = and i1 %carry_32_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i3_4"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:395  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:396  %brmerge_i_i_4 = or i1 %tmp_1554, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:397  %tmp_373_4 = xor i1 %tmp_1551, true

]]></Node>
<StgValue><ssdm name="tmp_373_4"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:398  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_373_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:399  %brmerge40_demorgan_i_241 = and i1 %tmp_1554, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_241"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:400  %tmp17_demorgan = or i1 %p_38_i_i3_4, %brmerge40_demorgan_i_241

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="1067" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:401  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1068" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:402  %underflow_4 = and i1 %tmp_1551, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="1069" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:403  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="1070" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="carry_34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:424  %tmp_1560 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1560"/></StgValue>
</operation>

<operation id="1071" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:430  %deleted_zeros_12_4 = select i1 %carry_34_4, i1 %Range1_all_ones_12_4, i1 %Range1_all_zeros_12_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_4"/></StgValue>
</operation>

<operation id="1072" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="carry_34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:431  %tmp_386_4 = xor i1 %tmp_1560, true

]]></Node>
<StgValue><ssdm name="tmp_386_4"/></StgValue>
</operation>

<operation id="1073" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="carry_34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:432  %p_41_i_i_4 = and i1 %Range2_all_ones_12_4, %tmp_386_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="1074" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:433  %deleted_ones_12_4 = select i1 %carry_34_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_12_4

]]></Node>
<StgValue><ssdm name="deleted_ones_12_4"/></StgValue>
</operation>

<operation id="1075" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:434  %p_38_i_i_4 = and i1 %carry_34_4, %Range1_all_ones_12_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="1076" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:435  %p_not_i_i3_4 = xor i1 %deleted_zeros_12_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_4"/></StgValue>
</operation>

<operation id="1077" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:436  %brmerge_i_i9_4 = or i1 %tmp_1559, %p_not_i_i3_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_4"/></StgValue>
</operation>

<operation id="1078" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:437  %tmp_388_4 = xor i1 %tmp_1556, true

]]></Node>
<StgValue><ssdm name="tmp_388_4"/></StgValue>
</operation>

<operation id="1079" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:438  %overflow_19_4 = and i1 %brmerge_i_i9_4, %tmp_388_4

]]></Node>
<StgValue><ssdm name="overflow_19_4"/></StgValue>
</operation>

<operation id="1080" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:439  %brmerge40_demorgan_i_242 = and i1 %tmp_1559, %deleted_ones_12_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_242"/></StgValue>
</operation>

<operation id="1081" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:440  %tmp19_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_242

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="1082" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:441  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1083" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:442  %underflow_19_4 = and i1 %tmp_1556, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_19_4"/></StgValue>
</operation>

<operation id="1084" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:443  %brmerge_i_i_i3_4 = or i1 %underflow_19_4, %overflow_19_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_4"/></StgValue>
</operation>

<operation id="1085" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="carry_32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:469  %tmp_1565 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1565"/></StgValue>
</operation>

<operation id="1086" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:475  %deleted_zeros_5 = select i1 %carry_32_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="1087" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="carry_32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:476  %tmp_371_5 = xor i1 %tmp_1565, true

]]></Node>
<StgValue><ssdm name="tmp_371_5"/></StgValue>
</operation>

<operation id="1088" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="carry_32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:477  %p_41_i_i3_5 = and i1 %Range2_all_ones_5, %tmp_371_5

]]></Node>
<StgValue><ssdm name="p_41_i_i3_5"/></StgValue>
</operation>

<operation id="1089" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:478  %deleted_ones_5 = select i1 %carry_32_5, i1 %p_41_i_i3_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="1090" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:479  %p_38_i_i3_5 = and i1 %carry_32_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i3_5"/></StgValue>
</operation>

<operation id="1091" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:480  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="1092" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:481  %brmerge_i_i_5 = or i1 %tmp_1564, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="1093" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:482  %tmp_373_5 = xor i1 %tmp_1561, true

]]></Node>
<StgValue><ssdm name="tmp_373_5"/></StgValue>
</operation>

<operation id="1094" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:483  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_373_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="1095" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:484  %brmerge40_demorgan_i_243 = and i1 %tmp_1564, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_243"/></StgValue>
</operation>

<operation id="1096" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:485  %tmp21_demorgan = or i1 %p_38_i_i3_5, %brmerge40_demorgan_i_243

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="1097" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:486  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1098" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:487  %underflow_5 = and i1 %tmp_1561, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="1099" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:488  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="1100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="carry_34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:509  %tmp_1570 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1570"/></StgValue>
</operation>

<operation id="1101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:515  %deleted_zeros_12_5 = select i1 %carry_34_5, i1 %Range1_all_ones_12_5, i1 %Range1_all_zeros_12_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_5"/></StgValue>
</operation>

<operation id="1102" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="carry_34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:516  %tmp_386_5 = xor i1 %tmp_1570, true

]]></Node>
<StgValue><ssdm name="tmp_386_5"/></StgValue>
</operation>

<operation id="1103" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="carry_34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:517  %p_41_i_i_5 = and i1 %Range2_all_ones_12_5, %tmp_386_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="1104" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:518  %deleted_ones_12_5 = select i1 %carry_34_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_12_5

]]></Node>
<StgValue><ssdm name="deleted_ones_12_5"/></StgValue>
</operation>

<operation id="1105" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:519  %p_38_i_i_5 = and i1 %carry_34_5, %Range1_all_ones_12_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="1106" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:520  %p_not_i_i3_5 = xor i1 %deleted_zeros_12_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_5"/></StgValue>
</operation>

<operation id="1107" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:521  %brmerge_i_i9_5 = or i1 %tmp_1569, %p_not_i_i3_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_5"/></StgValue>
</operation>

<operation id="1108" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:522  %tmp_388_5 = xor i1 %tmp_1566, true

]]></Node>
<StgValue><ssdm name="tmp_388_5"/></StgValue>
</operation>

<operation id="1109" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:523  %overflow_19_5 = and i1 %brmerge_i_i9_5, %tmp_388_5

]]></Node>
<StgValue><ssdm name="overflow_19_5"/></StgValue>
</operation>

<operation id="1110" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:524  %brmerge40_demorgan_i_244 = and i1 %tmp_1569, %deleted_ones_12_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_244"/></StgValue>
</operation>

<operation id="1111" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:525  %tmp23_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_244

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="1112" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:526  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1113" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:527  %underflow_19_5 = and i1 %tmp_1566, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_19_5"/></StgValue>
</operation>

<operation id="1114" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:528  %brmerge_i_i_i3_5 = or i1 %underflow_19_5, %overflow_19_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_5"/></StgValue>
</operation>

<operation id="1115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="carry_32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:554  %tmp_1575 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1575"/></StgValue>
</operation>

<operation id="1116" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:560  %deleted_zeros_6 = select i1 %carry_32_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1117" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="carry_32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:561  %tmp_371_6 = xor i1 %tmp_1575, true

]]></Node>
<StgValue><ssdm name="tmp_371_6"/></StgValue>
</operation>

<operation id="1118" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="carry_32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:562  %p_41_i_i3_6 = and i1 %Range2_all_ones_6, %tmp_371_6

]]></Node>
<StgValue><ssdm name="p_41_i_i3_6"/></StgValue>
</operation>

<operation id="1119" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:563  %deleted_ones_6 = select i1 %carry_32_6, i1 %p_41_i_i3_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1120" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:564  %p_38_i_i3_6 = and i1 %carry_32_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i3_6"/></StgValue>
</operation>

<operation id="1121" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:565  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="1122" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:566  %brmerge_i_i_6 = or i1 %tmp_1574, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="1123" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:567  %tmp_373_6 = xor i1 %tmp_1571, true

]]></Node>
<StgValue><ssdm name="tmp_373_6"/></StgValue>
</operation>

<operation id="1124" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:568  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_373_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1125" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:569  %brmerge40_demorgan_i_245 = and i1 %tmp_1574, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_245"/></StgValue>
</operation>

<operation id="1126" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:570  %tmp25_demorgan = or i1 %p_38_i_i3_6, %brmerge40_demorgan_i_245

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1127" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:571  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1128" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:572  %underflow_6 = and i1 %tmp_1571, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1129" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:573  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="carry_34_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:594  %tmp_1580 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1580"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:600  %deleted_zeros_12_6 = select i1 %carry_34_6, i1 %Range1_all_ones_12_6, i1 %Range1_all_zeros_12_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_6"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="carry_34_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:601  %tmp_386_6 = xor i1 %tmp_1580, true

]]></Node>
<StgValue><ssdm name="tmp_386_6"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="carry_34_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:602  %p_41_i_i_6 = and i1 %Range2_all_ones_12_6, %tmp_386_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:603  %deleted_ones_12_6 = select i1 %carry_34_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_12_6

]]></Node>
<StgValue><ssdm name="deleted_ones_12_6"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:604  %p_38_i_i_6 = and i1 %carry_34_6, %Range1_all_ones_12_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:605  %p_not_i_i3_6 = xor i1 %deleted_zeros_12_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_6"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:606  %brmerge_i_i9_6 = or i1 %tmp_1579, %p_not_i_i3_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_6"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:607  %tmp_388_6 = xor i1 %tmp_1576, true

]]></Node>
<StgValue><ssdm name="tmp_388_6"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:608  %overflow_19_6 = and i1 %brmerge_i_i9_6, %tmp_388_6

]]></Node>
<StgValue><ssdm name="overflow_19_6"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:609  %brmerge40_demorgan_i_246 = and i1 %tmp_1579, %deleted_ones_12_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_246"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:610  %tmp27_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_246

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:611  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:612  %underflow_19_6 = and i1 %tmp_1576, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_19_6"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:613  %brmerge_i_i_i3_6 = or i1 %underflow_19_6, %overflow_19_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_6"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="carry_32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:639  %tmp_1585 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1585"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:645  %deleted_zeros_7 = select i1 %carry_32_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="carry_32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:646  %tmp_371_7 = xor i1 %tmp_1585, true

]]></Node>
<StgValue><ssdm name="tmp_371_7"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="carry_32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:647  %p_41_i_i3_7 = and i1 %Range2_all_ones_7, %tmp_371_7

]]></Node>
<StgValue><ssdm name="p_41_i_i3_7"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:648  %deleted_ones_7 = select i1 %carry_32_7, i1 %p_41_i_i3_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:649  %p_38_i_i3_7 = and i1 %carry_32_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i3_7"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:650  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:651  %brmerge_i_i_7 = or i1 %tmp_1584, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:652  %tmp_373_7 = xor i1 %tmp_1581, true

]]></Node>
<StgValue><ssdm name="tmp_373_7"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:653  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_373_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:654  %brmerge40_demorgan_i_247 = and i1 %tmp_1584, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_247"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:655  %tmp29_demorgan = or i1 %p_38_i_i3_7, %brmerge40_demorgan_i_247

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:656  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:657  %underflow_7 = and i1 %tmp_1581, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:658  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="carry_34_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:679  %tmp_1590 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1590"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:685  %deleted_zeros_12_7 = select i1 %carry_34_7, i1 %Range1_all_ones_12_7, i1 %Range1_all_zeros_12_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_7"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="carry_34_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:686  %tmp_386_7 = xor i1 %tmp_1590, true

]]></Node>
<StgValue><ssdm name="tmp_386_7"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="carry_34_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:687  %p_41_i_i_7 = and i1 %Range2_all_ones_12_7, %tmp_386_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:688  %deleted_ones_12_7 = select i1 %carry_34_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_12_7

]]></Node>
<StgValue><ssdm name="deleted_ones_12_7"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:689  %p_38_i_i_7 = and i1 %carry_34_7, %Range1_all_ones_12_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:690  %p_not_i_i3_7 = xor i1 %deleted_zeros_12_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_7"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:691  %brmerge_i_i9_7 = or i1 %tmp_1589, %p_not_i_i3_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_7"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:692  %tmp_388_7 = xor i1 %tmp_1586, true

]]></Node>
<StgValue><ssdm name="tmp_388_7"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:693  %overflow_19_7 = and i1 %brmerge_i_i9_7, %tmp_388_7

]]></Node>
<StgValue><ssdm name="overflow_19_7"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:694  %brmerge40_demorgan_i_248 = and i1 %tmp_1589, %deleted_ones_12_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_248"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:695  %tmp31_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_248

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:696  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1173" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:697  %underflow_19_7 = and i1 %tmp_1586, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_19_7"/></StgValue>
</operation>

<operation id="1174" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:698  %brmerge_i_i_i3_7 = or i1 %underflow_19_7, %overflow_19_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_7"/></StgValue>
</operation>

<operation id="1175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="carry_32_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:724  %tmp_1595 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1595"/></StgValue>
</operation>

<operation id="1176" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:730  %deleted_zeros_8 = select i1 %carry_32_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="1177" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="carry_32_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:731  %tmp_371_8 = xor i1 %tmp_1595, true

]]></Node>
<StgValue><ssdm name="tmp_371_8"/></StgValue>
</operation>

<operation id="1178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="carry_32_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:732  %p_41_i_i3_8 = and i1 %Range2_all_ones_8, %tmp_371_8

]]></Node>
<StgValue><ssdm name="p_41_i_i3_8"/></StgValue>
</operation>

<operation id="1179" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:733  %deleted_ones_8 = select i1 %carry_32_8, i1 %p_41_i_i3_8, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1180" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:734  %p_38_i_i3_8 = and i1 %carry_32_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i3_8"/></StgValue>
</operation>

<operation id="1181" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:735  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="1182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:736  %brmerge_i_i_8 = or i1 %tmp_1594, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="1183" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:737  %tmp_373_8 = xor i1 %tmp_1591, true

]]></Node>
<StgValue><ssdm name="tmp_373_8"/></StgValue>
</operation>

<operation id="1184" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:738  %overflow_8 = and i1 %brmerge_i_i_8, %tmp_373_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1185" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:739  %brmerge40_demorgan_i_249 = and i1 %tmp_1594, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_249"/></StgValue>
</operation>

<operation id="1186" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:740  %tmp33_demorgan = or i1 %p_38_i_i3_8, %brmerge40_demorgan_i_249

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="1187" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:741  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1188" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:742  %underflow_8 = and i1 %tmp_1591, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1189" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:743  %brmerge_i_i_i_8 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="1190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="carry_34_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:764  %tmp_1600 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1600"/></StgValue>
</operation>

<operation id="1191" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:770  %deleted_zeros_12_8 = select i1 %carry_34_8, i1 %Range1_all_ones_12_8, i1 %Range1_all_zeros_12_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_8"/></StgValue>
</operation>

<operation id="1192" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="carry_34_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:771  %tmp_386_8 = xor i1 %tmp_1600, true

]]></Node>
<StgValue><ssdm name="tmp_386_8"/></StgValue>
</operation>

<operation id="1193" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="carry_34_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:772  %p_41_i_i_8 = and i1 %Range2_all_ones_12_8, %tmp_386_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="1194" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:773  %deleted_ones_12_8 = select i1 %carry_34_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_12_8

]]></Node>
<StgValue><ssdm name="deleted_ones_12_8"/></StgValue>
</operation>

<operation id="1195" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:774  %p_38_i_i_8 = and i1 %carry_34_8, %Range1_all_ones_12_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="1196" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:775  %p_not_i_i3_8 = xor i1 %deleted_zeros_12_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_8"/></StgValue>
</operation>

<operation id="1197" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:776  %brmerge_i_i9_8 = or i1 %tmp_1599, %p_not_i_i3_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_8"/></StgValue>
</operation>

<operation id="1198" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:777  %tmp_388_8 = xor i1 %tmp_1596, true

]]></Node>
<StgValue><ssdm name="tmp_388_8"/></StgValue>
</operation>

<operation id="1199" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:778  %overflow_19_8 = and i1 %brmerge_i_i9_8, %tmp_388_8

]]></Node>
<StgValue><ssdm name="overflow_19_8"/></StgValue>
</operation>

<operation id="1200" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:779  %brmerge40_demorgan_i_250 = and i1 %tmp_1599, %deleted_ones_12_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_250"/></StgValue>
</operation>

<operation id="1201" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:780  %tmp35_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_250

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="1202" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:781  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1203" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:782  %underflow_19_8 = and i1 %tmp_1596, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_19_8"/></StgValue>
</operation>

<operation id="1204" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:783  %brmerge_i_i_i3_8 = or i1 %underflow_19_8, %overflow_19_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_8"/></StgValue>
</operation>

<operation id="1205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="carry_32_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:809  %tmp_1605 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1605"/></StgValue>
</operation>

<operation id="1206" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:815  %deleted_zeros_9 = select i1 %carry_32_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="1207" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="carry_32_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:816  %tmp_371_9 = xor i1 %tmp_1605, true

]]></Node>
<StgValue><ssdm name="tmp_371_9"/></StgValue>
</operation>

<operation id="1208" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="carry_32_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:817  %p_41_i_i3_9 = and i1 %Range2_all_ones_9, %tmp_371_9

]]></Node>
<StgValue><ssdm name="p_41_i_i3_9"/></StgValue>
</operation>

<operation id="1209" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:818  %deleted_ones_9 = select i1 %carry_32_9, i1 %p_41_i_i3_9, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="1210" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:819  %p_38_i_i3_9 = and i1 %carry_32_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i3_9"/></StgValue>
</operation>

<operation id="1211" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:820  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="1212" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:821  %brmerge_i_i_9 = or i1 %tmp_1604, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="1213" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:822  %tmp_373_9 = xor i1 %tmp_1601, true

]]></Node>
<StgValue><ssdm name="tmp_373_9"/></StgValue>
</operation>

<operation id="1214" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:823  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_373_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1215" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:824  %brmerge40_demorgan_i_251 = and i1 %tmp_1604, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_251"/></StgValue>
</operation>

<operation id="1216" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:825  %tmp37_demorgan = or i1 %p_38_i_i3_9, %brmerge40_demorgan_i_251

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="1217" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:826  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1218" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:827  %underflow_9 = and i1 %tmp_1601, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1219" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:828  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="1220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="carry_34_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:849  %tmp_1610 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1610"/></StgValue>
</operation>

<operation id="1221" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:855  %deleted_zeros_12_9 = select i1 %carry_34_9, i1 %Range1_all_ones_12_9, i1 %Range1_all_zeros_12_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_9"/></StgValue>
</operation>

<operation id="1222" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="carry_34_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:856  %tmp_386_9 = xor i1 %tmp_1610, true

]]></Node>
<StgValue><ssdm name="tmp_386_9"/></StgValue>
</operation>

<operation id="1223" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="carry_34_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:857  %p_41_i_i_9 = and i1 %Range2_all_ones_12_9, %tmp_386_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="1224" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:858  %deleted_ones_12_9 = select i1 %carry_34_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_12_9

]]></Node>
<StgValue><ssdm name="deleted_ones_12_9"/></StgValue>
</operation>

<operation id="1225" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:859  %p_38_i_i_9 = and i1 %carry_34_9, %Range1_all_ones_12_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="1226" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:860  %p_not_i_i3_9 = xor i1 %deleted_zeros_12_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_9"/></StgValue>
</operation>

<operation id="1227" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:861  %brmerge_i_i9_9 = or i1 %tmp_1609, %p_not_i_i3_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_9"/></StgValue>
</operation>

<operation id="1228" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:862  %tmp_388_9 = xor i1 %tmp_1606, true

]]></Node>
<StgValue><ssdm name="tmp_388_9"/></StgValue>
</operation>

<operation id="1229" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:863  %overflow_19_9 = and i1 %brmerge_i_i9_9, %tmp_388_9

]]></Node>
<StgValue><ssdm name="overflow_19_9"/></StgValue>
</operation>

<operation id="1230" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:864  %brmerge40_demorgan_i_252 = and i1 %tmp_1609, %deleted_ones_12_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_252"/></StgValue>
</operation>

<operation id="1231" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:865  %tmp39_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_252

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="1232" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:866  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1233" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:867  %underflow_19_9 = and i1 %tmp_1606, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_19_9"/></StgValue>
</operation>

<operation id="1234" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:868  %brmerge_i_i_i3_9 = or i1 %underflow_19_9, %overflow_19_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_9"/></StgValue>
</operation>

<operation id="1235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="carry_32_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:894  %tmp_1615 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1615"/></StgValue>
</operation>

<operation id="1236" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:900  %deleted_zeros_10 = select i1 %carry_32_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="1237" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="carry_32_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:901  %tmp_371_s = xor i1 %tmp_1615, true

]]></Node>
<StgValue><ssdm name="tmp_371_s"/></StgValue>
</operation>

<operation id="1238" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="carry_32_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:902  %p_41_i_i3_10 = and i1 %Range2_all_ones_10, %tmp_371_s

]]></Node>
<StgValue><ssdm name="p_41_i_i3_10"/></StgValue>
</operation>

<operation id="1239" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:903  %deleted_ones_10 = select i1 %carry_32_s, i1 %p_41_i_i3_10, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1240" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:904  %p_38_i_i3_10 = and i1 %carry_32_s, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i3_10"/></StgValue>
</operation>

<operation id="1241" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:905  %p_not_i_i_10 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="1242" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:906  %brmerge_i_i_10 = or i1 %tmp_1614, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="1243" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:907  %tmp_373_s = xor i1 %tmp_1611, true

]]></Node>
<StgValue><ssdm name="tmp_373_s"/></StgValue>
</operation>

<operation id="1244" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:908  %overflow_10 = and i1 %brmerge_i_i_10, %tmp_373_s

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="1245" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:909  %brmerge40_demorgan_i_253 = and i1 %tmp_1614, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_253"/></StgValue>
</operation>

<operation id="1246" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:910  %tmp41_demorgan = or i1 %p_38_i_i3_10, %brmerge40_demorgan_i_253

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="1247" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:911  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1248" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:912  %underflow_10 = and i1 %tmp_1611, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="1249" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:913  %brmerge_i_i_i_10 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>

<operation id="1250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="carry_34_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:934  %tmp_1620 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1620"/></StgValue>
</operation>

<operation id="1251" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:940  %deleted_zeros_12_s = select i1 %carry_34_s, i1 %Range1_all_ones_12_s, i1 %Range1_all_zeros_12_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_s"/></StgValue>
</operation>

<operation id="1252" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="carry_34_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:941  %tmp_386_s = xor i1 %tmp_1620, true

]]></Node>
<StgValue><ssdm name="tmp_386_s"/></StgValue>
</operation>

<operation id="1253" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="carry_34_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:942  %p_41_i_i_10 = and i1 %Range2_all_ones_12_s, %tmp_386_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="1254" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:943  %deleted_ones_12_s = select i1 %carry_34_s, i1 %p_41_i_i_10, i1 %Range1_all_ones_12_s

]]></Node>
<StgValue><ssdm name="deleted_ones_12_s"/></StgValue>
</operation>

<operation id="1255" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:944  %p_38_i_i_10 = and i1 %carry_34_s, %Range1_all_ones_12_s

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="1256" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:945  %p_not_i_i3_10 = xor i1 %deleted_zeros_12_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_10"/></StgValue>
</operation>

<operation id="1257" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:946  %brmerge_i_i9_10 = or i1 %tmp_1619, %p_not_i_i3_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_10"/></StgValue>
</operation>

<operation id="1258" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:947  %tmp_388_s = xor i1 %tmp_1616, true

]]></Node>
<StgValue><ssdm name="tmp_388_s"/></StgValue>
</operation>

<operation id="1259" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:948  %overflow_19_s = and i1 %brmerge_i_i9_10, %tmp_388_s

]]></Node>
<StgValue><ssdm name="overflow_19_s"/></StgValue>
</operation>

<operation id="1260" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:949  %brmerge40_demorgan_i_254 = and i1 %tmp_1619, %deleted_ones_12_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_254"/></StgValue>
</operation>

<operation id="1261" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:950  %tmp43_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_254

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="1262" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:951  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1263" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:952  %underflow_19_s = and i1 %tmp_1616, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_19_s"/></StgValue>
</operation>

<operation id="1264" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:953  %brmerge_i_i_i3_10 = or i1 %underflow_19_s, %overflow_19_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_10"/></StgValue>
</operation>

<operation id="1265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="carry_32_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1004  %tmp_1625 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1625"/></StgValue>
</operation>

<operation id="1266" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1010  %deleted_zeros_11 = select i1 %carry_32_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="1267" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="carry_32_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1011  %tmp_371_10 = xor i1 %tmp_1625, true

]]></Node>
<StgValue><ssdm name="tmp_371_10"/></StgValue>
</operation>

<operation id="1268" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="carry_32_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1012  %p_41_i_i3_s = and i1 %Range2_all_ones_11, %tmp_371_10

]]></Node>
<StgValue><ssdm name="p_41_i_i3_s"/></StgValue>
</operation>

<operation id="1269" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1013  %deleted_ones_11 = select i1 %carry_32_10, i1 %p_41_i_i3_s, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="1270" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1014  %p_38_i_i3_s = and i1 %carry_32_10, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i3_s"/></StgValue>
</operation>

<operation id="1271" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1015  %p_not_i_i_11 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_11"/></StgValue>
</operation>

<operation id="1272" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1016  %brmerge_i_i_11 = or i1 %tmp_1624, %p_not_i_i_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_11"/></StgValue>
</operation>

<operation id="1273" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1017  %tmp_373_10 = xor i1 %tmp_1621, true

]]></Node>
<StgValue><ssdm name="tmp_373_10"/></StgValue>
</operation>

<operation id="1274" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1018  %overflow_11 = and i1 %brmerge_i_i_11, %tmp_373_10

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1275" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1019  %brmerge40_demorgan_i_255 = and i1 %tmp_1624, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_255"/></StgValue>
</operation>

<operation id="1276" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1020  %tmp45_demorgan = or i1 %p_38_i_i3_s, %brmerge40_demorgan_i_255

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="1277" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1021  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1278" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1022  %underflow_11 = and i1 %tmp_1621, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="1279" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1023  %brmerge_i_i_i_11 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_11"/></StgValue>
</operation>

<operation id="1280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="carry_34_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader62.preheader_ifconv:1044  %tmp_1630 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1630"/></StgValue>
</operation>

<operation id="1281" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1050  %deleted_zeros_12_10 = select i1 %carry_34_10, i1 %Range1_all_ones_12_10, i1 %Range1_all_zeros_12_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_12_10"/></StgValue>
</operation>

<operation id="1282" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="carry_34_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1051  %tmp_386_10 = xor i1 %tmp_1630, true

]]></Node>
<StgValue><ssdm name="tmp_386_10"/></StgValue>
</operation>

<operation id="1283" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="carry_34_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1052  %p_41_i_i_11 = and i1 %Range2_all_ones_12_10, %tmp_386_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_11"/></StgValue>
</operation>

<operation id="1284" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1053  %deleted_ones_12_10 = select i1 %carry_34_10, i1 %p_41_i_i_11, i1 %Range1_all_ones_12_10

]]></Node>
<StgValue><ssdm name="deleted_ones_12_10"/></StgValue>
</operation>

<operation id="1285" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1054  %p_38_i_i_11 = and i1 %carry_34_10, %Range1_all_ones_12_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_11"/></StgValue>
</operation>

<operation id="1286" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1055  %p_not_i_i3_s = xor i1 %deleted_zeros_12_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_s"/></StgValue>
</operation>

<operation id="1287" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1056  %brmerge_i_i9_s = or i1 %tmp_1629, %p_not_i_i3_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_s"/></StgValue>
</operation>

<operation id="1288" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1057  %tmp_388_10 = xor i1 %tmp_1626, true

]]></Node>
<StgValue><ssdm name="tmp_388_10"/></StgValue>
</operation>

<operation id="1289" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1058  %overflow_19_10 = and i1 %brmerge_i_i9_s, %tmp_388_10

]]></Node>
<StgValue><ssdm name="overflow_19_10"/></StgValue>
</operation>

<operation id="1290" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1059  %brmerge40_demorgan_i_256 = and i1 %tmp_1629, %deleted_ones_12_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_256"/></StgValue>
</operation>

<operation id="1291" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1060  %tmp47_demorgan = or i1 %p_38_i_i_11, %brmerge40_demorgan_i_256

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="1292" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1061  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1293" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1062  %underflow_19_10 = and i1 %tmp_1626, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_19_10"/></StgValue>
</operation>

<operation id="1294" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1063  %brmerge_i_i_i3_s = or i1 %underflow_19_10, %overflow_19_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1295" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:64  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1296" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:65  %underflow_not = or i1 %tmp2, %p_38_i_i3

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:66  %p_Val2_119_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_41

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux"/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:67  %p_Val2_s_343 = select i1 %underflow, i8 -128, i8 %p_Val2_41

]]></Node>
<StgValue><ssdm name="p_Val2_s_343"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:68  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_119_mux, i8 %p_Val2_s_343

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:69  store i8 %this_assign_1, i8* %ShuffleConvs_0_Downs_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:104  %tmp4 = or i1 %brmerge40_demorgan_i_257, %tmp_180

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:105  %underflow_19_not = or i1 %tmp4, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_19_not"/></StgValue>
</operation>

<operation id="1303" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:106  %p_Val2_124_mux = select i1 %brmerge_i_i_i3, i8 127, i8 %p_Val2_44

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux"/></StgValue>
</operation>

<operation id="1304" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:107  %p_Val2_3 = select i1 %underflow_19, i8 -128, i8 %p_Val2_44

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1305" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:108  %this_assign_51_1 = select i1 %underflow_19_not, i8 %p_Val2_124_mux, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="this_assign_51_1"/></StgValue>
</operation>

<operation id="1306" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:109  store i8 %this_assign_51_1, i8* %ShuffleConvs_0_Downs_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:149  %tmp6 = or i1 %brmerge40_demorgan_i_235, %tmp_373_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:150  %underflow_not_1 = or i1 %tmp6, %p_38_i_i3_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="1309" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:151  %p_Val2_119_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_119_1

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_1"/></StgValue>
</operation>

<operation id="1310" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:152  %p_Val2_119_1_344 = select i1 %underflow_1, i8 -128, i8 %p_Val2_119_1

]]></Node>
<StgValue><ssdm name="p_Val2_119_1_344"/></StgValue>
</operation>

<operation id="1311" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:153  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_119_mux_1, i8 %p_Val2_119_1_344

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="1312" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:154  store i8 %this_assign_1_1, i8* %ShuffleConvs_0_Downs_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:189  %tmp8 = or i1 %brmerge40_demorgan_i_236, %tmp_388_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1314" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:190  %underflow_19_not_1 = or i1 %tmp8, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_19_not_1"/></StgValue>
</operation>

<operation id="1315" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:191  %p_Val2_124_mux_1 = select i1 %brmerge_i_i_i3_1, i8 127, i8 %p_Val2_124_1

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_1"/></StgValue>
</operation>

<operation id="1316" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:192  %p_Val2_124_1_345 = select i1 %underflow_19_1, i8 -128, i8 %p_Val2_124_1

]]></Node>
<StgValue><ssdm name="p_Val2_124_1_345"/></StgValue>
</operation>

<operation id="1317" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:193  %this_assign_51_1_1 = select i1 %underflow_19_not_1, i8 %p_Val2_124_mux_1, i8 %p_Val2_124_1_345

]]></Node>
<StgValue><ssdm name="this_assign_51_1_1"/></StgValue>
</operation>

<operation id="1318" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:194  store i8 %this_assign_51_1_1, i8* %ShuffleConvs_0_Downs_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:234  %tmp10 = or i1 %brmerge40_demorgan_i_237, %tmp_373_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1320" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:235  %underflow_not_2 = or i1 %tmp10, %p_38_i_i3_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="1321" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:236  %p_Val2_119_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_119_2

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_2"/></StgValue>
</operation>

<operation id="1322" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:237  %p_Val2_119_2_346 = select i1 %underflow_2, i8 -128, i8 %p_Val2_119_2

]]></Node>
<StgValue><ssdm name="p_Val2_119_2_346"/></StgValue>
</operation>

<operation id="1323" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:238  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_119_mux_2, i8 %p_Val2_119_2_346

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="1324" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:239  store i8 %this_assign_1_2, i8* %ShuffleConvs_0_Downs_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:274  %tmp12 = or i1 %brmerge40_demorgan_i_238, %tmp_388_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1326" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:275  %underflow_19_not_2 = or i1 %tmp12, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_19_not_2"/></StgValue>
</operation>

<operation id="1327" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:276  %p_Val2_124_mux_2 = select i1 %brmerge_i_i_i3_2, i8 127, i8 %p_Val2_124_2

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_2"/></StgValue>
</operation>

<operation id="1328" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:277  %p_Val2_124_2_347 = select i1 %underflow_19_2, i8 -128, i8 %p_Val2_124_2

]]></Node>
<StgValue><ssdm name="p_Val2_124_2_347"/></StgValue>
</operation>

<operation id="1329" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:278  %this_assign_51_1_2 = select i1 %underflow_19_not_2, i8 %p_Val2_124_mux_2, i8 %p_Val2_124_2_347

]]></Node>
<StgValue><ssdm name="this_assign_51_1_2"/></StgValue>
</operation>

<operation id="1330" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:279  store i8 %this_assign_51_1_2, i8* %ShuffleConvs_0_Downs_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:319  %tmp14 = or i1 %brmerge40_demorgan_i_239, %tmp_373_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1332" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:320  %underflow_not_3 = or i1 %tmp14, %p_38_i_i3_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="1333" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:321  %p_Val2_119_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_119_3

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_3"/></StgValue>
</operation>

<operation id="1334" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:322  %p_Val2_119_3_348 = select i1 %underflow_3, i8 -128, i8 %p_Val2_119_3

]]></Node>
<StgValue><ssdm name="p_Val2_119_3_348"/></StgValue>
</operation>

<operation id="1335" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:323  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_119_mux_3, i8 %p_Val2_119_3_348

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="1336" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:324  store i8 %this_assign_1_3, i8* %ShuffleConvs_0_Downs_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:359  %tmp16 = or i1 %brmerge40_demorgan_i_240, %tmp_388_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1338" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:360  %underflow_19_not_3 = or i1 %tmp16, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_19_not_3"/></StgValue>
</operation>

<operation id="1339" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:361  %p_Val2_124_mux_3 = select i1 %brmerge_i_i_i3_3, i8 127, i8 %p_Val2_124_3

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_3"/></StgValue>
</operation>

<operation id="1340" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:362  %p_Val2_124_3_349 = select i1 %underflow_19_3, i8 -128, i8 %p_Val2_124_3

]]></Node>
<StgValue><ssdm name="p_Val2_124_3_349"/></StgValue>
</operation>

<operation id="1341" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:363  %this_assign_51_1_3 = select i1 %underflow_19_not_3, i8 %p_Val2_124_mux_3, i8 %p_Val2_124_3_349

]]></Node>
<StgValue><ssdm name="this_assign_51_1_3"/></StgValue>
</operation>

<operation id="1342" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:364  store i8 %this_assign_51_1_3, i8* %ShuffleConvs_0_Downs_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:404  %tmp18 = or i1 %brmerge40_demorgan_i_241, %tmp_373_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1344" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:405  %underflow_not_4 = or i1 %tmp18, %p_38_i_i3_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="1345" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:406  %p_Val2_119_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_119_4

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_4"/></StgValue>
</operation>

<operation id="1346" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:407  %p_Val2_119_4_350 = select i1 %underflow_4, i8 -128, i8 %p_Val2_119_4

]]></Node>
<StgValue><ssdm name="p_Val2_119_4_350"/></StgValue>
</operation>

<operation id="1347" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:408  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_119_mux_4, i8 %p_Val2_119_4_350

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="1348" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:409  store i8 %this_assign_1_4, i8* %ShuffleConvs_0_Downs_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:444  %tmp20 = or i1 %brmerge40_demorgan_i_242, %tmp_388_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1350" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:445  %underflow_19_not_4 = or i1 %tmp20, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_19_not_4"/></StgValue>
</operation>

<operation id="1351" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:446  %p_Val2_124_mux_4 = select i1 %brmerge_i_i_i3_4, i8 127, i8 %p_Val2_124_4

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_4"/></StgValue>
</operation>

<operation id="1352" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:447  %p_Val2_124_4_351 = select i1 %underflow_19_4, i8 -128, i8 %p_Val2_124_4

]]></Node>
<StgValue><ssdm name="p_Val2_124_4_351"/></StgValue>
</operation>

<operation id="1353" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:448  %this_assign_51_1_4 = select i1 %underflow_19_not_4, i8 %p_Val2_124_mux_4, i8 %p_Val2_124_4_351

]]></Node>
<StgValue><ssdm name="this_assign_51_1_4"/></StgValue>
</operation>

<operation id="1354" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:449  store i8 %this_assign_51_1_4, i8* %ShuffleConvs_0_Downs_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:489  %tmp22 = or i1 %brmerge40_demorgan_i_243, %tmp_373_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1356" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:490  %underflow_not_5 = or i1 %tmp22, %p_38_i_i3_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="1357" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:491  %p_Val2_119_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_119_5

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_5"/></StgValue>
</operation>

<operation id="1358" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:492  %p_Val2_119_5_352 = select i1 %underflow_5, i8 -128, i8 %p_Val2_119_5

]]></Node>
<StgValue><ssdm name="p_Val2_119_5_352"/></StgValue>
</operation>

<operation id="1359" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:493  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_119_mux_5, i8 %p_Val2_119_5_352

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="1360" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:494  store i8 %this_assign_1_5, i8* %ShuffleConvs_0_Downs_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:529  %tmp24 = or i1 %brmerge40_demorgan_i_244, %tmp_388_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1362" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:530  %underflow_19_not_5 = or i1 %tmp24, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_19_not_5"/></StgValue>
</operation>

<operation id="1363" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:531  %p_Val2_124_mux_5 = select i1 %brmerge_i_i_i3_5, i8 127, i8 %p_Val2_124_5

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_5"/></StgValue>
</operation>

<operation id="1364" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:532  %p_Val2_124_5_353 = select i1 %underflow_19_5, i8 -128, i8 %p_Val2_124_5

]]></Node>
<StgValue><ssdm name="p_Val2_124_5_353"/></StgValue>
</operation>

<operation id="1365" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:533  %this_assign_51_1_5 = select i1 %underflow_19_not_5, i8 %p_Val2_124_mux_5, i8 %p_Val2_124_5_353

]]></Node>
<StgValue><ssdm name="this_assign_51_1_5"/></StgValue>
</operation>

<operation id="1366" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:534  store i8 %this_assign_51_1_5, i8* %ShuffleConvs_0_Downs_66, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:574  %tmp26 = or i1 %brmerge40_demorgan_i_245, %tmp_373_6

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1368" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:575  %underflow_not_6 = or i1 %tmp26, %p_38_i_i3_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1369" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:576  %p_Val2_119_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_119_6

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_6"/></StgValue>
</operation>

<operation id="1370" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:577  %p_Val2_119_6_354 = select i1 %underflow_6, i8 -128, i8 %p_Val2_119_6

]]></Node>
<StgValue><ssdm name="p_Val2_119_6_354"/></StgValue>
</operation>

<operation id="1371" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:578  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_119_mux_6, i8 %p_Val2_119_6_354

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1372" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:579  store i8 %this_assign_1_6, i8* %ShuffleConvs_0_Downs_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:614  %tmp28 = or i1 %brmerge40_demorgan_i_246, %tmp_388_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1374" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:615  %underflow_19_not_6 = or i1 %tmp28, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_19_not_6"/></StgValue>
</operation>

<operation id="1375" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:616  %p_Val2_124_mux_6 = select i1 %brmerge_i_i_i3_6, i8 127, i8 %p_Val2_124_6

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_6"/></StgValue>
</operation>

<operation id="1376" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:617  %p_Val2_124_6_355 = select i1 %underflow_19_6, i8 -128, i8 %p_Val2_124_6

]]></Node>
<StgValue><ssdm name="p_Val2_124_6_355"/></StgValue>
</operation>

<operation id="1377" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:618  %this_assign_51_1_6 = select i1 %underflow_19_not_6, i8 %p_Val2_124_mux_6, i8 %p_Val2_124_6_355

]]></Node>
<StgValue><ssdm name="this_assign_51_1_6"/></StgValue>
</operation>

<operation id="1378" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:619  store i8 %this_assign_51_1_6, i8* %ShuffleConvs_0_Downs_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:659  %tmp30 = or i1 %brmerge40_demorgan_i_247, %tmp_373_7

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1380" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:660  %underflow_not_7 = or i1 %tmp30, %p_38_i_i3_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1381" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:661  %p_Val2_119_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_119_7

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_7"/></StgValue>
</operation>

<operation id="1382" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:662  %p_Val2_119_7_356 = select i1 %underflow_7, i8 -128, i8 %p_Val2_119_7

]]></Node>
<StgValue><ssdm name="p_Val2_119_7_356"/></StgValue>
</operation>

<operation id="1383" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:663  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_119_mux_7, i8 %p_Val2_119_7_356

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1384" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:664  store i8 %this_assign_1_7, i8* %ShuffleConvs_0_Downs_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:699  %tmp32 = or i1 %brmerge40_demorgan_i_248, %tmp_388_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1386" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:700  %underflow_19_not_7 = or i1 %tmp32, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_19_not_7"/></StgValue>
</operation>

<operation id="1387" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:701  %p_Val2_124_mux_7 = select i1 %brmerge_i_i_i3_7, i8 127, i8 %p_Val2_124_7

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_7"/></StgValue>
</operation>

<operation id="1388" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:702  %p_Val2_124_7_357 = select i1 %underflow_19_7, i8 -128, i8 %p_Val2_124_7

]]></Node>
<StgValue><ssdm name="p_Val2_124_7_357"/></StgValue>
</operation>

<operation id="1389" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:703  %this_assign_51_1_7 = select i1 %underflow_19_not_7, i8 %p_Val2_124_mux_7, i8 %p_Val2_124_7_357

]]></Node>
<StgValue><ssdm name="this_assign_51_1_7"/></StgValue>
</operation>

<operation id="1390" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:704  store i8 %this_assign_51_1_7, i8* %ShuffleConvs_0_Downs_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:744  %tmp34 = or i1 %brmerge40_demorgan_i_249, %tmp_373_8

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1392" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:745  %underflow_not_8 = or i1 %tmp34, %p_38_i_i3_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="1393" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:746  %p_Val2_119_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_119_8

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_8"/></StgValue>
</operation>

<operation id="1394" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:747  %p_Val2_119_8_358 = select i1 %underflow_8, i8 -128, i8 %p_Val2_119_8

]]></Node>
<StgValue><ssdm name="p_Val2_119_8_358"/></StgValue>
</operation>

<operation id="1395" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:748  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_119_mux_8, i8 %p_Val2_119_8_358

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="1396" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:749  store i8 %this_assign_1_8, i8* %ShuffleConvs_0_Downs_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:784  %tmp36 = or i1 %brmerge40_demorgan_i_250, %tmp_388_8

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1398" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:785  %underflow_19_not_8 = or i1 %tmp36, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_19_not_8"/></StgValue>
</operation>

<operation id="1399" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:786  %p_Val2_124_mux_8 = select i1 %brmerge_i_i_i3_8, i8 127, i8 %p_Val2_124_8

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_8"/></StgValue>
</operation>

<operation id="1400" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:787  %p_Val2_124_8_359 = select i1 %underflow_19_8, i8 -128, i8 %p_Val2_124_8

]]></Node>
<StgValue><ssdm name="p_Val2_124_8_359"/></StgValue>
</operation>

<operation id="1401" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:788  %this_assign_51_1_8 = select i1 %underflow_19_not_8, i8 %p_Val2_124_mux_8, i8 %p_Val2_124_8_359

]]></Node>
<StgValue><ssdm name="this_assign_51_1_8"/></StgValue>
</operation>

<operation id="1402" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:789  store i8 %this_assign_51_1_8, i8* %ShuffleConvs_0_Downs_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:829  %tmp38 = or i1 %brmerge40_demorgan_i_251, %tmp_373_9

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1404" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:830  %underflow_not_9 = or i1 %tmp38, %p_38_i_i3_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="1405" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:831  %p_Val2_119_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_119_9

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_9"/></StgValue>
</operation>

<operation id="1406" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:832  %p_Val2_119_9_360 = select i1 %underflow_9, i8 -128, i8 %p_Val2_119_9

]]></Node>
<StgValue><ssdm name="p_Val2_119_9_360"/></StgValue>
</operation>

<operation id="1407" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:833  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_119_mux_9, i8 %p_Val2_119_9_360

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="1408" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:834  store i8 %this_assign_1_9, i8* %ShuffleConvs_0_Downs_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:869  %tmp40 = or i1 %brmerge40_demorgan_i_252, %tmp_388_9

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1410" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:870  %underflow_19_not_9 = or i1 %tmp40, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_19_not_9"/></StgValue>
</operation>

<operation id="1411" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:871  %p_Val2_124_mux_9 = select i1 %brmerge_i_i_i3_9, i8 127, i8 %p_Val2_124_9

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_9"/></StgValue>
</operation>

<operation id="1412" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:872  %p_Val2_124_9_361 = select i1 %underflow_19_9, i8 -128, i8 %p_Val2_124_9

]]></Node>
<StgValue><ssdm name="p_Val2_124_9_361"/></StgValue>
</operation>

<operation id="1413" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:873  %this_assign_51_1_9 = select i1 %underflow_19_not_9, i8 %p_Val2_124_mux_9, i8 %p_Val2_124_9_361

]]></Node>
<StgValue><ssdm name="this_assign_51_1_9"/></StgValue>
</operation>

<operation id="1414" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:874  store i8 %this_assign_51_1_9, i8* %ShuffleConvs_0_Downs_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:914  %tmp42 = or i1 %brmerge40_demorgan_i_253, %tmp_373_s

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1416" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:915  %underflow_not_10 = or i1 %tmp42, %p_38_i_i3_10

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="1417" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:916  %p_Val2_119_mux_s = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_119_s

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_s"/></StgValue>
</operation>

<operation id="1418" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:917  %p_Val2_119_s_362 = select i1 %underflow_10, i8 -128, i8 %p_Val2_119_s

]]></Node>
<StgValue><ssdm name="p_Val2_119_s_362"/></StgValue>
</operation>

<operation id="1419" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:918  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_119_mux_s, i8 %p_Val2_119_s_362

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="1420" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:919  store i8 %this_assign_1_10, i8* %ShuffleConvs_0_Downs_70, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:954  %tmp44 = or i1 %brmerge40_demorgan_i_254, %tmp_388_s

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1422" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:955  %underflow_19_not_s = or i1 %tmp44, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_19_not_s"/></StgValue>
</operation>

<operation id="1423" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:956  %p_Val2_124_mux_s = select i1 %brmerge_i_i_i3_10, i8 127, i8 %p_Val2_124_s

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_s"/></StgValue>
</operation>

<operation id="1424" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:957  %p_Val2_124_s_363 = select i1 %underflow_19_s, i8 -128, i8 %p_Val2_124_s

]]></Node>
<StgValue><ssdm name="p_Val2_124_s_363"/></StgValue>
</operation>

<operation id="1425" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:958  %this_assign_51_1_s = select i1 %underflow_19_not_s, i8 %p_Val2_124_mux_s, i8 %p_Val2_124_s_363

]]></Node>
<StgValue><ssdm name="this_assign_51_1_s"/></StgValue>
</operation>

<operation id="1426" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:959  store i8 %this_assign_51_1_s, i8* %ShuffleConvs_0_Downs_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1024  %tmp46 = or i1 %brmerge40_demorgan_i_255, %tmp_373_10

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1428" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1025  %underflow_not_11 = or i1 %tmp46, %p_38_i_i3_s

]]></Node>
<StgValue><ssdm name="underflow_not_11"/></StgValue>
</operation>

<operation id="1429" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1026  %p_Val2_119_mux_10 = select i1 %brmerge_i_i_i_11, i8 127, i8 %p_Val2_119_10

]]></Node>
<StgValue><ssdm name="p_Val2_119_mux_10"/></StgValue>
</operation>

<operation id="1430" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1027  %p_Val2_119_10_364 = select i1 %underflow_11, i8 -128, i8 %p_Val2_119_10

]]></Node>
<StgValue><ssdm name="p_Val2_119_10_364"/></StgValue>
</operation>

<operation id="1431" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1028  %this_assign_1_11 = select i1 %underflow_not_11, i8 %p_Val2_119_mux_10, i8 %p_Val2_119_10_364

]]></Node>
<StgValue><ssdm name="this_assign_1_11"/></StgValue>
</operation>

<operation id="1432" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:1029  store i8 %this_assign_1_11, i8* %ShuffleConvs_0_Downs_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1064  %tmp48 = or i1 %brmerge40_demorgan_i_256, %tmp_388_10

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62.preheader_ifconv:1065  %underflow_19_not_10 = or i1 %tmp48, %p_38_i_i_11

]]></Node>
<StgValue><ssdm name="underflow_19_not_10"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1066  %p_Val2_124_mux_10 = select i1 %brmerge_i_i_i3_s, i8 127, i8 %p_Val2_124_10

]]></Node>
<StgValue><ssdm name="p_Val2_124_mux_10"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1067  %p_Val2_124_10_365 = select i1 %underflow_19_10, i8 -128, i8 %p_Val2_124_10

]]></Node>
<StgValue><ssdm name="p_Val2_124_10_365"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader_ifconv:1068  %this_assign_51_1_10 = select i1 %underflow_19_not_10, i8 %p_Val2_124_mux_10, i8 %p_Val2_124_10_365

]]></Node>
<StgValue><ssdm name="this_assign_51_1_10"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader62.preheader_ifconv:1069  store i8 %this_assign_51_1_10, i8* %ShuffleConvs_0_Downs_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.preheader_ifconv:1070  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten2 = phi i15 [ %indvar_flatten_next1_2, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %co4 = phi i5 [ %co4_mid2, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="1442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten3 = phi i12 [ %indvar_flatten_next1_1, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="1443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:3  %h5 = phi i6 [ %h5_cast_mid2, %._crit_edge68 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="1444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:4  %w6 = phi i6 [ %w_24, %._crit_edge68 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="1445" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:5  %exitcond_flatten6 = icmp eq i15 %indvar_flatten2, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten6"/></StgValue>
</operation>

<operation id="1446" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:6  %indvar_flatten_next1_2 = add i15 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_2"/></StgValue>
</operation>

<operation id="1447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten6, label %4, label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader61:2  %exitcond_flatten7 = icmp eq i12 %indvar_flatten3, 1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="1449" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge68:2  %indvar_flatten21_op = add i12 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1450" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge68:3  %indvar_flatten_next1_1 = select i1 %exitcond_flatten7, i12 1, i12 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1451" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader61:0  %co_18 = add i5 %co4, 1

]]></Node>
<StgValue><ssdm name="co_18"/></StgValue>
</operation>

<operation id="1452" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader61:3  %h5_mid = select i1 %exitcond_flatten7, i6 1, i6 %h5

]]></Node>
<StgValue><ssdm name="h5_mid"/></StgValue>
</operation>

<operation id="1453" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:4  %not_exitcond_flatten_8 = xor i1 %exitcond_flatten7, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_8"/></StgValue>
</operation>

<operation id="1454" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader61:5  %exitcond24 = icmp eq i6 %w6, -31

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="1455" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:6  %exitcond_mid = and i1 %exitcond24, %not_exitcond_flatten_8

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1456" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader61:7  %co4_mid2 = select i1 %exitcond_flatten7, i5 %co_18, i5 %co4

]]></Node>
<StgValue><ssdm name="co4_mid2"/></StgValue>
</operation>

<operation id="1457" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader61:8  %h_7 = add i6 %h5_mid, 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="1458" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:9  %tmp_368 = or i1 %exitcond_mid, %exitcond_flatten7

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1459" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader61:10  %w6_mid2 = select i1 %tmp_368, i6 1, i6 %w6

]]></Node>
<StgValue><ssdm name="w6_mid2"/></StgValue>
</operation>

<operation id="1460" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader61:11  %h5_cast_mid2 = select i1 %exitcond_mid, i6 %h_7, i6 %h5_mid

]]></Node>
<StgValue><ssdm name="h5_cast_mid2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader61:12  %tmp_1508 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h5_cast_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1508"/></StgValue>
</operation>

<operation id="1462" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="12" op_0_bw="11">
<![CDATA[
.preheader61:13  %p_shl4_cast = zext i11 %tmp_1508 to i12

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader61:14  %tmp_1509 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h5_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1509"/></StgValue>
</operation>

<operation id="1464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="7">
<![CDATA[
.preheader61:15  %p_shl5_cast = zext i7 %tmp_1509 to i12

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1465" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader61:16  %tmp_369 = add i12 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1466" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="12" op_0_bw="6">
<![CDATA[
.preheader61:17  %w6_cast_cast = zext i6 %w6_mid2 to i12

]]></Node>
<StgValue><ssdm name="w6_cast_cast"/></StgValue>
</operation>

<operation id="1467" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader61:18  %tmp_370 = add i12 %w6_cast_cast, %tmp_369

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
.preheader61:19  %tmp_396_cast = zext i12 %tmp_370 to i32

]]></Node>
<StgValue><ssdm name="tmp_396_cast"/></StgValue>
</operation>

<operation id="1469" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:20  %ShuffleConvs_0_Downs_96 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_1, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_96"/></StgValue>
</operation>

<operation id="1470" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:21  %ShuffleConvs_0_Downs_97 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_4, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_97"/></StgValue>
</operation>

<operation id="1471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:22  %ShuffleConvs_0_Downs_98 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_3, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_98"/></StgValue>
</operation>

<operation id="1472" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:23  %ShuffleConvs_0_Downs_99 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_2, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_99"/></StgValue>
</operation>

<operation id="1473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:24  %ShuffleConvs_0_Downs_100 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_8, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_100"/></StgValue>
</operation>

<operation id="1474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:25  %ShuffleConvs_0_Downs_101 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_101"/></StgValue>
</operation>

<operation id="1475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:26  %ShuffleConvs_0_Downs_102 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_7, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_102"/></StgValue>
</operation>

<operation id="1476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:27  %ShuffleConvs_0_Downs_103 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_6, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_103"/></StgValue>
</operation>

<operation id="1477" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:28  %ShuffleConvs_0_Downs_104 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_5, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_104"/></StgValue>
</operation>

<operation id="1478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:29  %ShuffleConvs_0_Downs_105 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_19, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_105"/></StgValue>
</operation>

<operation id="1479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:30  %ShuffleConvs_0_Downs_106 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_17, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_106"/></StgValue>
</operation>

<operation id="1480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:31  %ShuffleConvs_0_Downs_107 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_18, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_107"/></StgValue>
</operation>

<operation id="1481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:32  %ShuffleConvs_0_Downs_108 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_15, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_108"/></StgValue>
</operation>

<operation id="1482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:33  %ShuffleConvs_0_Downs_109 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_20, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_109"/></StgValue>
</operation>

<operation id="1483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:34  %ShuffleConvs_0_Downs_110 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_12, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_110"/></StgValue>
</operation>

<operation id="1484" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:35  %ShuffleConvs_0_Downs_111 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_10, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_111"/></StgValue>
</operation>

<operation id="1485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:36  %ShuffleConvs_0_Downs_112 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_16, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_112"/></StgValue>
</operation>

<operation id="1486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:37  %ShuffleConvs_0_Downs_113 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_11, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_113"/></StgValue>
</operation>

<operation id="1487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:38  %ShuffleConvs_0_Downs_114 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_14, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_114"/></StgValue>
</operation>

<operation id="1488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:39  %ShuffleConvs_0_Downs_115 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_23, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_115"/></StgValue>
</operation>

<operation id="1489" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:40  %ShuffleConvs_0_Downs_116 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_22, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_116"/></StgValue>
</operation>

<operation id="1490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:41  %ShuffleConvs_0_Downs_117 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_9, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_117"/></StgValue>
</operation>

<operation id="1491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:42  %ShuffleConvs_0_Downs_118 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_21, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_118"/></StgValue>
</operation>

<operation id="1492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:43  %ShuffleConvs_0_Downs_119 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_13, i32 0, i32 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_119"/></StgValue>
</operation>

<operation id="1493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader61:44  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1494" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:46  %ShuffleConvs_0_Downs_120 = load i8* %ShuffleConvs_0_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_120"/></StgValue>
</operation>

<operation id="1495" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:47  %ShuffleConvs_0_Downs_121 = load i8* %ShuffleConvs_0_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_121"/></StgValue>
</operation>

<operation id="1496" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:48  %ShuffleConvs_0_Downs_122 = load i8* %ShuffleConvs_0_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_122"/></StgValue>
</operation>

<operation id="1497" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:49  %ShuffleConvs_0_Downs_123 = load i8* %ShuffleConvs_0_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_123"/></StgValue>
</operation>

<operation id="1498" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:50  %ShuffleConvs_0_Downs_124 = load i8* %ShuffleConvs_0_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_124"/></StgValue>
</operation>

<operation id="1499" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:51  %ShuffleConvs_0_Downs_125 = load i8* %ShuffleConvs_0_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_125"/></StgValue>
</operation>

<operation id="1500" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:52  %ShuffleConvs_0_Downs_126 = load i8* %ShuffleConvs_0_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_126"/></StgValue>
</operation>

<operation id="1501" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:53  %ShuffleConvs_0_Downs_127 = load i8* %ShuffleConvs_0_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_127"/></StgValue>
</operation>

<operation id="1502" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:54  %ShuffleConvs_0_Downs_128 = load i8* %ShuffleConvs_0_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_128"/></StgValue>
</operation>

<operation id="1503" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:55  %ShuffleConvs_0_Downs_129 = load i8* %ShuffleConvs_0_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_129"/></StgValue>
</operation>

<operation id="1504" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:56  %ShuffleConvs_0_Downs_130 = load i8* %ShuffleConvs_0_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_130"/></StgValue>
</operation>

<operation id="1505" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:57  %ShuffleConvs_0_Downs_131 = load i8* %ShuffleConvs_0_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_131"/></StgValue>
</operation>

<operation id="1506" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:58  %ShuffleConvs_0_Downs_132 = load i8* %ShuffleConvs_0_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_132"/></StgValue>
</operation>

<operation id="1507" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:59  %ShuffleConvs_0_Downs_133 = load i8* %ShuffleConvs_0_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_133"/></StgValue>
</operation>

<operation id="1508" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:60  %ShuffleConvs_0_Downs_134 = load i8* %ShuffleConvs_0_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_134"/></StgValue>
</operation>

<operation id="1509" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:61  %ShuffleConvs_0_Downs_135 = load i8* %ShuffleConvs_0_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_135"/></StgValue>
</operation>

<operation id="1510" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:62  %ShuffleConvs_0_Downs_136 = load i8* %ShuffleConvs_0_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_136"/></StgValue>
</operation>

<operation id="1511" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:63  %ShuffleConvs_0_Downs_137 = load i8* %ShuffleConvs_0_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_137"/></StgValue>
</operation>

<operation id="1512" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:64  %ShuffleConvs_0_Downs_138 = load i8* %ShuffleConvs_0_Downs_119, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_138"/></StgValue>
</operation>

<operation id="1513" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:65  %ShuffleConvs_0_Downs_139 = load i8* %ShuffleConvs_0_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_139"/></StgValue>
</operation>

<operation id="1514" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:66  %ShuffleConvs_0_Downs_140 = load i8* %ShuffleConvs_0_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_140"/></StgValue>
</operation>

<operation id="1515" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:67  %ShuffleConvs_0_Downs_141 = load i8* %ShuffleConvs_0_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_141"/></StgValue>
</operation>

<operation id="1516" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:68  %ShuffleConvs_0_Downs_142 = load i8* %ShuffleConvs_0_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_142"/></StgValue>
</operation>

<operation id="1517" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:69  %ShuffleConvs_0_Downs_143 = load i8* %ShuffleConvs_0_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_143"/></StgValue>
</operation>

<operation id="1518" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge68:0  %empty_366 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="1519" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge68:1  %w_24 = add i6 %w6_mid2, 1

]]></Node>
<StgValue><ssdm name="w_24"/></StgValue>
</operation>

<operation id="1520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge68:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader61:1  %empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="1522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader61:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:46  %ShuffleConvs_0_Downs_120 = load i8* %ShuffleConvs_0_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_120"/></StgValue>
</operation>

<operation id="1524" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:47  %ShuffleConvs_0_Downs_121 = load i8* %ShuffleConvs_0_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_121"/></StgValue>
</operation>

<operation id="1525" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:48  %ShuffleConvs_0_Downs_122 = load i8* %ShuffleConvs_0_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_122"/></StgValue>
</operation>

<operation id="1526" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:49  %ShuffleConvs_0_Downs_123 = load i8* %ShuffleConvs_0_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_123"/></StgValue>
</operation>

<operation id="1527" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:50  %ShuffleConvs_0_Downs_124 = load i8* %ShuffleConvs_0_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_124"/></StgValue>
</operation>

<operation id="1528" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:51  %ShuffleConvs_0_Downs_125 = load i8* %ShuffleConvs_0_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_125"/></StgValue>
</operation>

<operation id="1529" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:52  %ShuffleConvs_0_Downs_126 = load i8* %ShuffleConvs_0_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_126"/></StgValue>
</operation>

<operation id="1530" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:53  %ShuffleConvs_0_Downs_127 = load i8* %ShuffleConvs_0_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_127"/></StgValue>
</operation>

<operation id="1531" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:54  %ShuffleConvs_0_Downs_128 = load i8* %ShuffleConvs_0_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_128"/></StgValue>
</operation>

<operation id="1532" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:55  %ShuffleConvs_0_Downs_129 = load i8* %ShuffleConvs_0_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_129"/></StgValue>
</operation>

<operation id="1533" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:56  %ShuffleConvs_0_Downs_130 = load i8* %ShuffleConvs_0_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_130"/></StgValue>
</operation>

<operation id="1534" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:57  %ShuffleConvs_0_Downs_131 = load i8* %ShuffleConvs_0_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_131"/></StgValue>
</operation>

<operation id="1535" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:58  %ShuffleConvs_0_Downs_132 = load i8* %ShuffleConvs_0_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_132"/></StgValue>
</operation>

<operation id="1536" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:59  %ShuffleConvs_0_Downs_133 = load i8* %ShuffleConvs_0_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_133"/></StgValue>
</operation>

<operation id="1537" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:60  %ShuffleConvs_0_Downs_134 = load i8* %ShuffleConvs_0_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_134"/></StgValue>
</operation>

<operation id="1538" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:61  %ShuffleConvs_0_Downs_135 = load i8* %ShuffleConvs_0_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_135"/></StgValue>
</operation>

<operation id="1539" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:62  %ShuffleConvs_0_Downs_136 = load i8* %ShuffleConvs_0_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_136"/></StgValue>
</operation>

<operation id="1540" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:63  %ShuffleConvs_0_Downs_137 = load i8* %ShuffleConvs_0_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_137"/></StgValue>
</operation>

<operation id="1541" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:64  %ShuffleConvs_0_Downs_138 = load i8* %ShuffleConvs_0_Downs_119, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_138"/></StgValue>
</operation>

<operation id="1542" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:65  %ShuffleConvs_0_Downs_139 = load i8* %ShuffleConvs_0_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_139"/></StgValue>
</operation>

<operation id="1543" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:66  %ShuffleConvs_0_Downs_140 = load i8* %ShuffleConvs_0_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_140"/></StgValue>
</operation>

<operation id="1544" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:67  %ShuffleConvs_0_Downs_141 = load i8* %ShuffleConvs_0_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_141"/></StgValue>
</operation>

<operation id="1545" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:68  %ShuffleConvs_0_Downs_142 = load i8* %ShuffleConvs_0_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_142"/></StgValue>
</operation>

<operation id="1546" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="11">
<![CDATA[
.preheader61:69  %ShuffleConvs_0_Downs_143 = load i8* %ShuffleConvs_0_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_143"/></StgValue>
</operation>

<operation id="1547" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
.preheader61:70  %tmp_168 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %ShuffleConvs_0_Downs_120, i8 %ShuffleConvs_0_Downs_121, i8 %ShuffleConvs_0_Downs_122, i8 %ShuffleConvs_0_Downs_123, i8 %ShuffleConvs_0_Downs_124, i8 %ShuffleConvs_0_Downs_125, i8 %ShuffleConvs_0_Downs_126, i8 %ShuffleConvs_0_Downs_127, i8 %ShuffleConvs_0_Downs_128, i8 %ShuffleConvs_0_Downs_129, i8 %ShuffleConvs_0_Downs_130, i8 %ShuffleConvs_0_Downs_131, i8 %ShuffleConvs_0_Downs_132, i8 %ShuffleConvs_0_Downs_133, i8 %ShuffleConvs_0_Downs_134, i8 %ShuffleConvs_0_Downs_135, i8 %ShuffleConvs_0_Downs_136, i8 %ShuffleConvs_0_Downs_137, i8 %ShuffleConvs_0_Downs_138, i8 %ShuffleConvs_0_Downs_139, i8 %ShuffleConvs_0_Downs_140, i8 %ShuffleConvs_0_Downs_141, i8 %ShuffleConvs_0_Downs_142, i8 %ShuffleConvs_0_Downs_143, i5 %co4_mid2)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader61:71  %tmp_1510 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_168, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1510"/></StgValue>
</operation>

<operation id="1549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:72  br i1 %tmp_1510, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i5 %co4_mid2, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch22:0  store i8 0, i8* %ShuffleConvs_0_Downs_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1553" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch21:0  store i8 0, i8* %ShuffleConvs_0_Downs_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch20:0  store i8 0, i8* %ShuffleConvs_0_Downs_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch19:0  store i8 0, i8* %ShuffleConvs_0_Downs_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch18:0  store i8 0, i8* %ShuffleConvs_0_Downs_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch17:0  store i8 0, i8* %ShuffleConvs_0_Downs_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch16:0  store i8 0, i8* %ShuffleConvs_0_Downs_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch15:0  store i8 0, i8* %ShuffleConvs_0_Downs_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch14:0  store i8 0, i8* %ShuffleConvs_0_Downs_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch13:0  store i8 0, i8* %ShuffleConvs_0_Downs_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch12:0  store i8 0, i8* %ShuffleConvs_0_Downs_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_0_Downs_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_0_Downs_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1577" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_0_Downs_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_0_Downs_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1580" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1581" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_0_Downs_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1582" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_0_Downs_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_0_Downs_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_0_Downs_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_0_Downs_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_0_Downs_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_0_Downs_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_0_Downs_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch23:0  store i8 0, i8* %ShuffleConvs_0_Downs_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_1510" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i717:0  br label %._crit_edge68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1600" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
