// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "10/04/2017 17:14:12"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp2 (
	clk,
	pmem_resp,
	pmem_rdata,
	pmem_read,
	pmem_write,
	pmem_address,
	pmem_wdata);
input 	clk;
input 	pmem_resp;
input 	[127:0] pmem_rdata;
output 	pmem_read;
output 	pmem_write;
output 	[15:0] pmem_address;
output 	[127:0] pmem_wdata;

// Design Ports Information
// pmem_read	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_write	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[0]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[1]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[2]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[3]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[7]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[8]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[9]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[11]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[12]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[13]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[14]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[15]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[3]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[4]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[5]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[6]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[7]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[10]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[11]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[12]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[13]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[15]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[16]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[17]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[18]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[19]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[20]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[21]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[22]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[24]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[25]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[26]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[27]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[28]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[29]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[30]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[31]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[32]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[33]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[34]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[35]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[36]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[37]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[38]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[39]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[40]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[41]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[42]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[43]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[44]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[45]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[46]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[47]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[48]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[49]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[50]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[51]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[52]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[53]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[54]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[55]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[56]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[57]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[58]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[59]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[60]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[61]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[62]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[63]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[64]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[65]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[66]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[67]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[68]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[69]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[70]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[71]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[72]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[73]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[74]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[75]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[76]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[77]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[78]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[79]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[80]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[81]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[82]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[83]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[84]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[85]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[86]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[87]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[88]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[89]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[90]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[91]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[92]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[93]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[94]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[95]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[96]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[97]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[98]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[99]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[100]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[101]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[102]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[103]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[104]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[105]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[106]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[107]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[108]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[109]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[110]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[111]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[112]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[113]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[114]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[115]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[116]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[117]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[118]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[119]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[120]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[121]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[122]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[123]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[124]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[125]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[126]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[127]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_resp	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[80]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[64]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[0]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[96]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[32]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[120]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[112]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[48]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[81]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[65]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[17]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[97]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[33]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[121]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[113]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[49]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[82]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[66]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[18]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[2]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[98]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[34]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[122]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[114]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[50]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[83]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[67]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[19]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[99]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[35]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[123]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[115]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[51]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[68]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[84]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[20]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[4]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[36]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[100]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[124]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[116]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[52]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[69]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[85]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[21]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[37]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[101]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[125]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[117]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[53]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[70]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[86]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[22]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[6]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[38]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[102]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[126]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[118]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[54]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[87]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[71]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[23]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[7]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[103]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[39]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[127]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[119]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[55]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[88]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[72]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[24]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[104]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[40]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[56]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[89]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[73]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[25]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[9]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[105]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[41]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[57]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[90]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[74]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[26]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[10]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[106]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[42]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[58]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[91]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[75]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[27]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[11]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[107]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[43]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[59]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[92]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[76]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[28]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[12]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[108]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[44]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[60]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[93]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[77]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[29]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[13]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[109]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[45]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[61]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[94]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[78]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[30]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[14]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[110]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[46]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[62]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[95]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[79]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[31]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[15]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[111]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[47]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[63]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp2_2_1100mv_0c_v_slow.sdo");
// synopsys translate_on

wire \pmem_read~output_o ;
wire \pmem_write~output_o ;
wire \pmem_address[0]~output_o ;
wire \pmem_address[1]~output_o ;
wire \pmem_address[2]~output_o ;
wire \pmem_address[3]~output_o ;
wire \pmem_address[4]~output_o ;
wire \pmem_address[5]~output_o ;
wire \pmem_address[6]~output_o ;
wire \pmem_address[7]~output_o ;
wire \pmem_address[8]~output_o ;
wire \pmem_address[9]~output_o ;
wire \pmem_address[10]~output_o ;
wire \pmem_address[11]~output_o ;
wire \pmem_address[12]~output_o ;
wire \pmem_address[13]~output_o ;
wire \pmem_address[14]~output_o ;
wire \pmem_address[15]~output_o ;
wire \pmem_wdata[0]~output_o ;
wire \pmem_wdata[1]~output_o ;
wire \pmem_wdata[2]~output_o ;
wire \pmem_wdata[3]~output_o ;
wire \pmem_wdata[4]~output_o ;
wire \pmem_wdata[5]~output_o ;
wire \pmem_wdata[6]~output_o ;
wire \pmem_wdata[7]~output_o ;
wire \pmem_wdata[8]~output_o ;
wire \pmem_wdata[9]~output_o ;
wire \pmem_wdata[10]~output_o ;
wire \pmem_wdata[11]~output_o ;
wire \pmem_wdata[12]~output_o ;
wire \pmem_wdata[13]~output_o ;
wire \pmem_wdata[14]~output_o ;
wire \pmem_wdata[15]~output_o ;
wire \pmem_wdata[16]~output_o ;
wire \pmem_wdata[17]~output_o ;
wire \pmem_wdata[18]~output_o ;
wire \pmem_wdata[19]~output_o ;
wire \pmem_wdata[20]~output_o ;
wire \pmem_wdata[21]~output_o ;
wire \pmem_wdata[22]~output_o ;
wire \pmem_wdata[23]~output_o ;
wire \pmem_wdata[24]~output_o ;
wire \pmem_wdata[25]~output_o ;
wire \pmem_wdata[26]~output_o ;
wire \pmem_wdata[27]~output_o ;
wire \pmem_wdata[28]~output_o ;
wire \pmem_wdata[29]~output_o ;
wire \pmem_wdata[30]~output_o ;
wire \pmem_wdata[31]~output_o ;
wire \pmem_wdata[32]~output_o ;
wire \pmem_wdata[33]~output_o ;
wire \pmem_wdata[34]~output_o ;
wire \pmem_wdata[35]~output_o ;
wire \pmem_wdata[36]~output_o ;
wire \pmem_wdata[37]~output_o ;
wire \pmem_wdata[38]~output_o ;
wire \pmem_wdata[39]~output_o ;
wire \pmem_wdata[40]~output_o ;
wire \pmem_wdata[41]~output_o ;
wire \pmem_wdata[42]~output_o ;
wire \pmem_wdata[43]~output_o ;
wire \pmem_wdata[44]~output_o ;
wire \pmem_wdata[45]~output_o ;
wire \pmem_wdata[46]~output_o ;
wire \pmem_wdata[47]~output_o ;
wire \pmem_wdata[48]~output_o ;
wire \pmem_wdata[49]~output_o ;
wire \pmem_wdata[50]~output_o ;
wire \pmem_wdata[51]~output_o ;
wire \pmem_wdata[52]~output_o ;
wire \pmem_wdata[53]~output_o ;
wire \pmem_wdata[54]~output_o ;
wire \pmem_wdata[55]~output_o ;
wire \pmem_wdata[56]~output_o ;
wire \pmem_wdata[57]~output_o ;
wire \pmem_wdata[58]~output_o ;
wire \pmem_wdata[59]~output_o ;
wire \pmem_wdata[60]~output_o ;
wire \pmem_wdata[61]~output_o ;
wire \pmem_wdata[62]~output_o ;
wire \pmem_wdata[63]~output_o ;
wire \pmem_wdata[64]~output_o ;
wire \pmem_wdata[65]~output_o ;
wire \pmem_wdata[66]~output_o ;
wire \pmem_wdata[67]~output_o ;
wire \pmem_wdata[68]~output_o ;
wire \pmem_wdata[69]~output_o ;
wire \pmem_wdata[70]~output_o ;
wire \pmem_wdata[71]~output_o ;
wire \pmem_wdata[72]~output_o ;
wire \pmem_wdata[73]~output_o ;
wire \pmem_wdata[74]~output_o ;
wire \pmem_wdata[75]~output_o ;
wire \pmem_wdata[76]~output_o ;
wire \pmem_wdata[77]~output_o ;
wire \pmem_wdata[78]~output_o ;
wire \pmem_wdata[79]~output_o ;
wire \pmem_wdata[80]~output_o ;
wire \pmem_wdata[81]~output_o ;
wire \pmem_wdata[82]~output_o ;
wire \pmem_wdata[83]~output_o ;
wire \pmem_wdata[84]~output_o ;
wire \pmem_wdata[85]~output_o ;
wire \pmem_wdata[86]~output_o ;
wire \pmem_wdata[87]~output_o ;
wire \pmem_wdata[88]~output_o ;
wire \pmem_wdata[89]~output_o ;
wire \pmem_wdata[90]~output_o ;
wire \pmem_wdata[91]~output_o ;
wire \pmem_wdata[92]~output_o ;
wire \pmem_wdata[93]~output_o ;
wire \pmem_wdata[94]~output_o ;
wire \pmem_wdata[95]~output_o ;
wire \pmem_wdata[96]~output_o ;
wire \pmem_wdata[97]~output_o ;
wire \pmem_wdata[98]~output_o ;
wire \pmem_wdata[99]~output_o ;
wire \pmem_wdata[100]~output_o ;
wire \pmem_wdata[101]~output_o ;
wire \pmem_wdata[102]~output_o ;
wire \pmem_wdata[103]~output_o ;
wire \pmem_wdata[104]~output_o ;
wire \pmem_wdata[105]~output_o ;
wire \pmem_wdata[106]~output_o ;
wire \pmem_wdata[107]~output_o ;
wire \pmem_wdata[108]~output_o ;
wire \pmem_wdata[109]~output_o ;
wire \pmem_wdata[110]~output_o ;
wire \pmem_wdata[111]~output_o ;
wire \pmem_wdata[112]~output_o ;
wire \pmem_wdata[113]~output_o ;
wire \pmem_wdata[114]~output_o ;
wire \pmem_wdata[115]~output_o ;
wire \pmem_wdata[116]~output_o ;
wire \pmem_wdata[117]~output_o ;
wire \pmem_wdata[118]~output_o ;
wire \pmem_wdata[119]~output_o ;
wire \pmem_wdata[120]~output_o ;
wire \pmem_wdata[121]~output_o ;
wire \pmem_wdata[122]~output_o ;
wire \pmem_wdata[123]~output_o ;
wire \pmem_wdata[124]~output_o ;
wire \pmem_wdata[125]~output_o ;
wire \pmem_wdata[126]~output_o ;
wire \pmem_wdata[127]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \pmem_resp~input_o ;
wire \CPU|Control|state.sti2~0_combout ;
wire \CPU|Control|state.sti2~q ;
wire \CPU|Control|state.trap2~q ;
wire \CPU|Datapath|marmux|f[4]~1_combout ;
wire \CPU|Datapath|marmux|f[4]~2_combout ;
wire \CPU|Datapath|marmux|f[4]~3_combout ;
wire \CPU|Datapath|marmux|Equal0~0_combout ;
wire \CPU|Datapath|marmux|Equal0~1_combout ;
wire \CPU|Control|Selector16~0_combout ;
wire \CPU|Control|state.fetch2~q ;
wire \CPU|Control|Selector17~0_combout ;
wire \CPU|Control|state.fetch3~q ;
wire \CPU|Control|Selector18~0_combout ;
wire \CPU|Control|state.decode~q ;
wire \CPU|Control|Selector39~0_combout ;
wire \CPU|Control|state.shf~q ;
wire \CPU|Control|Selector30~0_combout ;
wire \CPU|Control|state.lea~q ;
wire \CPU|Datapath|regfilemux|f[11]~8_combout ;
wire \CPU|Control|Selector40~0_combout ;
wire \CPU|Control|state.lshf~q ;
wire \CPU|Control|Selector19~0_combout ;
wire \CPU|Control|state.s_add~q ;
wire \CPU|Control|Selector20~0_combout ;
wire \CPU|Control|state.s_and~q ;
wire \CPU|Control|Selector21~0_combout ;
wire \CPU|Control|state.s_not~q ;
wire \CPU|Control|Selector1~1_combout ;
wire \CPU|Control|Selector24~0_combout ;
wire \CPU|Control|state.calc_addr~q ;
wire \CPU|Control|Selector26~0_combout ;
wire \CPU|Control|Selector41~0_combout ;
wire \CPU|Control|state.rshfl~q ;
wire \CPU|Control|next_states~1_combout ;
wire \CPU|Datapath|regfilemux|f[9]~13_combout ;
wire \CPU|Control|Selector31~0_combout ;
wire \CPU|Control|state.jsr1~q ;
wire \CPU|Control|WideOr13~combout ;
wire \CPU|Datapath|regfilemux|f[0]~1_combout ;
wire \CPU|Datapath|_plus2|Add0~1_sumout ;
wire \CPU|Datapath|_adder2|Add0~1_sumout ;
wire \CPU|Control|Selector29~0_combout ;
wire \CPU|Control|state.jmp~q ;
wire \CPU|Control|state.jsr2~q ;
wire \CPU|Control|Selector54~0_combout ;
wire \CPU|Control|state.trap4~q ;
wire \CPU|Datapath|pc|data[11]~1_combout ;
wire \CPU|Datapath|_adder|Add0~1_sumout ;
wire \CPU|Control|Selector22~0_combout ;
wire \CPU|Control|state.br~q ;
wire \CPU|Datapath|_plus2|Add0~2 ;
wire \CPU|Datapath|_plus2|Add0~5_sumout ;
wire \CPU|Datapath|_adder|Add0~2 ;
wire \CPU|Datapath|_adder|Add0~5_sumout ;
wire \CPU|Datapath|alumux|f[5]~15_combout ;
wire \CPU|Control|Selector44~0_combout ;
wire \CPU|Control|state.stb1_even~q ;
wire \CPU|Control|Selector27~0_combout ;
wire \CPU|Control|state.str1~q ;
wire \CPU|Control|WideOr6~0_combout ;
wire \CPU|Control|Selector33~0_combout ;
wire \CPU|Control|state.ldb1~q ;
wire \CPU|Control|Selector34~0_combout ;
wire \CPU|Control|state.ldb2~q ;
wire \CPU|Datapath|ALU|ShiftLeft0~0_combout ;
wire \CPU|Control|Selector4~0_combout ;
wire \CPU|Control|WideOr18~combout ;
wire \CPU|Datapath|alumux|f[3]~24_combout ;
wire \CPU|Datapath|IR|always1~0_combout ;
wire \pmem_rdata[105]~input_o ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~10_combout ;
wire \pmem_rdata[41]~input_o ;
wire \CPU|Control|WideOr0~combout ;
wire \pmem_rdata[7]~input_o ;
wire \CPU|Control|Selector2~0_combout ;
wire \CPU|Control|Selector1~2_combout ;
wire \CPU|Control|Selector38~0_combout ;
wire \CPU|Control|state.ldi4~q ;
wire \CPU|Control|Selector25~0_combout ;
wire \CPU|Control|Selector25~1_combout ;
wire \CPU|Control|state.ldr1~q ;
wire \CPU|Control|Selector26~1_combout ;
wire \CPU|Control|state.ldr2~q ;
wire \CPU|Datapath|regfilemux|f[11]~0_combout ;
wire \CPU|Control|WideOr12~0_combout ;
wire \CPU|Control|WideOr12~1_combout ;
wire \CPU|Control|WideOr12~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder_combout ;
wire \CPU|Control|truncate~0_combout ;
wire \CPU|Datapath|REGFILE|data~127_q ;
wire \CPU|Datapath|REGFILE|data~393_combout ;
wire \CPU|Datapath|REGFILE|data~111_q ;
wire \CPU|Datapath|REGFILE|data~388_combout ;
wire \CPU|Datapath|REGFILE|data~389_combout ;
wire \CPU|Datapath|REGFILE|data~31_q ;
wire \CPU|Datapath|REGFILE|data~392_combout ;
wire \CPU|Datapath|REGFILE|data~47_q ;
wire \CPU|Datapath|REGFILE|data~391_combout ;
wire \CPU|Datapath|REGFILE|data~15_q ;
wire \CPU|Datapath|REGFILE|data~232_combout ;
wire \CPU|Datapath|REGFILE|data~95_q ;
wire \CPU|Datapath|REGFILE|data~387_combout ;
wire \CPU|Datapath|REGFILE|data~79_q ;
wire \CPU|Datapath|REGFILE|data~236_combout ;
wire \CPU|Datapath|alumux|f[15]~35_combout ;
wire \CPU|Datapath|alumux|f[1]~20_combout ;
wire \CPU|Datapath|REGFILE|data~81_q ;
wire \CPU|Datapath|REGFILE|data~97_q ;
wire \CPU|Datapath|REGFILE|data~390_combout ;
wire \CPU|Datapath|REGFILE|data~49_q ;
wire \CPU|Datapath|REGFILE|data~17_q ;
wire \CPU|Datapath|REGFILE|data~33_q ;
wire \CPU|Datapath|REGFILE|data~1_q ;
wire \CPU|Datapath|REGFILE|data~240_combout ;
wire \CPU|Datapath|REGFILE|data~65_q ;
wire \CPU|Datapath|REGFILE|data~244_combout ;
wire \CPU|Datapath|alumux|f[1]~21_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~6_combout ;
wire \CPU|Datapath|REGFILE|data~110_q ;
wire \CPU|Datapath|REGFILE|data~30feeder_combout ;
wire \CPU|Datapath|REGFILE|data~30_q ;
wire \CPU|Datapath|REGFILE|data~62feeder_combout ;
wire \CPU|Datapath|REGFILE|data~62_q ;
wire \CPU|Datapath|REGFILE|data~46_q ;
wire \CPU|Datapath|REGFILE|data~14_q ;
wire \CPU|Datapath|REGFILE|data~224_combout ;
wire \CPU|Datapath|REGFILE|data~94_q ;
wire \CPU|Datapath|REGFILE|data~78_q ;
wire \CPU|Datapath|REGFILE|data~228_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~4_combout ;
wire \CPU|Datapath|_plus2|Add0~22 ;
wire \CPU|Datapath|_plus2|Add0~25_sumout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \pmem_rdata[8]~input_o ;
wire \pmem_rdata[9]~input_o ;
wire \pmem_rdata[10]~input_o ;
wire \pmem_rdata[11]~input_o ;
wire \pmem_rdata[23]~input_o ;
wire \pmem_rdata[24]~input_o ;
wire \pmem_rdata[25]~input_o ;
wire \pmem_rdata[26]~input_o ;
wire \pmem_rdata[27]~input_o ;
wire \pmem_rdata[39]~input_o ;
wire \pmem_rdata[40]~input_o ;
wire \pmem_rdata[42]~input_o ;
wire \pmem_rdata[43]~input_o ;
wire \pmem_rdata[55]~input_o ;
wire \pmem_rdata[56]~input_o ;
wire \pmem_rdata[57]~input_o ;
wire \pmem_rdata[58]~input_o ;
wire \pmem_rdata[71]~input_o ;
wire \pmem_rdata[72]~input_o ;
wire \pmem_rdata[73]~input_o ;
wire \pmem_rdata[74]~input_o ;
wire \pmem_rdata[75]~input_o ;
wire \pmem_rdata[87]~input_o ;
wire \pmem_rdata[88]~input_o ;
wire \pmem_rdata[89]~input_o ;
wire \pmem_rdata[90]~input_o ;
wire \pmem_rdata[91]~input_o ;
wire \pmem_rdata[103]~input_o ;
wire \pmem_rdata[104]~input_o ;
wire \pmem_rdata[106]~input_o ;
wire \pmem_rdata[107]~input_o ;
wire \pmem_rdata[119]~input_o ;
wire \pmem_rdata[127]~input_o ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a103 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a39 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~15_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a55 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~7_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a119 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~6_combout ;
wire \CPU|Control|WideOr3~0_combout ;
wire \CPU|Control|WideOr3~combout ;
wire \CPU|Datapath|pc|data[0]~0_combout ;
wire \CPU|Datapath|REGFILE|data~80_q ;
wire \CPU|Datapath|REGFILE|data~96_q ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~1_combout ;
wire \pmem_rdata[38]~input_o ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder_combout ;
wire \pmem_rdata[102]~input_o ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~8_combout ;
wire \pmem_rdata[3]~input_o ;
wire \pmem_rdata[4]~input_o ;
wire \pmem_rdata[5]~input_o ;
wire \pmem_rdata[6]~input_o ;
wire \pmem_rdata[19]~input_o ;
wire \pmem_rdata[20]~input_o ;
wire \pmem_rdata[21]~input_o ;
wire \pmem_rdata[22]~input_o ;
wire \pmem_rdata[35]~input_o ;
wire \pmem_rdata[36]~input_o ;
wire \pmem_rdata[37]~input_o ;
wire \pmem_rdata[51]~input_o ;
wire \pmem_rdata[52]~input_o ;
wire \pmem_rdata[53]~input_o ;
wire \pmem_rdata[54]~input_o ;
wire \pmem_rdata[67]~input_o ;
wire \pmem_rdata[68]~input_o ;
wire \pmem_rdata[69]~input_o ;
wire \pmem_rdata[70]~input_o ;
wire \pmem_rdata[83]~input_o ;
wire \pmem_rdata[84]~input_o ;
wire \pmem_rdata[85]~input_o ;
wire \pmem_rdata[86]~input_o ;
wire \pmem_rdata[99]~input_o ;
wire \pmem_rdata[100]~input_o ;
wire \pmem_rdata[101]~input_o ;
wire \pmem_rdata[115]~input_o ;
wire \pmem_rdata[116]~input_o ;
wire \pmem_rdata[117]~input_o ;
wire \pmem_rdata[118]~input_o ;
wire \pmem_rdata[123]~input_o ;
wire \pmem_rdata[124]~input_o ;
wire \pmem_rdata[125]~input_o ;
wire \pmem_rdata[126]~input_o ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a38 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a102 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~7_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~10_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a6 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a22 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a54 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a118 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a70 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a86 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout ;
wire \CPU|Control|WideOr6~combout ;
wire \CPU|Datapath|storemux|f[0]~2_combout ;
wire \CPU|Datapath|REGFILE|data~48_q ;
wire \CPU|Datapath|REGFILE|data~32_q ;
wire \CPU|Datapath|storemux|f[1]~1_combout ;
wire \CPU|Datapath|REGFILE|data~16feeder_combout ;
wire \CPU|Datapath|REGFILE|data~16_q ;
wire \CPU|Datapath|REGFILE|data~0_q ;
wire \CPU|Datapath|REGFILE|data~128_combout ;
wire \CPU|Datapath|REGFILE|data~64_q ;
wire \CPU|Datapath|REGFILE|data~132_combout ;
wire \CPU|Datapath|pc|data[0]~2_combout ;
wire \CPU|Datapath|marmux|f[0]~0_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a127 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~8_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a71 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a87 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~19_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a23 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~1_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ;
wire \CPU|Datapath|_adder|Add0~6 ;
wire \CPU|Datapath|_adder|Add0~10 ;
wire \CPU|Datapath|_adder|Add0~14 ;
wire \CPU|Datapath|_adder|Add0~18 ;
wire \CPU|Datapath|_adder|Add0~22 ;
wire \CPU|Datapath|_adder|Add0~25_sumout ;
wire \CPU|Datapath|regfilemux|f[1]~55_combout ;
wire \CPU|Datapath|regfilemux|f[7]~17_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~2 ;
wire \CPU|Datapath|ALU_IMM|Add0~6 ;
wire \CPU|Datapath|ALU_IMM|Add0~10 ;
wire \CPU|Datapath|ALU_IMM|Add0~14 ;
wire \CPU|Datapath|ALU_IMM|Add0~18 ;
wire \CPU|Datapath|ALU_IMM|Add0~22 ;
wire \CPU|Datapath|ALU_IMM|Add0~26 ;
wire \CPU|Datapath|ALU_IMM|Add0~29_sumout ;
wire \CPU|Datapath|regfilemux|f[6]~10_combout ;
wire \CPU|Datapath|regfilemux|f[7]~16_combout ;
wire \CPU|Datapath|regfilemux|f[7]~18_combout ;
wire \CPU|Datapath|REGFILE|data~119_q ;
wire \CPU|Datapath|REGFILE|data~23_q ;
wire \CPU|Datapath|REGFILE|data~55_q ;
wire \CPU|Datapath|REGFILE|data~39_q ;
wire \CPU|Datapath|REGFILE|data~7_q ;
wire \CPU|Datapath|REGFILE|data~352_combout ;
wire \CPU|Datapath|REGFILE|data~103_q ;
wire \CPU|Datapath|REGFILE|data~87_q ;
wire \CPU|Datapath|REGFILE|data~71_q ;
wire \CPU|Datapath|REGFILE|data~356_combout ;
wire \CPU|Datapath|_adder2|Add0~2 ;
wire \CPU|Datapath|_adder2|Add0~6 ;
wire \CPU|Datapath|_adder2|Add0~10 ;
wire \CPU|Datapath|_adder2|Add0~14 ;
wire \CPU|Datapath|_adder2|Add0~18 ;
wire \CPU|Datapath|_adder2|Add0~22 ;
wire \CPU|Datapath|_adder2|Add0~25_sumout ;
wire \CPU|Datapath|pcmux|f[7]~7_combout ;
wire \CPU|Datapath|pcmux|Equal0~0_combout ;
wire \CPU|Datapath|_plus2|Add0~26 ;
wire \CPU|Datapath|_plus2|Add0~29_sumout ;
wire \CPU|Datapath|_adder2|Add0~26 ;
wire \CPU|Datapath|_adder2|Add0~29_sumout ;
wire \CPU|Datapath|_adder|Add0~26 ;
wire \CPU|Datapath|_adder|Add0~29_sumout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a56 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder_combout ;
wire \pmem_rdata[0]~input_o ;
wire \pmem_rdata[1]~input_o ;
wire \pmem_rdata[2]~input_o ;
wire \pmem_rdata[16]~input_o ;
wire \pmem_rdata[17]~input_o ;
wire \pmem_rdata[18]~input_o ;
wire \pmem_rdata[32]~input_o ;
wire \pmem_rdata[33]~input_o ;
wire \pmem_rdata[34]~input_o ;
wire \pmem_rdata[48]~input_o ;
wire \pmem_rdata[49]~input_o ;
wire \pmem_rdata[50]~input_o ;
wire \pmem_rdata[64]~input_o ;
wire \pmem_rdata[65]~input_o ;
wire \pmem_rdata[66]~input_o ;
wire \pmem_rdata[80]~input_o ;
wire \pmem_rdata[81]~input_o ;
wire \pmem_rdata[82]~input_o ;
wire \pmem_rdata[96]~input_o ;
wire \pmem_rdata[97]~input_o ;
wire \pmem_rdata[98]~input_o ;
wire \pmem_rdata[112]~input_o ;
wire \pmem_rdata[113]~input_o ;
wire \pmem_rdata[114]~input_o ;
wire \pmem_rdata[120]~input_o ;
wire \pmem_rdata[121]~input_o ;
wire \pmem_rdata[122]~input_o ;
wire \CPU|Datapath|marmux|f[7]~16_combout ;
wire \CPU|Datapath|marmux|f[7]~17_combout ;
wire \CPU|Datapath|marmux|f[8]~18_combout ;
wire \CPU|Datapath|marmux|f[8]~19_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a10 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a26 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a74 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a90 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a106 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a42 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~11_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~10_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a58 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder_combout ;
wire \CPU|Datapath|_plus2|Add0~38 ;
wire \CPU|Datapath|_plus2|Add0~41_sumout ;
wire \CPU|Datapath|REGFILE|data~91_q ;
wire \CPU|Datapath|REGFILE|data~107_q ;
wire \CPU|Datapath|REGFILE|data~27feeder_combout ;
wire \CPU|Datapath|REGFILE|data~27_q ;
wire \CPU|Datapath|REGFILE|data~59feeder_combout ;
wire \CPU|Datapath|REGFILE|data~59_q ;
wire \CPU|Datapath|REGFILE|data~43_q ;
wire \CPU|Datapath|REGFILE|data~11_q ;
wire \CPU|Datapath|REGFILE|data~344_combout ;
wire \CPU|Datapath|REGFILE|data~75_q ;
wire \CPU|Datapath|REGFILE|data~348_combout ;
wire \CPU|Datapath|_adder2|Add0~30 ;
wire \CPU|Datapath|_adder2|Add0~34 ;
wire \CPU|Datapath|_adder2|Add0~38 ;
wire \CPU|Datapath|_adder2|Add0~41_sumout ;
wire \CPU|Datapath|_adder|Add0~30 ;
wire \CPU|Datapath|_adder|Add0~34 ;
wire \CPU|Datapath|_adder|Add0~38 ;
wire \CPU|Datapath|_adder|Add0~41_sumout ;
wire \CPU|Datapath|pcmux|f[11]~11_combout ;
wire \CPU|Datapath|marmux|f[11]~22_combout ;
wire \CPU|Datapath|_plus2|Add0~42 ;
wire \CPU|Datapath|_plus2|Add0~45_sumout ;
wire \CPU|Datapath|_adder2|Add0~42 ;
wire \CPU|Datapath|_adder2|Add0~45_sumout ;
wire \CPU|Datapath|_adder|Add0~42 ;
wire \CPU|Datapath|_adder|Add0~45_sumout ;
wire \CPU|Datapath|regfilemux|f[11]~24_combout ;
wire \CPU|Datapath|regfilemux|f[11]~23_combout ;
wire \CPU|Datapath|regfilemux|f[12]~27_combout ;
wire \CPU|Datapath|alumux|f[2]~23_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~0_combout ;
wire \CPU|Datapath|REGFILE|data~105_q ;
wire \CPU|Datapath|REGFILE|data~57_q ;
wire \CPU|Datapath|REGFILE|data~41_q ;
wire \CPU|Datapath|REGFILE|data~25_q ;
wire \CPU|Datapath|REGFILE|data~9_q ;
wire \CPU|Datapath|REGFILE|data~208_combout ;
wire \CPU|Datapath|REGFILE|data~89_q ;
wire \CPU|Datapath|REGFILE|data~73_q ;
wire \CPU|Datapath|REGFILE|data~212_combout ;
wire \CPU|Datapath|alumux|f[9]~29_combout ;
wire \CPU|Datapath|regfilemux|f[8]~31_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~30 ;
wire \CPU|Datapath|ALU_IMM|Add0~33_sumout ;
wire \CPU|Datapath|regfilemux|f[8]~32_combout ;
wire \CPU|Datapath|REGFILE|data~88_q ;
wire \CPU|Datapath|REGFILE|data~24_q ;
wire \CPU|Datapath|REGFILE|data~40_q ;
wire \CPU|Datapath|REGFILE|data~56_q ;
wire \CPU|Datapath|REGFILE|data~8_q ;
wire \CPU|Datapath|REGFILE|data~200_combout ;
wire \CPU|Datapath|REGFILE|data~104_q ;
wire \CPU|Datapath|REGFILE|data~120_q ;
wire \CPU|Datapath|REGFILE|data~72_q ;
wire \CPU|Datapath|REGFILE|data~204_combout ;
wire \CPU|Datapath|alumux|f[8]~28_combout ;
wire \CPU|Datapath|REGFILE|data~320_combout ;
wire \CPU|Datapath|REGFILE|data~324_combout ;
wire \CPU|Datapath|REGFILE|data~152_combout ;
wire \CPU|Datapath|REGFILE|data~156_combout ;
wire \CPU|Datapath|REGFILE|data~102_q ;
wire \CPU|Datapath|REGFILE|data~54feeder_combout ;
wire \CPU|Datapath|REGFILE|data~54_q ;
wire \CPU|Datapath|REGFILE|data~22_q ;
wire \CPU|Datapath|REGFILE|data~38_q ;
wire \CPU|Datapath|REGFILE|data~6_q ;
wire \CPU|Datapath|REGFILE|data~144_combout ;
wire \CPU|Datapath|REGFILE|data~118_q ;
wire \CPU|Datapath|REGFILE|data~70_q ;
wire \CPU|Datapath|REGFILE|data~148_combout ;
wire \CPU|Datapath|alumux|f[5]~18_combout ;
wire \CPU|Datapath|alumux|f[5]~17_combout ;
wire \CPU|Datapath|alumux|f[5]~27_combout ;
wire \CPU|Datapath|REGFILE|data~21feeder_combout ;
wire \CPU|Datapath|REGFILE|data~21_q ;
wire \CPU|Datapath|REGFILE|data~53feeder_combout ;
wire \CPU|Datapath|REGFILE|data~53_q ;
wire \CPU|Datapath|REGFILE|data~37_q ;
wire \CPU|Datapath|REGFILE|data~5_q ;
wire \CPU|Datapath|REGFILE|data~360_combout ;
wire \CPU|Datapath|REGFILE|data~85_q ;
wire \CPU|Datapath|REGFILE|data~101_q ;
wire \CPU|Datapath|REGFILE|data~69_q ;
wire \CPU|Datapath|REGFILE|data~364_combout ;
wire \CPU|Datapath|REGFILE|data~19feeder_combout ;
wire \CPU|Datapath|REGFILE|data~19_q ;
wire \CPU|Datapath|REGFILE|data~35_q ;
wire \CPU|Datapath|REGFILE|data~51_q ;
wire \CPU|Datapath|REGFILE|data~3_q ;
wire \CPU|Datapath|REGFILE|data~256_combout ;
wire \CPU|Datapath|REGFILE|data~99_q ;
wire \CPU|Datapath|REGFILE|data~83_q ;
wire \CPU|Datapath|REGFILE|data~67_q ;
wire \CPU|Datapath|REGFILE|data~260_combout ;
wire \CPU|Datapath|alumux|f[0]~16_combout ;
wire \CPU|Datapath|ALU|Add0~5 ;
wire \CPU|Datapath|ALU|Add0~9 ;
wire \CPU|Datapath|ALU|Add0~13 ;
wire \CPU|Datapath|ALU|Add0~17 ;
wire \CPU|Datapath|ALU|Add0~21 ;
wire \CPU|Datapath|ALU|Add0~25 ;
wire \CPU|Datapath|ALU|Add0~29 ;
wire \CPU|Datapath|ALU|Add0~33 ;
wire \CPU|Datapath|ALU|Add0~37 ;
wire \CPU|Datapath|ALU|Add0~40_sumout ;
wire \CPU|Datapath|REGFILE|data~45_q ;
wire \CPU|Datapath|REGFILE|data~61feeder_combout ;
wire \CPU|Datapath|REGFILE|data~61_q ;
wire \CPU|Datapath|REGFILE|data~13_q ;
wire \CPU|Datapath|REGFILE|data~192_combout ;
wire \CPU|Datapath|REGFILE|data~125_q ;
wire \CPU|Datapath|REGFILE|data~109_q ;
wire \CPU|Datapath|REGFILE|data~93_q ;
wire \CPU|Datapath|REGFILE|data~77_q ;
wire \CPU|Datapath|REGFILE|data~196_combout ;
wire \CPU|Datapath|alumux|f[13]~33_combout ;
wire \CPU|Datapath|ALU|Selector2~4_combout ;
wire \CPU|Datapath|ALU|Equal0~4_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~4_combout ;
wire \CPU|Datapath|ALU|Selector14~3_combout ;
wire \CPU|Datapath|ALU|Selector2~5_combout ;
wire \CPU|Datapath|ALU|Equal0~6_combout ;
wire \CPU|Datapath|ALU|Selector2~6_combout ;
wire \CPU|Datapath|ALU|Selector2~7_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~16_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~10_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~21_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~19_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~28_combout ;
wire \CPU|Datapath|ALU|Selector2~1_combout ;
wire \CPU|Datapath|ALU|Selector2~0_combout ;
wire \CPU|Datapath|ALU|Selector2~2_combout ;
wire \CPU|Datapath|ALU|Selector2~3_combout ;
wire \CPU|Datapath|REGFILE|data~124_q ;
wire \CPU|Datapath|REGFILE|data~108_q ;
wire \CPU|Datapath|REGFILE|data~60_q ;
wire \CPU|Datapath|REGFILE|data~44_q ;
wire \CPU|Datapath|REGFILE|data~28_q ;
wire \CPU|Datapath|REGFILE|data~12_q ;
wire \CPU|Datapath|REGFILE|data~184_combout ;
wire \CPU|Datapath|REGFILE|data~76_q ;
wire \CPU|Datapath|REGFILE|data~188_combout ;
wire \CPU|Datapath|alumux|f[12]~32_combout ;
wire \CPU|Datapath|alumux|f[11]~31_combout ;
wire \CPU|Datapath|alumux|f[10]~30_combout ;
wire \CPU|Datapath|ALU|Add0~41 ;
wire \CPU|Datapath|ALU|Add0~45 ;
wire \CPU|Datapath|ALU|Add0~49 ;
wire \CPU|Datapath|ALU|Add0~53 ;
wire \CPU|Datapath|ALU|Add0~56_sumout ;
wire \CPU|Datapath|ALU|Selector2~8_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~34 ;
wire \CPU|Datapath|ALU_IMM|Add0~38 ;
wire \CPU|Datapath|ALU_IMM|Add0~42 ;
wire \CPU|Datapath|ALU_IMM|Add0~46 ;
wire \CPU|Datapath|ALU_IMM|Add0~50 ;
wire \CPU|Datapath|ALU_IMM|Add0~53_sumout ;
wire \CPU|Datapath|_plus2|Add0~46 ;
wire \CPU|Datapath|_plus2|Add0~49_sumout ;
wire \CPU|Datapath|_adder2|Add0~46 ;
wire \CPU|Datapath|_adder2|Add0~49_sumout ;
wire \CPU|Datapath|pcmux|f[13]~13_combout ;
wire \CPU|Datapath|_adder|Add0~46 ;
wire \CPU|Datapath|_adder|Add0~49_sumout ;
wire \CPU|Datapath|regfilemux|f[13]~29_combout ;
wire \CPU|Datapath|regfilemux|f[13]~30_combout ;
wire \CPU|Datapath|REGFILE|data~29feeder_combout ;
wire \CPU|Datapath|REGFILE|data~29_q ;
wire \CPU|Datapath|REGFILE|data~312_combout ;
wire \CPU|Datapath|REGFILE|data~316_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~1_combout ;
wire \CPU|Datapath|ALU|Selector6~5_combout ;
wire \CPU|Datapath|ALU|Selector6~0_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~7_combout ;
wire \CPU|Datapath|ALU|Selector6~7_combout ;
wire \CPU|Datapath|ALU|Selector6~3_combout ;
wire \CPU|Datapath|ALU|Selector6~1_combout ;
wire \CPU|Datapath|ALU|Selector6~2_combout ;
wire \CPU|Datapath|ALU|Selector6~4_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~0_combout ;
wire \CPU|Datapath|ALU|Selector6~11_combout ;
wire \CPU|Datapath|ALU|Selector6~6_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~37_sumout ;
wire \CPU|Datapath|_adder|Add0~33_sumout ;
wire \CPU|Datapath|regfilemux|f[9]~33_combout ;
wire \CPU|Datapath|regfilemux|f[9]~34_combout ;
wire \CPU|Datapath|REGFILE|data~121_q ;
wire \CPU|Datapath|REGFILE|data~328_combout ;
wire \CPU|Datapath|REGFILE|data~332_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~25_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~26_combout ;
wire \CPU|Datapath|ALU|Selector3~3_combout ;
wire \CPU|Datapath|ALU|Selector3~1_combout ;
wire \CPU|Datapath|ALU|Selector4~6_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~2_combout ;
wire \CPU|Datapath|ALU|Selector3~2_combout ;
wire \CPU|Datapath|ALU|Selector3~4_combout ;
wire \CPU|Datapath|ALU|Add0~52_sumout ;
wire \CPU|Datapath|ALU|ShiftLeft0~20_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~15_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~27_combout ;
wire \CPU|Datapath|ALU|Selector3~5_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~49_sumout ;
wire \CPU|Datapath|regfilemux|f[12]~28_combout ;
wire \CPU|Datapath|REGFILE|data~92_q ;
wire \CPU|Datapath|REGFILE|data~304_combout ;
wire \CPU|Datapath|REGFILE|data~308_combout ;
wire \CPU|Datapath|pcmux|f[12]~12_combout ;
wire \CPU|Datapath|marmux|f[12]~23_combout ;
wire \pmem_rdata[12]~input_o ;
wire \pmem_rdata[13]~input_o ;
wire \pmem_rdata[14]~input_o ;
wire \pmem_rdata[15]~input_o ;
wire \pmem_rdata[28]~input_o ;
wire \pmem_rdata[29]~input_o ;
wire \pmem_rdata[30]~input_o ;
wire \pmem_rdata[31]~input_o ;
wire \pmem_rdata[44]~input_o ;
wire \pmem_rdata[45]~input_o ;
wire \pmem_rdata[46]~input_o ;
wire \pmem_rdata[47]~input_o ;
wire \pmem_rdata[59]~input_o ;
wire \pmem_rdata[60]~input_o ;
wire \pmem_rdata[61]~input_o ;
wire \pmem_rdata[62]~input_o ;
wire \pmem_rdata[63]~input_o ;
wire \pmem_rdata[76]~input_o ;
wire \pmem_rdata[77]~input_o ;
wire \pmem_rdata[78]~input_o ;
wire \pmem_rdata[79]~input_o ;
wire \pmem_rdata[92]~input_o ;
wire \pmem_rdata[93]~input_o ;
wire \pmem_rdata[94]~input_o ;
wire \pmem_rdata[95]~input_o ;
wire \pmem_rdata[108]~input_o ;
wire \pmem_rdata[109]~input_o ;
wire \pmem_rdata[110]~input_o ;
wire \pmem_rdata[111]~input_o ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a62 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a46 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a110 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~15_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a30 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a14 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a78 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a94 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ;
wire \CPU|Datapath|_plus2|Add0~50 ;
wire \CPU|Datapath|_plus2|Add0~53_sumout ;
wire \CPU|Datapath|_adder2|Add0~50 ;
wire \CPU|Datapath|_adder2|Add0~53_sumout ;
wire \CPU|Datapath|_adder|Add0~50 ;
wire \CPU|Datapath|_adder|Add0~53_sumout ;
wire \CPU|Datapath|pcmux|f[14]~14_combout ;
wire \CPU|Datapath|marmux|f[14]~25_combout ;
wire \CPU|Datapath|_plus2|Add0~54 ;
wire \CPU|Datapath|_plus2|Add0~57_sumout ;
wire \CPU|Datapath|_adder2|Add0~54 ;
wire \CPU|Datapath|_adder2|Add0~57_sumout ;
wire \CPU|Datapath|_adder|Add0~54 ;
wire \CPU|Datapath|_adder|Add0~57_sumout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a15 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a31 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a95 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a79 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a111 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a47 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a63 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~7_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux8~10_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux0~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ;
wire \CPU|Datapath|pcmux|f[15]~15_combout ;
wire \CPU|Datapath|marmux|f[15]~26_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a122 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux5~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ;
wire \CPU|Datapath|marmux|f[10]~21_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a120 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a104 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a40 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~12_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a24 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a88 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a72 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a8 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~2_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux7~3_combout ;
wire \CPU|Datapath|pcmux|f[8]~0_combout ;
wire \CPU|Datapath|pcmux|f[8]~8_combout ;
wire \CPU|Datapath|_plus2|Add0~30 ;
wire \CPU|Datapath|_plus2|Add0~33_sumout ;
wire \CPU|Datapath|_adder2|Add0~33_sumout ;
wire \CPU|Datapath|pcmux|f[9]~9_combout ;
wire \CPU|Datapath|_plus2|Add0~34 ;
wire \CPU|Datapath|_plus2|Add0~37_sumout ;
wire \CPU|Datapath|_adder2|Add0~37_sumout ;
wire \CPU|Datapath|pcmux|f[10]~10_combout ;
wire \CPU|Datapath|_adder|Add0~37_sumout ;
wire \CPU|Datapath|regfilemux|f[10]~35_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~41_sumout ;
wire \CPU|Datapath|regfilemux|f[10]~36_combout ;
wire \CPU|Datapath|REGFILE|data~90_q ;
wire \CPU|Datapath|REGFILE|data~122_q ;
wire \CPU|Datapath|REGFILE|data~106_q ;
wire \CPU|Datapath|REGFILE|data~26_q ;
wire \CPU|Datapath|REGFILE|data~58_q ;
wire \CPU|Datapath|REGFILE|data~42_q ;
wire \CPU|Datapath|REGFILE|data~10_q ;
wire \CPU|Datapath|REGFILE|data~216_combout ;
wire \CPU|Datapath|REGFILE|data~74_q ;
wire \CPU|Datapath|REGFILE|data~220_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~3_combout ;
wire \CPU|Datapath|ALU|Selector9~0_combout ;
wire \CPU|Datapath|ALU|Selector10~0_combout ;
wire \CPU|Datapath|ALU|Selector9~4_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~12_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~9_combout ;
wire \CPU|Datapath|ALU|Selector9~10_combout ;
wire \CPU|Datapath|ALU|Add0~28_sumout ;
wire \CPU|Datapath|ALU|Selector9~6_combout ;
wire \CPU|Datapath|ALU|Selector9~7_combout ;
wire \CPU|Datapath|ALU|Equal0~7_combout ;
wire \CPU|Datapath|ALU|Selector10~7_combout ;
wire \CPU|Datapath|ALU|Selector9~3_combout ;
wire \CPU|Datapath|ALU|Selector10~4_combout ;
wire \CPU|Datapath|ALU|Selector9~8_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~3_combout ;
wire \CPU|Datapath|ALU|Selector9~2_combout ;
wire \CPU|Datapath|ALU|Selector10~6_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~8_combout ;
wire \CPU|Datapath|ALU|Selector9~9_combout ;
wire \CPU|Datapath|ALU|Selector9~11_combout ;
wire \CPU|Datapath|regfilemux|f[6]~14_combout ;
wire \CPU|Datapath|_adder|Add0~21_sumout ;
wire \CPU|Datapath|regfilemux|f[6]~12_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~25_sumout ;
wire \CPU|Datapath|regfilemux|f[6]~15_combout ;
wire \CPU|Datapath|REGFILE|data~86_q ;
wire \CPU|Datapath|REGFILE|data~368_combout ;
wire \CPU|Datapath|REGFILE|data~372_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~17_combout ;
wire \CPU|Datapath|ALU|Selector1~0_combout ;
wire \CPU|Datapath|ALU|Selector1~1_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~13_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~22_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~31_combout ;
wire \CPU|Datapath|ALU|Selector1~2_combout ;
wire \CPU|Datapath|alumux|f[14]~34_combout ;
wire \CPU|Datapath|ALU|Add0~57 ;
wire \CPU|Datapath|ALU|Add0~60_sumout ;
wire \CPU|Datapath|ALU|Selector1~3_combout ;
wire \CPU|Datapath|ALU|Selector1~4_combout ;
wire \CPU|Datapath|ALU|Selector1~5_combout ;
wire \CPU|Datapath|ALU|Selector1~6_combout ;
wire \CPU|Datapath|ALU|Selector1~7_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~54 ;
wire \CPU|Datapath|ALU_IMM|Add0~57_sumout ;
wire \CPU|Datapath|regfilemux|f[14]~37_combout ;
wire \CPU|Datapath|regfilemux|f[14]~38_combout ;
wire \CPU|Datapath|REGFILE|data~126_q ;
wire \CPU|Datapath|REGFILE|data~296_combout ;
wire \CPU|Datapath|REGFILE|data~300_combout ;
wire \CPU|Datapath|ALU|Add0~61 ;
wire \CPU|Datapath|ALU|Add0~64_sumout ;
wire \CPU|Datapath|ALU|Selector0~1_combout ;
wire \CPU|Datapath|ALU|Selector0~2_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~18_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~29_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~30_combout ;
wire \CPU|Datapath|ALU|Selector0~0_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~5_combout ;
wire \CPU|Datapath|ALU|Selector0~3_combout ;
wire \CPU|Datapath|regfilemux|f[15]~39_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~58 ;
wire \CPU|Datapath|ALU_IMM|Add0~61_sumout ;
wire \CPU|Datapath|regfilemux|f[15]~40_combout ;
wire \CPU|Datapath|REGFILE|data~63feeder_combout ;
wire \CPU|Datapath|REGFILE|data~63_q ;
wire \CPU|Datapath|REGFILE|data~288_combout ;
wire \CPU|Datapath|REGFILE|data~292_combout ;
wire \CPU|Datapath|ALU|Selector2~9_combout ;
wire \CPU|Datapath|ALU|Selector10~5_combout ;
wire \CPU|Datapath|ALU|Selector10~11_combout ;
wire \CPU|Datapath|ALU|Selector10~1_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~7_combout ;
wire \CPU|Datapath|ALU|Add0~24_sumout ;
wire \CPU|Datapath|ALU|Selector10~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a21 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a5 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a117 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~12_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a53 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~14_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a37 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a101 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~7_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~9_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~8_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~10_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a85 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a69 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ;
wire \CPU|Datapath|marmux|f[5]~12_combout ;
wire \CPU|Datapath|ALU|Selector10~8_combout ;
wire \CPU|Datapath|marmux|f[5]~13_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a107 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a43 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~11_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~10_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a59 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a123 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a11 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a27 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a75 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a91 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux4~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout ;
wire \CPU|Datapath|mdrmux|f[11]~3_combout ;
wire \CPU|Datapath|REGFILE|data~384_combout ;
wire \CPU|Datapath|REGFILE|data~385_combout ;
wire \CPU|Datapath|REGFILE|data~84_q ;
wire \CPU|Datapath|REGFILE|data~100_q ;
wire \CPU|Datapath|REGFILE|data~20_q ;
wire \CPU|Datapath|REGFILE|data~36_q ;
wire \CPU|Datapath|REGFILE|data~52_q ;
wire \CPU|Datapath|REGFILE|data~4_q ;
wire \CPU|Datapath|REGFILE|data~168_combout ;
wire \CPU|Datapath|REGFILE|data~68_q ;
wire \CPU|Datapath|REGFILE|data~172_combout ;
wire \CPU|Datapath|alumux|f[4]~19_combout ;
wire \CPU|Datapath|ALU|Selector11~5_combout ;
wire \CPU|Datapath|ALU|Selector11~4_combout ;
wire \CPU|Datapath|ALU|Selector11~3_combout ;
wire \CPU|Datapath|ALU|Selector11~6_combout ;
wire \CPU|Datapath|ALU|Selector11~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~8_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a100 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a36 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~7_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a116 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~12_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a52 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~13_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a4 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a20 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a68 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a84 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout ;
wire \CPU|Datapath|marmux|f[4]~10_combout ;
wire \CPU|Datapath|ALU|Selector15~3_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~4_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~3_combout ;
wire \CPU|Datapath|ALU|Selector11~2_combout ;
wire \CPU|Datapath|marmux|f[4]~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a105 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a41 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~11_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a57 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a121 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a9 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a25 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux6~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout ;
wire \CPU|Datapath|mdrmux|f[9]~1_combout ;
wire \CPU|Datapath|REGFILE|data~386_combout ;
wire \CPU|Datapath|REGFILE|data~115_q ;
wire \CPU|Datapath|REGFILE|data~280_combout ;
wire \CPU|Datapath|REGFILE|data~284_combout ;
wire \CPU|Datapath|alumux|f[3]~26_combout ;
wire \CPU|Datapath|ALU|Selector7~5_combout ;
wire \CPU|Datapath|ALU|Add0~36_sumout ;
wire \CPU|Datapath|ALU|Selector7~2_combout ;
wire \CPU|Datapath|ALU|Selector7~1_combout ;
wire \CPU|Datapath|ALU|Selector7~3_combout ;
wire \CPU|Datapath|ALU|Selector9~1_combout ;
wire \CPU|Datapath|ALU|Selector7~0_combout ;
wire \CPU|Datapath|ALU|Selector7~4_combout ;
wire \CPU|Datapath|mdrmux|f[8]~0_combout ;
wire \CPU|Datapath|storemux|f[2]~0_combout ;
wire \CPU|Datapath|REGFILE|data~336_combout ;
wire \CPU|Datapath|REGFILE|data~340_combout ;
wire \CPU|Datapath|ALU|Add0~44_sumout ;
wire \CPU|Datapath|ALU|Selector5~5_combout ;
wire \CPU|Datapath|ALU|Selector5~6_combout ;
wire \CPU|Datapath|ALU|Selector5~2_combout ;
wire \CPU|Datapath|ALU|Selector5~1_combout ;
wire \CPU|Datapath|ALU|Selector5~7_combout ;
wire \CPU|Datapath|ALU|Selector5~0_combout ;
wire \CPU|Datapath|ALU|Selector5~3_combout ;
wire \CPU|Datapath|ALU|Selector5~4_combout ;
wire \CPU|Datapath|mdrmux|f[10]~2_combout ;
wire \CPU|Datapath|regfilemux|f[2]~50_combout ;
wire \CPU|Datapath|regfilemux|f[2]~51_combout ;
wire \CPU|Datapath|regfilemux|f[2]~49_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~9_sumout ;
wire \CPU|Datapath|regfilemux|f[2]~52_combout ;
wire \CPU|Datapath|REGFILE|data~114_q ;
wire \CPU|Datapath|REGFILE|data~82_q ;
wire \CPU|Datapath|REGFILE|data~98_q ;
wire \CPU|Datapath|REGFILE|data~18feeder_combout ;
wire \CPU|Datapath|REGFILE|data~18_q ;
wire \CPU|Datapath|REGFILE|data~50_q ;
wire \CPU|Datapath|REGFILE|data~34_q ;
wire \CPU|Datapath|REGFILE|data~2_q ;
wire \CPU|Datapath|REGFILE|data~264_combout ;
wire \CPU|Datapath|REGFILE|data~66_q ;
wire \CPU|Datapath|REGFILE|data~268_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a98 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a34 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~15_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a50 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a114 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~8_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a18 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a2 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a82 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a66 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~19_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux13~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout ;
wire \CPU|Datapath|_adder2|Add0~5_sumout ;
wire \CPU|Datapath|pcmux|f[2]~2_combout ;
wire \CPU|Datapath|_plus2|Add0~6 ;
wire \CPU|Datapath|_plus2|Add0~9_sumout ;
wire \CPU|Datapath|_adder|Add0~9_sumout ;
wire \CPU|Datapath|_adder2|Add0~9_sumout ;
wire \CPU|Datapath|pcmux|f[3]~3_combout ;
wire \CPU|Datapath|_plus2|Add0~10 ;
wire \CPU|Datapath|_plus2|Add0~13_sumout ;
wire \CPU|Datapath|_adder2|Add0~13_sumout ;
wire \CPU|Datapath|_adder|Add0~13_sumout ;
wire \CPU|Datapath|pcmux|f[4]~4_combout ;
wire \CPU|Datapath|_plus2|Add0~14 ;
wire \CPU|Datapath|_plus2|Add0~17_sumout ;
wire \CPU|Datapath|_adder|Add0~17_sumout ;
wire \CPU|Datapath|_adder2|Add0~17_sumout ;
wire \CPU|Datapath|pcmux|f[5]~5_combout ;
wire \CPU|Datapath|_plus2|Add0~18 ;
wire \CPU|Datapath|_plus2|Add0~21_sumout ;
wire \CPU|Datapath|_adder2|Add0~21_sumout ;
wire \CPU|Datapath|pcmux|f[6]~6_combout ;
wire \CPU|Datapath|marmux|f[6]~14_combout ;
wire \CPU|Datapath|ALU|Selector9~5_combout ;
wire \CPU|Datapath|marmux|f[6]~15_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~0_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a99 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a35 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~15_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a115 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a51 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~7_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~8_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a19 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~19_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux12~3_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ;
wire \CPU|Datapath|regfilemux|f[3]~46_combout ;
wire \CPU|Datapath|regfilemux|f[3]~47_combout ;
wire \CPU|Datapath|regfilemux|f[3]~45_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~13_sumout ;
wire \CPU|Datapath|regfilemux|f[3]~48_combout ;
wire \CPU|Datapath|GENCC|WideOr0~2_combout ;
wire \CPU|Datapath|GENCC|WideOr0~1_combout ;
wire \CPU|Datapath|GENCC|WideOr0~3_combout ;
wire \CPU|Datapath|GENCC|WideOr0~0_combout ;
wire \CPU|Datapath|GENCC|out[0]~0_combout ;
wire \CPU|Datapath|GENCC|WideOr0~combout ;
wire \CPU|Datapath|CCCOMP|out~0_combout ;
wire \CPU|Datapath|CCCOMP|out~combout ;
wire \CPU|Control|Selector23~0_combout ;
wire \CPU|Control|state.br_taken~q ;
wire \CPU|Control|Selector0~0_combout ;
wire \CPU|Datapath|pc|data[11]~3_combout ;
wire \CPU|Datapath|pcmux|f[1]~1_combout ;
wire \CPU|Datapath|marmux|f[1]~4_combout ;
wire \CPU|Datapath|marmux|f[1]~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a17 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a81 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a65 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~19_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a1 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~2_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a113 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~6_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a49 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~7_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~8_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a97 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a33 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~15_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~4_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux14~9_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ;
wire \CPU|Datapath|marmux|f[2]~6_combout ;
wire \CPU|Datapath|marmux|f[2]~7_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a80 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a64 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~20_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a16 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~1_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a112 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~7_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a48 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~8_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~5_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a96 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a32 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~16_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux15~10_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~1_sumout ;
wire \CPU|Datapath|regfilemux|f[0]~3_combout ;
wire \CPU|Datapath|regfilemux|f[0]~4_combout ;
wire \CPU|Datapath|regfilemux|f[0]~5_combout ;
wire \CPU|Datapath|regfilemux|f[0]~6_combout ;
wire \CPU|Datapath|regfilemux|f[0]~7_combout ;
wire \CPU|Datapath|REGFILE|data~112_q ;
wire \CPU|Datapath|REGFILE|data~136_combout ;
wire \CPU|Datapath|REGFILE|data~140_combout ;
wire \CPU|Datapath|alumux|f[0]~22_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~6_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~8_combout ;
wire \CPU|Datapath|ALU|Selector14~0_combout ;
wire \CPU|Datapath|ALU|Selector14~2_combout ;
wire \CPU|Datapath|ALU|Selector14~4_combout ;
wire \CPU|Datapath|ALU|Add0~8_sumout ;
wire \CPU|Datapath|ALU|Selector15~4_combout ;
wire \CPU|Datapath|ALU|Selector14~5_combout ;
wire \CPU|Datapath|ALU|Selector14~6_combout ;
wire \CPU|Datapath|ALU|Selector14~1_combout ;
wire \CPU|Datapath|ALU|Selector14~7_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~5_sumout ;
wire \CPU|Datapath|regfilemux|f[1]~41_combout ;
wire \CPU|Datapath|regfilemux|f[1]~42_combout ;
wire \CPU|Datapath|regfilemux|f[1]~43_combout ;
wire \CPU|Datapath|regfilemux|f[1]~44_combout ;
wire \CPU|Datapath|REGFILE|data~113_q ;
wire \CPU|Datapath|REGFILE|data~248_combout ;
wire \CPU|Datapath|REGFILE|data~252_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~14_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~23_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~24_combout ;
wire \CPU|Datapath|ALU|Selector4~1_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~9_combout ;
wire \CPU|Datapath|ALU|Selector4~2_combout ;
wire \CPU|Datapath|ALU|Selector4~9_combout ;
wire \CPU|Datapath|ALU|Selector4~3_combout ;
wire \CPU|Datapath|ALU|Selector4~7_combout ;
wire \CPU|Datapath|ALU|Selector4~8_combout ;
wire \CPU|Datapath|ALU|Selector4~0_combout ;
wire \CPU|Datapath|ALU|Selector4~4_combout ;
wire \CPU|Datapath|ALU|Add0~48_sumout ;
wire \CPU|Datapath|ALU|Selector4~5_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~45_sumout ;
wire \CPU|Datapath|regfilemux|f[11]~25_combout ;
wire \CPU|Datapath|regfilemux|f[11]~26_combout ;
wire \CPU|Datapath|REGFILE|data~123_q ;
wire \CPU|Datapath|REGFILE|data~176_combout ;
wire \CPU|Datapath|REGFILE|data~180_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~2_combout ;
wire \CPU|Datapath|ALU|Selector3~0_combout ;
wire \CPU|Datapath|ALU|Selector11~0_combout ;
wire \CPU|Datapath|ALU|Selector15~5_combout ;
wire \CPU|Datapath|ALU|Selector15~6_combout ;
wire \CPU|Datapath|ALU|Add0~4_sumout ;
wire \CPU|Datapath|ALU|ShiftRight1~5_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~1_combout ;
wire \CPU|Datapath|ALU|Selector15~7_combout ;
wire \CPU|Control|Selector43~0_combout ;
wire \CPU|Control|state.stb1_odd~q ;
wire \CPU|Control|Selector1~0_combout ;
wire \CPU|Datapath|ALU|Equal0~5_combout ;
wire \CPU|Datapath|ALU|Selector10~2_combout ;
wire \CPU|Datapath|ALU|Selector10~9_combout ;
wire \CPU|Datapath|ALU|Selector10~10_combout ;
wire \CPU|Datapath|regfilemux|f[15]~9_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~17_sumout ;
wire \CPU|Datapath|regfilemux|f[4]~53_combout ;
wire \CPU|Datapath|regfilemux|f[4]~54_combout ;
wire \CPU|Datapath|regfilemux|f[4]~22_combout ;
wire \CPU|Datapath|REGFILE|data~116_q ;
wire \CPU|Datapath|REGFILE|data~376_combout ;
wire \CPU|Datapath|REGFILE|data~380_combout ;
wire \CPU|Datapath|ALU|Add0~20_sumout ;
wire \CPU|Datapath|ALU|Selector11~7_combout ;
wire \CPU|Control|Selector42~0_combout ;
wire \CPU|Control|state.rshfa~q ;
wire \CPU|Control|WideOr17~combout ;
wire \CPU|Datapath|ALU|Equal0~3_combout ;
wire \CPU|Datapath|ALU|Selector12~1_combout ;
wire \CPU|Datapath|ALU|Selector12~2_combout ;
wire \CPU|Datapath|ALU|Selector12~3_combout ;
wire \CPU|Datapath|ALU|Selector12~7_combout ;
wire \CPU|Datapath|ALU|Add0~16_sumout ;
wire \CPU|Datapath|ALU|Selector12~4_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~10_combout ;
wire \CPU|Datapath|ALU|Selector12~5_combout ;
wire \CPU|Datapath|ALU|Selector12~6_combout ;
wire \CPU|Datapath|ALU|Selector12~0_combout ;
wire \CPU|Datapath|ALU|Selector12~8_combout ;
wire \CPU|Datapath|marmux|f[3]~8_combout ;
wire \CPU|Datapath|marmux|f[3]~9_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a29 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a13 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a93 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a77 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~0_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a61 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a109 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a45 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~15_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux10~16_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux2~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout ;
wire \CPU|Datapath|mdrmux|f[13]~5_combout ;
wire \CPU|Datapath|marmux|f[13]~24_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data~0_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a8 ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a7 ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data~3_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a6 ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data~2_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a5 ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~17_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~7_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~23_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~6_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~16_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~5_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~20_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~3_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~22_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~2_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~19_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~1_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~21_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~0_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~8_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~18_combout ;
wire \CACHE|CACHE_DATAPATH|valid1|data~4_q ;
wire \CACHE|CACHE_DATAPATH|valid1|data~12_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a3 ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a1 ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a2 ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a4 ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a0 ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6_combout ;
wire \CACHE|CACHE_CONTROLLER|Selector1~0_combout ;
wire \CPU|Control|Selector49~0_combout ;
wire \CPU|Control|state.sti3~q ;
wire \CPU|Control|Selector50~0_combout ;
wire \CPU|Control|state.sti4~q ;
wire \CPU|Control|Selector46~0_combout ;
wire \CPU|Control|state.stb2_even~q ;
wire \CPU|Control|Selector45~0_combout ;
wire \CPU|Control|state.stb2_odd~q ;
wire \CPU|Control|Selector28~0_combout ;
wire \CPU|Control|state.str2~q ;
wire \CACHE|CACHE_CONTROLLER|always1~0_combout ;
wire \CPU|Control|Selector15~0_combout ;
wire \CPU|Control|Selector15~1_combout ;
wire \CPU|Control|state.fetch1~q ;
wire \CPU|Datapath|MAR|data[14]~0_combout ;
wire \CPU|Datapath|marmux|f[9]~20_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0_combout ;
wire \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a28 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~1_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~2_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a92 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a76 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~0_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~3_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a60 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~4_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder_combout ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a108 ;
wire \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a44 ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~15_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux11~16_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|Mux3~5_combout ;
wire \CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ;
wire \CPU|Datapath|mdrmux|f[12]~4_combout ;
wire \CPU|Control|Selector35~0_combout ;
wire \CPU|Control|state.ldi1~q ;
wire \CPU|Control|Selector36~0_combout ;
wire \CPU|Control|state.ldi2~q ;
wire \CPU|Control|Selector37~0_combout ;
wire \CPU|Control|state.ldi3~q ;
wire \CPU|Control|WideOr4~0_combout ;
wire \CPU|Datapath|mdrmux|f[14]~6_combout ;
wire \CPU|Control|Selector51~0_combout ;
wire \CPU|Control|state.trap1~q ;
wire \CPU|Control|WideOr14~0_combout ;
wire \CPU|Datapath|regfilemux|f[0]~2_combout ;
wire \CPU|Datapath|regfilemux|f[6]~11_combout ;
wire \CPU|Datapath|regfilemux|f[5]~19_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~21_sumout ;
wire \CPU|Datapath|regfilemux|f[5]~20_combout ;
wire \CPU|Datapath|regfilemux|f[5]~21_combout ;
wire \CPU|Datapath|REGFILE|data~117_q ;
wire \CPU|Datapath|REGFILE|data~160_combout ;
wire \CPU|Datapath|REGFILE|data~164_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~1_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~5_combout ;
wire \CPU|Datapath|ALU|Selector13~2_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~2_combout ;
wire \CPU|Datapath|ALU|Selector13~1_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~11_combout ;
wire \CPU|Datapath|ALU|Selector13~0_combout ;
wire \CPU|Datapath|ALU|Add0~12_sumout ;
wire \CPU|Datapath|ALU|Selector13~3_combout ;
wire \CPU|Datapath|ALU|Selector13~4_combout ;
wire \CPU|Datapath|ALU|Selector13~5_combout ;
wire \CPU|Datapath|REGFILE|data~272_combout ;
wire \CPU|Datapath|REGFILE|data~276_combout ;
wire \CPU|Datapath|alumux|f[2]~25_combout ;
wire \CPU|Datapath|ALU|Selector8~6_combout ;
wire \CPU|Datapath|ALU|Selector8~0_combout ;
wire \CPU|Datapath|ALU|Selector8~1_combout ;
wire \CPU|Datapath|ALU|Selector8~2_combout ;
wire \CPU|Datapath|ALU|Selector8~3_combout ;
wire \CPU|Datapath|ALU|Selector8~4_combout ;
wire \CPU|Datapath|ALU|Add0~32_sumout ;
wire \CPU|Datapath|ALU|Selector8~5_combout ;
wire \CPU|Datapath|mdrmux|f[15]~7_combout ;
wire \CPU|Control|Selector47~0_combout ;
wire \CPU|Control|Selector47~1_combout ;
wire \CPU|Control|Selector47~2_combout ;
wire \CPU|Control|state.sti1~q ;
wire \CPU|Control|WideOr4~combout ;
wire \CACHE|CACHE_CONTROLLER|Selector4~0_combout ;
wire \CACHE|CACHE_CONTROLLER|state.allocate~q ;
wire \CACHE|CACHE_CONTROLLER|Selector3~0_combout ;
wire \CACHE|CACHE_CONTROLLER|state.idle~q ;
wire \CACHE|CACHE_CONTROLLER|Selector1~1_combout ;
wire \CPU|Control|Selector53~0_combout ;
wire \CPU|Control|state.trap3~q ;
wire \CACHE|CACHE_CONTROLLER|pmem_read~0_combout ;
wire [0:262] \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass ;
wire [0:24] \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass ;
wire [15:0] \CPU|Datapath|MAR|data ;
wire [15:0] \CPU|Datapath|MDR|data ;
wire [15:0] \CPU|Datapath|pc|data ;
wire [2:0] \CPU|Datapath|CC|data ;
wire [15:0] \CPU|Datapath|IR|data ;

wire [35:0] \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [35:0] \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [35:0] \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;

assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a1  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a2  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a16  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a17  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a18  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a32  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a33  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a34  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a48  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a49  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a50  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a64  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a65  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a66  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a80  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a81  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a82  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a96  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a97  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a98  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a112  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a113  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a114  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a120  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a121  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a122  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a0  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a1  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a2  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a3  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a4  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a5  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a6  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a7  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a8  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3~portbdataout  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a4  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a5  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a6  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a19  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a20  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a21  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a22  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a35  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a36  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a37  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a38  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a51  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a52  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a53  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a54  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a68  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a69  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a70  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a84  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a85  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a86  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a99  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a100  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a101  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a102  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a115  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a116  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a117  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a118  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a123  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];

assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7~portbdataout  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a8  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a9  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a10  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a11  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [4];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a23  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [5];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a24  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [6];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a25  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [7];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a26  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [8];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a27  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [9];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a39  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [10];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a40  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [11];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a41  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [12];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a42  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [13];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a43  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [14];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a55  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [15];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a56  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [16];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a57  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [17];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a58  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [18];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a71  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [19];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a72  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [20];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [21];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a74  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [22];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a75  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [23];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a87  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [24];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a88  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [25];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [26];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a90  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [27];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a91  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [28];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a103  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [29];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a104  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [30];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a105  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [31];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a106  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [32];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a107  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [33];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a119  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [34];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a127  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [35];

assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12~portbdataout  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a13  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a14  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a15  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a28  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [4];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a29  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [5];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a30  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [6];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a31  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [7];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a44  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [8];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a45  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [9];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a46  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [10];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a47  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [11];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a59  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [12];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a60  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [13];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a61  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [14];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a62  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [15];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a63  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [16];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a76  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [17];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a77  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [18];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a78  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [19];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a79  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [20];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a92  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [21];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a93  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [22];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a94  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [23];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a95  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [24];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a108  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [25];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a109  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [26];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a110  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [27];
assign \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a111  = \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [28];

// Location: IOOBUF_X21_Y51_N2
stratixiii_io_obuf \pmem_read~output (
	.i(\CACHE|CACHE_CONTROLLER|pmem_read~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_read~output .bus_hold = "false";
defparam \pmem_read~output .open_drain_output = "false";
defparam \pmem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N20
stratixiii_io_obuf \pmem_write~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_write~output .bus_hold = "false";
defparam \pmem_write~output .open_drain_output = "false";
defparam \pmem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N33
stratixiii_io_obuf \pmem_address[0]~output (
	.i(\CPU|Datapath|MAR|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[0]~output .bus_hold = "false";
defparam \pmem_address[0]~output .open_drain_output = "false";
defparam \pmem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N51
stratixiii_io_obuf \pmem_address[1]~output (
	.i(\CPU|Datapath|MAR|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[1]~output .bus_hold = "false";
defparam \pmem_address[1]~output .open_drain_output = "false";
defparam \pmem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N95
stratixiii_io_obuf \pmem_address[2]~output (
	.i(\CPU|Datapath|MAR|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[2]~output .bus_hold = "false";
defparam \pmem_address[2]~output .open_drain_output = "false";
defparam \pmem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N2
stratixiii_io_obuf \pmem_address[3]~output (
	.i(\CPU|Datapath|MAR|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[3]~output .bus_hold = "false";
defparam \pmem_address[3]~output .open_drain_output = "false";
defparam \pmem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
stratixiii_io_obuf \pmem_address[4]~output (
	.i(\CPU|Datapath|MAR|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[4]~output .bus_hold = "false";
defparam \pmem_address[4]~output .open_drain_output = "false";
defparam \pmem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N64
stratixiii_io_obuf \pmem_address[5]~output (
	.i(\CPU|Datapath|MAR|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[5]~output .bus_hold = "false";
defparam \pmem_address[5]~output .open_drain_output = "false";
defparam \pmem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N33
stratixiii_io_obuf \pmem_address[6]~output (
	.i(\CPU|Datapath|MAR|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[6]~output .bus_hold = "false";
defparam \pmem_address[6]~output .open_drain_output = "false";
defparam \pmem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N82
stratixiii_io_obuf \pmem_address[7]~output (
	.i(\CPU|Datapath|MAR|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[7]~output .bus_hold = "false";
defparam \pmem_address[7]~output .open_drain_output = "false";
defparam \pmem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
stratixiii_io_obuf \pmem_address[8]~output (
	.i(\CPU|Datapath|MAR|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[8]~output .bus_hold = "false";
defparam \pmem_address[8]~output .open_drain_output = "false";
defparam \pmem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N95
stratixiii_io_obuf \pmem_address[9]~output (
	.i(\CPU|Datapath|MAR|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[9]~output .bus_hold = "false";
defparam \pmem_address[9]~output .open_drain_output = "false";
defparam \pmem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N20
stratixiii_io_obuf \pmem_address[10]~output (
	.i(\CPU|Datapath|MAR|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[10]~output .bus_hold = "false";
defparam \pmem_address[10]~output .open_drain_output = "false";
defparam \pmem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N51
stratixiii_io_obuf \pmem_address[11]~output (
	.i(\CPU|Datapath|MAR|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[11]~output .bus_hold = "false";
defparam \pmem_address[11]~output .open_drain_output = "false";
defparam \pmem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N95
stratixiii_io_obuf \pmem_address[12]~output (
	.i(\CPU|Datapath|MAR|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[12]~output .bus_hold = "false";
defparam \pmem_address[12]~output .open_drain_output = "false";
defparam \pmem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N33
stratixiii_io_obuf \pmem_address[13]~output (
	.i(\CPU|Datapath|MAR|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[13]~output .bus_hold = "false";
defparam \pmem_address[13]~output .open_drain_output = "false";
defparam \pmem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N33
stratixiii_io_obuf \pmem_address[14]~output (
	.i(\CPU|Datapath|MAR|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[14]~output .bus_hold = "false";
defparam \pmem_address[14]~output .open_drain_output = "false";
defparam \pmem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N33
stratixiii_io_obuf \pmem_address[15]~output (
	.i(\CPU|Datapath|MAR|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[15]~output .bus_hold = "false";
defparam \pmem_address[15]~output .open_drain_output = "false";
defparam \pmem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N113
stratixiii_io_obuf \pmem_wdata[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[0]~output .bus_hold = "false";
defparam \pmem_wdata[0]~output .open_drain_output = "false";
defparam \pmem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N33
stratixiii_io_obuf \pmem_wdata[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[1]~output .bus_hold = "false";
defparam \pmem_wdata[1]~output .open_drain_output = "false";
defparam \pmem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N51
stratixiii_io_obuf \pmem_wdata[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[2]~output .bus_hold = "false";
defparam \pmem_wdata[2]~output .open_drain_output = "false";
defparam \pmem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N113
stratixiii_io_obuf \pmem_wdata[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[3]~output .bus_hold = "false";
defparam \pmem_wdata[3]~output .open_drain_output = "false";
defparam \pmem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N113
stratixiii_io_obuf \pmem_wdata[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[4]~output .bus_hold = "false";
defparam \pmem_wdata[4]~output .open_drain_output = "false";
defparam \pmem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N51
stratixiii_io_obuf \pmem_wdata[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[5]~output .bus_hold = "false";
defparam \pmem_wdata[5]~output .open_drain_output = "false";
defparam \pmem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N20
stratixiii_io_obuf \pmem_wdata[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[6]~output .bus_hold = "false";
defparam \pmem_wdata[6]~output .open_drain_output = "false";
defparam \pmem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N51
stratixiii_io_obuf \pmem_wdata[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[7]~output .bus_hold = "false";
defparam \pmem_wdata[7]~output .open_drain_output = "false";
defparam \pmem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y51_N82
stratixiii_io_obuf \pmem_wdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[8]~output .bus_hold = "false";
defparam \pmem_wdata[8]~output .open_drain_output = "false";
defparam \pmem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N20
stratixiii_io_obuf \pmem_wdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[9]~output .bus_hold = "false";
defparam \pmem_wdata[9]~output .open_drain_output = "false";
defparam \pmem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N82
stratixiii_io_obuf \pmem_wdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[10]~output .bus_hold = "false";
defparam \pmem_wdata[10]~output .open_drain_output = "false";
defparam \pmem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N33
stratixiii_io_obuf \pmem_wdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[11]~output .bus_hold = "false";
defparam \pmem_wdata[11]~output .open_drain_output = "false";
defparam \pmem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N82
stratixiii_io_obuf \pmem_wdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[12]~output .bus_hold = "false";
defparam \pmem_wdata[12]~output .open_drain_output = "false";
defparam \pmem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N51
stratixiii_io_obuf \pmem_wdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[13]~output .bus_hold = "false";
defparam \pmem_wdata[13]~output .open_drain_output = "false";
defparam \pmem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y51_N20
stratixiii_io_obuf \pmem_wdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[14]~output .bus_hold = "false";
defparam \pmem_wdata[14]~output .open_drain_output = "false";
defparam \pmem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N51
stratixiii_io_obuf \pmem_wdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[15]~output .bus_hold = "false";
defparam \pmem_wdata[15]~output .open_drain_output = "false";
defparam \pmem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N20
stratixiii_io_obuf \pmem_wdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[16]~output .bus_hold = "false";
defparam \pmem_wdata[16]~output .open_drain_output = "false";
defparam \pmem_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N82
stratixiii_io_obuf \pmem_wdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[17]~output .bus_hold = "false";
defparam \pmem_wdata[17]~output .open_drain_output = "false";
defparam \pmem_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N82
stratixiii_io_obuf \pmem_wdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[18]~output .bus_hold = "false";
defparam \pmem_wdata[18]~output .open_drain_output = "false";
defparam \pmem_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N51
stratixiii_io_obuf \pmem_wdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[19]~output .bus_hold = "false";
defparam \pmem_wdata[19]~output .open_drain_output = "false";
defparam \pmem_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y51_N20
stratixiii_io_obuf \pmem_wdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[20]~output .bus_hold = "false";
defparam \pmem_wdata[20]~output .open_drain_output = "false";
defparam \pmem_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N51
stratixiii_io_obuf \pmem_wdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[21]~output .bus_hold = "false";
defparam \pmem_wdata[21]~output .open_drain_output = "false";
defparam \pmem_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N113
stratixiii_io_obuf \pmem_wdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[22]~output .bus_hold = "false";
defparam \pmem_wdata[22]~output .open_drain_output = "false";
defparam \pmem_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N113
stratixiii_io_obuf \pmem_wdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[23]~output .bus_hold = "false";
defparam \pmem_wdata[23]~output .open_drain_output = "false";
defparam \pmem_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y51_N113
stratixiii_io_obuf \pmem_wdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[24]~output .bus_hold = "false";
defparam \pmem_wdata[24]~output .open_drain_output = "false";
defparam \pmem_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y51_N51
stratixiii_io_obuf \pmem_wdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[25]~output .bus_hold = "false";
defparam \pmem_wdata[25]~output .open_drain_output = "false";
defparam \pmem_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N82
stratixiii_io_obuf \pmem_wdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[26]~output .bus_hold = "false";
defparam \pmem_wdata[26]~output .open_drain_output = "false";
defparam \pmem_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y51_N113
stratixiii_io_obuf \pmem_wdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[27]~output .bus_hold = "false";
defparam \pmem_wdata[27]~output .open_drain_output = "false";
defparam \pmem_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y51_N113
stratixiii_io_obuf \pmem_wdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[28]~output .bus_hold = "false";
defparam \pmem_wdata[28]~output .open_drain_output = "false";
defparam \pmem_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N20
stratixiii_io_obuf \pmem_wdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[29]~output .bus_hold = "false";
defparam \pmem_wdata[29]~output .open_drain_output = "false";
defparam \pmem_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N51
stratixiii_io_obuf \pmem_wdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[30]~output .bus_hold = "false";
defparam \pmem_wdata[30]~output .open_drain_output = "false";
defparam \pmem_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y51_N82
stratixiii_io_obuf \pmem_wdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[31]~output .bus_hold = "false";
defparam \pmem_wdata[31]~output .open_drain_output = "false";
defparam \pmem_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N51
stratixiii_io_obuf \pmem_wdata[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[32]~output .bus_hold = "false";
defparam \pmem_wdata[32]~output .open_drain_output = "false";
defparam \pmem_wdata[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N82
stratixiii_io_obuf \pmem_wdata[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[33]~output .bus_hold = "false";
defparam \pmem_wdata[33]~output .open_drain_output = "false";
defparam \pmem_wdata[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N82
stratixiii_io_obuf \pmem_wdata[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[34]~output .bus_hold = "false";
defparam \pmem_wdata[34]~output .open_drain_output = "false";
defparam \pmem_wdata[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N20
stratixiii_io_obuf \pmem_wdata[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[35]~output .bus_hold = "false";
defparam \pmem_wdata[35]~output .open_drain_output = "false";
defparam \pmem_wdata[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N82
stratixiii_io_obuf \pmem_wdata[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[36]~output .bus_hold = "false";
defparam \pmem_wdata[36]~output .open_drain_output = "false";
defparam \pmem_wdata[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y40_N20
stratixiii_io_obuf \pmem_wdata[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[37]~output .bus_hold = "false";
defparam \pmem_wdata[37]~output .open_drain_output = "false";
defparam \pmem_wdata[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y51_N51
stratixiii_io_obuf \pmem_wdata[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[38]~output .bus_hold = "false";
defparam \pmem_wdata[38]~output .open_drain_output = "false";
defparam \pmem_wdata[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y51_N51
stratixiii_io_obuf \pmem_wdata[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[39]~output .bus_hold = "false";
defparam \pmem_wdata[39]~output .open_drain_output = "false";
defparam \pmem_wdata[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N82
stratixiii_io_obuf \pmem_wdata[40]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[40]~output .bus_hold = "false";
defparam \pmem_wdata[40]~output .open_drain_output = "false";
defparam \pmem_wdata[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N82
stratixiii_io_obuf \pmem_wdata[41]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[41]~output .bus_hold = "false";
defparam \pmem_wdata[41]~output .open_drain_output = "false";
defparam \pmem_wdata[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N20
stratixiii_io_obuf \pmem_wdata[42]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[42]~output .bus_hold = "false";
defparam \pmem_wdata[42]~output .open_drain_output = "false";
defparam \pmem_wdata[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y44_N51
stratixiii_io_obuf \pmem_wdata[43]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[43]~output .bus_hold = "false";
defparam \pmem_wdata[43]~output .open_drain_output = "false";
defparam \pmem_wdata[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N113
stratixiii_io_obuf \pmem_wdata[44]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[44]~output .bus_hold = "false";
defparam \pmem_wdata[44]~output .open_drain_output = "false";
defparam \pmem_wdata[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N82
stratixiii_io_obuf \pmem_wdata[45]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[45]~output .bus_hold = "false";
defparam \pmem_wdata[45]~output .open_drain_output = "false";
defparam \pmem_wdata[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N113
stratixiii_io_obuf \pmem_wdata[46]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[46]~output .bus_hold = "false";
defparam \pmem_wdata[46]~output .open_drain_output = "false";
defparam \pmem_wdata[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N20
stratixiii_io_obuf \pmem_wdata[47]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[47]~output .bus_hold = "false";
defparam \pmem_wdata[47]~output .open_drain_output = "false";
defparam \pmem_wdata[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y51_N20
stratixiii_io_obuf \pmem_wdata[48]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[48]~output .bus_hold = "false";
defparam \pmem_wdata[48]~output .open_drain_output = "false";
defparam \pmem_wdata[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N33
stratixiii_io_obuf \pmem_wdata[49]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[49]~output .bus_hold = "false";
defparam \pmem_wdata[49]~output .open_drain_output = "false";
defparam \pmem_wdata[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N113
stratixiii_io_obuf \pmem_wdata[50]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[50]~output .bus_hold = "false";
defparam \pmem_wdata[50]~output .open_drain_output = "false";
defparam \pmem_wdata[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y51_N51
stratixiii_io_obuf \pmem_wdata[51]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[51]~output .bus_hold = "false";
defparam \pmem_wdata[51]~output .open_drain_output = "false";
defparam \pmem_wdata[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N113
stratixiii_io_obuf \pmem_wdata[52]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[52]~output .bus_hold = "false";
defparam \pmem_wdata[52]~output .open_drain_output = "false";
defparam \pmem_wdata[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N51
stratixiii_io_obuf \pmem_wdata[53]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[53]~output .bus_hold = "false";
defparam \pmem_wdata[53]~output .open_drain_output = "false";
defparam \pmem_wdata[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y51_N33
stratixiii_io_obuf \pmem_wdata[54]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[54]~output .bus_hold = "false";
defparam \pmem_wdata[54]~output .open_drain_output = "false";
defparam \pmem_wdata[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N82
stratixiii_io_obuf \pmem_wdata[55]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[55]~output .bus_hold = "false";
defparam \pmem_wdata[55]~output .open_drain_output = "false";
defparam \pmem_wdata[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y51_N113
stratixiii_io_obuf \pmem_wdata[56]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[56]~output .bus_hold = "false";
defparam \pmem_wdata[56]~output .open_drain_output = "false";
defparam \pmem_wdata[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N51
stratixiii_io_obuf \pmem_wdata[57]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[57]~output .bus_hold = "false";
defparam \pmem_wdata[57]~output .open_drain_output = "false";
defparam \pmem_wdata[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y51_N113
stratixiii_io_obuf \pmem_wdata[58]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[58]~output .bus_hold = "false";
defparam \pmem_wdata[58]~output .open_drain_output = "false";
defparam \pmem_wdata[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N82
stratixiii_io_obuf \pmem_wdata[59]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[59]~output .bus_hold = "false";
defparam \pmem_wdata[59]~output .open_drain_output = "false";
defparam \pmem_wdata[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N113
stratixiii_io_obuf \pmem_wdata[60]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[60]~output .bus_hold = "false";
defparam \pmem_wdata[60]~output .open_drain_output = "false";
defparam \pmem_wdata[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N113
stratixiii_io_obuf \pmem_wdata[61]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[61]~output .bus_hold = "false";
defparam \pmem_wdata[61]~output .open_drain_output = "false";
defparam \pmem_wdata[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y51_N113
stratixiii_io_obuf \pmem_wdata[62]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[62]~output .bus_hold = "false";
defparam \pmem_wdata[62]~output .open_drain_output = "false";
defparam \pmem_wdata[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y51_N2
stratixiii_io_obuf \pmem_wdata[63]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[63]~output .bus_hold = "false";
defparam \pmem_wdata[63]~output .open_drain_output = "false";
defparam \pmem_wdata[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N51
stratixiii_io_obuf \pmem_wdata[64]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[64]~output .bus_hold = "false";
defparam \pmem_wdata[64]~output .open_drain_output = "false";
defparam \pmem_wdata[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
stratixiii_io_obuf \pmem_wdata[65]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[65]~output .bus_hold = "false";
defparam \pmem_wdata[65]~output .open_drain_output = "false";
defparam \pmem_wdata[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N64
stratixiii_io_obuf \pmem_wdata[66]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[66]~output .bus_hold = "false";
defparam \pmem_wdata[66]~output .open_drain_output = "false";
defparam \pmem_wdata[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N82
stratixiii_io_obuf \pmem_wdata[67]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[67]~output .bus_hold = "false";
defparam \pmem_wdata[67]~output .open_drain_output = "false";
defparam \pmem_wdata[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
stratixiii_io_obuf \pmem_wdata[68]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[68]~output .bus_hold = "false";
defparam \pmem_wdata[68]~output .open_drain_output = "false";
defparam \pmem_wdata[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y51_N113
stratixiii_io_obuf \pmem_wdata[69]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[69]~output .bus_hold = "false";
defparam \pmem_wdata[69]~output .open_drain_output = "false";
defparam \pmem_wdata[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N82
stratixiii_io_obuf \pmem_wdata[70]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[70]~output .bus_hold = "false";
defparam \pmem_wdata[70]~output .open_drain_output = "false";
defparam \pmem_wdata[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N113
stratixiii_io_obuf \pmem_wdata[71]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[71]~output .bus_hold = "false";
defparam \pmem_wdata[71]~output .open_drain_output = "false";
defparam \pmem_wdata[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y51_N51
stratixiii_io_obuf \pmem_wdata[72]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[72]~output .bus_hold = "false";
defparam \pmem_wdata[72]~output .open_drain_output = "false";
defparam \pmem_wdata[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N113
stratixiii_io_obuf \pmem_wdata[73]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[73]~output .bus_hold = "false";
defparam \pmem_wdata[73]~output .open_drain_output = "false";
defparam \pmem_wdata[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N20
stratixiii_io_obuf \pmem_wdata[74]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[74]~output .bus_hold = "false";
defparam \pmem_wdata[74]~output .open_drain_output = "false";
defparam \pmem_wdata[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N51
stratixiii_io_obuf \pmem_wdata[75]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[75]~output .bus_hold = "false";
defparam \pmem_wdata[75]~output .open_drain_output = "false";
defparam \pmem_wdata[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y40_N113
stratixiii_io_obuf \pmem_wdata[76]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[76]~output .bus_hold = "false";
defparam \pmem_wdata[76]~output .open_drain_output = "false";
defparam \pmem_wdata[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y51_N51
stratixiii_io_obuf \pmem_wdata[77]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[77]~output .bus_hold = "false";
defparam \pmem_wdata[77]~output .open_drain_output = "false";
defparam \pmem_wdata[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N64
stratixiii_io_obuf \pmem_wdata[78]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[78]~output .bus_hold = "false";
defparam \pmem_wdata[78]~output .open_drain_output = "false";
defparam \pmem_wdata[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N113
stratixiii_io_obuf \pmem_wdata[79]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[79]~output .bus_hold = "false";
defparam \pmem_wdata[79]~output .open_drain_output = "false";
defparam \pmem_wdata[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N51
stratixiii_io_obuf \pmem_wdata[80]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[80]~output .bus_hold = "false";
defparam \pmem_wdata[80]~output .open_drain_output = "false";
defparam \pmem_wdata[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y51_N82
stratixiii_io_obuf \pmem_wdata[81]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[81]~output .bus_hold = "false";
defparam \pmem_wdata[81]~output .open_drain_output = "false";
defparam \pmem_wdata[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y51_N82
stratixiii_io_obuf \pmem_wdata[82]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[82]~output .bus_hold = "false";
defparam \pmem_wdata[82]~output .open_drain_output = "false";
defparam \pmem_wdata[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y51_N20
stratixiii_io_obuf \pmem_wdata[83]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[83]~output .bus_hold = "false";
defparam \pmem_wdata[83]~output .open_drain_output = "false";
defparam \pmem_wdata[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y51_N113
stratixiii_io_obuf \pmem_wdata[84]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[84]~output .bus_hold = "false";
defparam \pmem_wdata[84]~output .open_drain_output = "false";
defparam \pmem_wdata[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N113
stratixiii_io_obuf \pmem_wdata[85]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[85]~output .bus_hold = "false";
defparam \pmem_wdata[85]~output .open_drain_output = "false";
defparam \pmem_wdata[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
stratixiii_io_obuf \pmem_wdata[86]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[86]~output .bus_hold = "false";
defparam \pmem_wdata[86]~output .open_drain_output = "false";
defparam \pmem_wdata[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N51
stratixiii_io_obuf \pmem_wdata[87]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[87]~output .bus_hold = "false";
defparam \pmem_wdata[87]~output .open_drain_output = "false";
defparam \pmem_wdata[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N33
stratixiii_io_obuf \pmem_wdata[88]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[88]~output .bus_hold = "false";
defparam \pmem_wdata[88]~output .open_drain_output = "false";
defparam \pmem_wdata[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N20
stratixiii_io_obuf \pmem_wdata[89]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[89]~output .bus_hold = "false";
defparam \pmem_wdata[89]~output .open_drain_output = "false";
defparam \pmem_wdata[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N20
stratixiii_io_obuf \pmem_wdata[90]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[90]~output .bus_hold = "false";
defparam \pmem_wdata[90]~output .open_drain_output = "false";
defparam \pmem_wdata[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N33
stratixiii_io_obuf \pmem_wdata[91]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[91]~output .bus_hold = "false";
defparam \pmem_wdata[91]~output .open_drain_output = "false";
defparam \pmem_wdata[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y44_N20
stratixiii_io_obuf \pmem_wdata[92]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[92]~output .bus_hold = "false";
defparam \pmem_wdata[92]~output .open_drain_output = "false";
defparam \pmem_wdata[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y51_N82
stratixiii_io_obuf \pmem_wdata[93]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[93]~output .bus_hold = "false";
defparam \pmem_wdata[93]~output .open_drain_output = "false";
defparam \pmem_wdata[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N20
stratixiii_io_obuf \pmem_wdata[94]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[94]~output .bus_hold = "false";
defparam \pmem_wdata[94]~output .open_drain_output = "false";
defparam \pmem_wdata[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N20
stratixiii_io_obuf \pmem_wdata[95]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[95]~output .bus_hold = "false";
defparam \pmem_wdata[95]~output .open_drain_output = "false";
defparam \pmem_wdata[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y51_N113
stratixiii_io_obuf \pmem_wdata[96]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[96]~output .bus_hold = "false";
defparam \pmem_wdata[96]~output .open_drain_output = "false";
defparam \pmem_wdata[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N64
stratixiii_io_obuf \pmem_wdata[97]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[97]~output .bus_hold = "false";
defparam \pmem_wdata[97]~output .open_drain_output = "false";
defparam \pmem_wdata[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N82
stratixiii_io_obuf \pmem_wdata[98]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[98]~output .bus_hold = "false";
defparam \pmem_wdata[98]~output .open_drain_output = "false";
defparam \pmem_wdata[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N95
stratixiii_io_obuf \pmem_wdata[99]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[99]~output .bus_hold = "false";
defparam \pmem_wdata[99]~output .open_drain_output = "false";
defparam \pmem_wdata[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y42_N113
stratixiii_io_obuf \pmem_wdata[100]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[100]~output .bus_hold = "false";
defparam \pmem_wdata[100]~output .open_drain_output = "false";
defparam \pmem_wdata[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N51
stratixiii_io_obuf \pmem_wdata[101]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[101]~output .bus_hold = "false";
defparam \pmem_wdata[101]~output .open_drain_output = "false";
defparam \pmem_wdata[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N82
stratixiii_io_obuf \pmem_wdata[102]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[102]~output .bus_hold = "false";
defparam \pmem_wdata[102]~output .open_drain_output = "false";
defparam \pmem_wdata[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N20
stratixiii_io_obuf \pmem_wdata[103]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[103]~output .bus_hold = "false";
defparam \pmem_wdata[103]~output .open_drain_output = "false";
defparam \pmem_wdata[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N82
stratixiii_io_obuf \pmem_wdata[104]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[104]~output .bus_hold = "false";
defparam \pmem_wdata[104]~output .open_drain_output = "false";
defparam \pmem_wdata[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N95
stratixiii_io_obuf \pmem_wdata[105]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[105]~output .bus_hold = "false";
defparam \pmem_wdata[105]~output .open_drain_output = "false";
defparam \pmem_wdata[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N64
stratixiii_io_obuf \pmem_wdata[106]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[106]~output .bus_hold = "false";
defparam \pmem_wdata[106]~output .open_drain_output = "false";
defparam \pmem_wdata[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N113
stratixiii_io_obuf \pmem_wdata[107]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[107]~output .bus_hold = "false";
defparam \pmem_wdata[107]~output .open_drain_output = "false";
defparam \pmem_wdata[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N113
stratixiii_io_obuf \pmem_wdata[108]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[108]~output .bus_hold = "false";
defparam \pmem_wdata[108]~output .open_drain_output = "false";
defparam \pmem_wdata[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N82
stratixiii_io_obuf \pmem_wdata[109]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[109]~output .bus_hold = "false";
defparam \pmem_wdata[109]~output .open_drain_output = "false";
defparam \pmem_wdata[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N82
stratixiii_io_obuf \pmem_wdata[110]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[110]~output .bus_hold = "false";
defparam \pmem_wdata[110]~output .open_drain_output = "false";
defparam \pmem_wdata[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N113
stratixiii_io_obuf \pmem_wdata[111]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[111]~output .bus_hold = "false";
defparam \pmem_wdata[111]~output .open_drain_output = "false";
defparam \pmem_wdata[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N51
stratixiii_io_obuf \pmem_wdata[112]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[112]~output .bus_hold = "false";
defparam \pmem_wdata[112]~output .open_drain_output = "false";
defparam \pmem_wdata[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y51_N20
stratixiii_io_obuf \pmem_wdata[113]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[113]~output .bus_hold = "false";
defparam \pmem_wdata[113]~output .open_drain_output = "false";
defparam \pmem_wdata[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N82
stratixiii_io_obuf \pmem_wdata[114]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[114]~output .bus_hold = "false";
defparam \pmem_wdata[114]~output .open_drain_output = "false";
defparam \pmem_wdata[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N113
stratixiii_io_obuf \pmem_wdata[115]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[115]~output .bus_hold = "false";
defparam \pmem_wdata[115]~output .open_drain_output = "false";
defparam \pmem_wdata[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N113
stratixiii_io_obuf \pmem_wdata[116]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[116]~output .bus_hold = "false";
defparam \pmem_wdata[116]~output .open_drain_output = "false";
defparam \pmem_wdata[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N113
stratixiii_io_obuf \pmem_wdata[117]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[117]~output .bus_hold = "false";
defparam \pmem_wdata[117]~output .open_drain_output = "false";
defparam \pmem_wdata[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N113
stratixiii_io_obuf \pmem_wdata[118]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[118]~output .bus_hold = "false";
defparam \pmem_wdata[118]~output .open_drain_output = "false";
defparam \pmem_wdata[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y51_N20
stratixiii_io_obuf \pmem_wdata[119]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[119]~output .bus_hold = "false";
defparam \pmem_wdata[119]~output .open_drain_output = "false";
defparam \pmem_wdata[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
stratixiii_io_obuf \pmem_wdata[120]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[120]~output .bus_hold = "false";
defparam \pmem_wdata[120]~output .open_drain_output = "false";
defparam \pmem_wdata[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N51
stratixiii_io_obuf \pmem_wdata[121]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[121]~output .bus_hold = "false";
defparam \pmem_wdata[121]~output .open_drain_output = "false";
defparam \pmem_wdata[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N113
stratixiii_io_obuf \pmem_wdata[122]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[122]~output .bus_hold = "false";
defparam \pmem_wdata[122]~output .open_drain_output = "false";
defparam \pmem_wdata[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N113
stratixiii_io_obuf \pmem_wdata[123]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[123]~output .bus_hold = "false";
defparam \pmem_wdata[123]~output .open_drain_output = "false";
defparam \pmem_wdata[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y45_N33
stratixiii_io_obuf \pmem_wdata[124]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[124]~output .bus_hold = "false";
defparam \pmem_wdata[124]~output .open_drain_output = "false";
defparam \pmem_wdata[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N2
stratixiii_io_obuf \pmem_wdata[125]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[125]~output .bus_hold = "false";
defparam \pmem_wdata[125]~output .open_drain_output = "false";
defparam \pmem_wdata[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y51_N82
stratixiii_io_obuf \pmem_wdata[126]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[126]~output .bus_hold = "false";
defparam \pmem_wdata[126]~output .open_drain_output = "false";
defparam \pmem_wdata[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N82
stratixiii_io_obuf \pmem_wdata[127]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[127]~output .bus_hold = "false";
defparam \pmem_wdata[127]~output .open_drain_output = "false";
defparam \pmem_wdata[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N94
stratixiii_io_ibuf \pmem_resp~input (
	.i(pmem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_resp~input_o ));
// synopsys translate_off
defparam \pmem_resp~input .bus_hold = "false";
defparam \pmem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N20
stratixiii_lcell_comb \CPU|Control|state.sti2~0 (
// Equation(s):
// \CPU|Control|state.sti2~0_combout  = ( \CPU|Control|state.sti1~q  & ( (((\CACHE|CACHE_CONTROLLER|state.allocate~q  & \pmem_resp~input_o )) # (\CPU|Control|state.sti2~q )) # (\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) ) ) # ( !\CPU|Control|state.sti1~q  
// & ( (!\CACHE|CACHE_CONTROLLER|Selector1~1_combout  & (\CPU|Control|state.sti2~q  & ((!\CACHE|CACHE_CONTROLLER|state.allocate~q ) # (!\pmem_resp~input_o )))) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|state.sti2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|state.sti2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|state.sti2~0 .extended_lut = "off";
defparam \CPU|Control|state.sti2~0 .lut_mask = 64'h00C800C837FF37FF;
defparam \CPU|Control|state.sti2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N21
dffeas \CPU|Control|state.sti2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|state.sti2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti2 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N39
dffeas \CPU|Control|state.trap2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|state.trap1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap2 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N22
stratixiii_lcell_comb \CPU|Datapath|marmux|f[4]~1 (
// Equation(s):
// \CPU|Datapath|marmux|f[4]~1_combout  = ( !\CPU|Control|state.trap2~q  & ( (\CPU|Control|state.ldi2~q ) # (\CPU|Control|state.sti2~q ) ) )

	.dataa(!\CPU|Control|state.sti2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.ldi2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[4]~1 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[4]~1 .lut_mask = 64'h55FF55FF00000000;
defparam \CPU|Datapath|marmux|f[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N4
stratixiii_lcell_comb \CPU|Datapath|marmux|f[4]~2 (
// Equation(s):
// \CPU|Datapath|marmux|f[4]~2_combout  = (\CPU|Control|state.fetch1~q  & !\CPU|Control|state.ldi2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.fetch1~q ),
	.datad(!\CPU|Control|state.ldi2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[4]~2 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[4]~2 .lut_mask = 64'h0F000F000F000F00;
defparam \CPU|Datapath|marmux|f[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N34
stratixiii_lcell_comb \CPU|Datapath|marmux|f[4]~3 (
// Equation(s):
// \CPU|Datapath|marmux|f[4]~3_combout  = ( \CPU|Datapath|marmux|f[4]~2_combout  & ( !\CPU|Datapath|marmux|f[4]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[4]~3 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[4]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|Datapath|marmux|f[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N38
stratixiii_lcell_comb \CPU|Datapath|marmux|Equal0~0 (
// Equation(s):
// \CPU|Datapath|marmux|Equal0~0_combout  = ( !\CPU|Control|state.sti2~q  & ( (!\CPU|Control|state.ldi2~q  & !\CPU|Control|state.trap2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldi2~q ),
	.datad(!\CPU|Control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|Equal0~0 .extended_lut = "off";
defparam \CPU|Datapath|marmux|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \CPU|Datapath|marmux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N34
stratixiii_lcell_comb \CPU|Datapath|marmux|Equal0~1 (
// Equation(s):
// \CPU|Datapath|marmux|Equal0~1_combout  = ( \CPU|Control|state.fetch1~q  & ( \CPU|Datapath|marmux|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|Equal0~1 .extended_lut = "off";
defparam \CPU|Datapath|marmux|Equal0~1 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|Datapath|marmux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N6
stratixiii_lcell_comb \CPU|Control|Selector16~0 (
// Equation(s):
// \CPU|Control|Selector16~0_combout  = ( \CPU|Control|state.fetch2~q  & ( \CPU|Control|state.fetch1~q  & ( (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CPU|Control|WideOr4~combout ) # ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) # 
// (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & ((!\CPU|Control|WideOr4~combout ) # (!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) ) ) ) # ( \CPU|Control|state.fetch2~q  & ( !\CPU|Control|state.fetch1~q  ) ) # ( 
// !\CPU|Control|state.fetch2~q  & ( !\CPU|Control|state.fetch1~q  ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datad(!\pmem_resp~input_o ),
	.datae(!\CPU|Control|state.fetch2~q ),
	.dataf(!\CPU|Control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector16~0 .extended_lut = "off";
defparam \CPU|Control|Selector16~0 .lut_mask = 64'hFFFFFFFF0000FCA8;
defparam \CPU|Control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N7
dffeas \CPU|Control|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.fetch2 .is_wysiwyg = "true";
defparam \CPU|Control|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N26
stratixiii_lcell_comb \CPU|Control|Selector17~0 (
// Equation(s):
// \CPU|Control|Selector17~0_combout  = ( \CPU|Control|state.fetch2~q  & ( (!\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ((!\CACHE|CACHE_CONTROLLER|state.idle~q ) # ((\pmem_resp~input_o  & \CACHE|CACHE_CONTROLLER|state.allocate~q )))) # 
// (\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & (\pmem_resp~input_o  & ((\CACHE|CACHE_CONTROLLER|state.allocate~q )))) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datab(!\pmem_resp~input_o ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.datad(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector17~0 .extended_lut = "off";
defparam \CPU|Control|Selector17~0 .lut_mask = 64'h00000000A0B3A0B3;
defparam \CPU|Control|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N27
dffeas \CPU|Control|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.fetch3 .is_wysiwyg = "true";
defparam \CPU|Control|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N23
dffeas \CPU|Datapath|IR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N8
stratixiii_lcell_comb \CPU|Control|Selector18~0 (
// Equation(s):
// \CPU|Control|Selector18~0_combout  = ( \CPU|Control|state.decode~q  & ( \CPU|Datapath|IR|data [15] & ( ((!\CPU|Datapath|IR|data [12] & (!\CPU|Datapath|IR|data [14] & !\CPU|Datapath|IR|data [13]))) # (\CPU|Control|state.fetch3~q ) ) ) ) # ( 
// !\CPU|Control|state.decode~q  & ( \CPU|Datapath|IR|data [15] & ( \CPU|Control|state.fetch3~q  ) ) ) # ( \CPU|Control|state.decode~q  & ( !\CPU|Datapath|IR|data [15] & ( \CPU|Control|state.fetch3~q  ) ) ) # ( !\CPU|Control|state.decode~q  & ( 
// !\CPU|Datapath|IR|data [15] & ( \CPU|Control|state.fetch3~q  ) ) )

	.dataa(!\CPU|Datapath|IR|data [12]),
	.datab(!\CPU|Control|state.fetch3~q ),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Datapath|IR|data [13]),
	.datae(!\CPU|Control|state.decode~q ),
	.dataf(!\CPU|Datapath|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector18~0 .extended_lut = "off";
defparam \CPU|Control|Selector18~0 .lut_mask = 64'h333333333333B333;
defparam \CPU|Control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N9
dffeas \CPU|Control|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.decode .is_wysiwyg = "true";
defparam \CPU|Control|state.decode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N12
stratixiii_lcell_comb \CPU|Control|Selector39~0 (
// Equation(s):
// \CPU|Control|Selector39~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [15] & (\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector39~0 .extended_lut = "off";
defparam \CPU|Control|Selector39~0 .lut_mask = 64'h0001000100000000;
defparam \CPU|Control|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N13
dffeas \CPU|Control|state.shf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.shf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.shf .is_wysiwyg = "true";
defparam \CPU|Control|state.shf .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N36
stratixiii_lcell_comb \CPU|Control|Selector30~0 (
// Equation(s):
// \CPU|Control|Selector30~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [15] & (\CPU|Control|state.decode~q  & !\CPU|Datapath|IR|data [12]))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Control|state.decode~q ),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector30~0 .extended_lut = "off";
defparam \CPU|Control|Selector30~0 .lut_mask = 64'h0000000001000100;
defparam \CPU|Control|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N37
dffeas \CPU|Control|state.lea (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.lea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.lea .is_wysiwyg = "true";
defparam \CPU|Control|state.lea .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~8 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~8_combout  = ( !\CPU|Control|state.lea~q  & ( \CPU|Control|WideOr14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~8 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|Datapath|regfilemux|f[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N20
stratixiii_lcell_comb \CPU|Control|Selector40~0 (
// Equation(s):
// \CPU|Control|Selector40~0_combout  = (\CPU|Control|state.shf~q  & !\CPU|Datapath|IR|data [4])

	.dataa(!\CPU|Control|state.shf~q ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector40~0 .extended_lut = "off";
defparam \CPU|Control|Selector40~0 .lut_mask = 64'h5050505050505050;
defparam \CPU|Control|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \CPU|Control|state.lshf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.lshf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.lshf .is_wysiwyg = "true";
defparam \CPU|Control|state.lshf .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N14
stratixiii_lcell_comb \CPU|Control|Selector19~0 (
// Equation(s):
// \CPU|Control|Selector19~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [15] & (\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector19~0 .extended_lut = "off";
defparam \CPU|Control|Selector19~0 .lut_mask = 64'h0008000800000000;
defparam \CPU|Control|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N15
dffeas \CPU|Control|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.s_add .is_wysiwyg = "true";
defparam \CPU|Control|state.s_add .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N4
stratixiii_lcell_comb \CPU|Control|Selector20~0 (
// Equation(s):
// \CPU|Control|Selector20~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [15] & (\CPU|Control|state.decode~q  & \CPU|Datapath|IR|data [12]))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Control|state.decode~q ),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector20~0 .extended_lut = "off";
defparam \CPU|Control|Selector20~0 .lut_mask = 64'h0004000400000000;
defparam \CPU|Control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N5
dffeas \CPU|Control|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.s_and .is_wysiwyg = "true";
defparam \CPU|Control|state.s_and .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N6
stratixiii_lcell_comb \CPU|Control|Selector21~0 (
// Equation(s):
// \CPU|Control|Selector21~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [15] & (\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector21~0 .extended_lut = "off";
defparam \CPU|Control|Selector21~0 .lut_mask = 64'h0002000200000000;
defparam \CPU|Control|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N7
dffeas \CPU|Control|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.s_not .is_wysiwyg = "true";
defparam \CPU|Control|state.s_not .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N30
stratixiii_lcell_comb \CPU|Control|Selector1~1 (
// Equation(s):
// \CPU|Control|Selector1~1_combout  = ( !\CPU|Control|state.rshfa~q  & ( (!\CPU|Control|state.s_not~q  & ((!\CPU|Control|state.s_and~q ) # (!\CPU|Datapath|IR|data [5]))) ) )

	.dataa(!\CPU|Control|state.s_and~q ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Control|state.s_not~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.rshfa~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector1~1 .extended_lut = "off";
defparam \CPU|Control|Selector1~1 .lut_mask = 64'hFA00FA0000000000;
defparam \CPU|Control|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N6
stratixiii_lcell_comb \CPU|Control|Selector24~0 (
// Equation(s):
// \CPU|Control|Selector24~0_combout  = ( \CPU|Control|state.decode~q  & ( ((\CPU|Datapath|IR|data [13] & ((!\CPU|Datapath|IR|data [14]) # (!\CPU|Datapath|IR|data [15])))) # (\CPU|Control|state.calc_addr~q ) ) ) # ( !\CPU|Control|state.decode~q  & ( 
// (\CPU|Control|state.calc_addr~q  & ((!\CPU|Datapath|IR|data [13]) # ((\CPU|Datapath|IR|data [14] & \CPU|Datapath|IR|data [15])))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [13]),
	.datac(!\CPU|Datapath|IR|data [15]),
	.datad(!\CPU|Control|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector24~0 .extended_lut = "off";
defparam \CPU|Control|Selector24~0 .lut_mask = 64'h00CD00CD32FF32FF;
defparam \CPU|Control|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N7
dffeas \CPU|Control|state.calc_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.calc_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.calc_addr .is_wysiwyg = "true";
defparam \CPU|Control|state.calc_addr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N20
stratixiii_lcell_comb \CPU|Control|Selector26~0 (
// Equation(s):
// \CPU|Control|Selector26~0_combout  = ( \CPU|Datapath|IR|data [12] & ( \CPU|Datapath|IR|data [13] & ( ((!\CPU|Control|state.calc_addr~q ) # ((!\CPU|Datapath|IR|data [14]) # (!\CPU|Datapath|IR|data [15]))) # (\CPU|Control|state.decode~q ) ) ) ) # ( 
// !\CPU|Datapath|IR|data [12] & ( \CPU|Datapath|IR|data [13] & ( ((!\CPU|Control|state.calc_addr~q ) # ((!\CPU|Datapath|IR|data [14]) # (!\CPU|Datapath|IR|data [15]))) # (\CPU|Control|state.decode~q ) ) ) ) # ( \CPU|Datapath|IR|data [12] & ( 
// !\CPU|Datapath|IR|data [13] & ( (!\CPU|Control|state.calc_addr~q ) # (\CPU|Control|state.decode~q ) ) ) ) # ( !\CPU|Datapath|IR|data [12] & ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Control|state.decode~q  & (!\CPU|Control|state.calc_addr~q )) # 
// (\CPU|Control|state.decode~q  & (((!\CPU|Datapath|IR|data [15]) # (\CPU|Datapath|IR|data [14])))) ) ) )

	.dataa(!\CPU|Control|state.decode~q ),
	.datab(!\CPU|Control|state.calc_addr~q ),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(!\CPU|Datapath|IR|data [12]),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector26~0 .extended_lut = "off";
defparam \CPU|Control|Selector26~0 .lut_mask = 64'hDD8DDDDDFFFDFFFD;
defparam \CPU|Control|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N14
stratixiii_lcell_comb \CPU|Control|Selector41~0 (
// Equation(s):
// \CPU|Control|Selector41~0_combout  = ( \CPU|Control|state.shf~q  & ( (!\CPU|Datapath|IR|data [5] & \CPU|Datapath|IR|data [4]) ) ) # ( !\CPU|Control|state.shf~q  & ( (!\CPU|Control|Selector26~0_combout  & \CPU|Control|state.rshfl~q ) ) )

	.dataa(!\CPU|Control|Selector26~0_combout ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Control|state.rshfl~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector41~0 .extended_lut = "off";
defparam \CPU|Control|Selector41~0 .lut_mask = 64'h00AA00AA0C0C0C0C;
defparam \CPU|Control|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \CPU|Control|state.rshfl (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.rshfl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.rshfl .is_wysiwyg = "true";
defparam \CPU|Control|state.rshfl .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N2
stratixiii_lcell_comb \CPU|Control|next_states~1 (
// Equation(s):
// \CPU|Control|next_states~1_combout  = ( !\CPU|Datapath|IR|data [14] & ( (\CPU|Datapath|IR|data [13] & (!\CPU|Datapath|IR|data [12] $ (\CPU|Datapath|IR|data [15]))) ) )

	.dataa(!\CPU|Datapath|IR|data [12]),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [13]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|next_states~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|next_states~1 .extended_lut = "off";
defparam \CPU|Control|next_states~1 .lut_mask = 64'h0A050A0500000000;
defparam \CPU|Control|next_states~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N34
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[9]~13 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[9]~13_combout  = ( \CPU|Control|state.lshf~q  & ( \CPU|Datapath|regfilemux|f[11]~8_combout  ) ) # ( !\CPU|Control|state.lshf~q  & ( \CPU|Datapath|regfilemux|f[11]~8_combout  & ( (!\CPU|Datapath|IR|data [5]) # 
// ((!\CPU|Control|state.s_add~q  & ((!\CPU|Control|state.s_and~q ) # (\CPU|Datapath|IR|data [4])))) ) ) )

	.dataa(!\CPU|Control|state.s_add~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Control|state.s_and~q ),
	.datae(!\CPU|Control|state.lshf~q ),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[9]~13 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[9]~13 .lut_mask = 64'h00000000EECEFFFF;
defparam \CPU|Datapath|regfilemux|f[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N18
stratixiii_lcell_comb \CPU|Control|Selector31~0 (
// Equation(s):
// \CPU|Control|Selector31~0_combout  = ( !\CPU|Datapath|IR|data [15] & ( (\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [13] & (!\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [13]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector31~0 .extended_lut = "off";
defparam \CPU|Control|Selector31~0 .lut_mask = 64'h0040004000000000;
defparam \CPU|Control|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N19
dffeas \CPU|Control|state.jsr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.jsr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.jsr1 .is_wysiwyg = "true";
defparam \CPU|Control|state.jsr1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N30
stratixiii_lcell_comb \CPU|Control|WideOr13 (
// Equation(s):
// \CPU|Control|WideOr13~combout  = ( !\CPU|Control|state.trap1~q  & ( (!\CPU|Control|state.lea~q  & !\CPU|Control|state.jsr1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.lea~q ),
	.datad(!\CPU|Control|state.jsr1~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr13 .extended_lut = "off";
defparam \CPU|Control|WideOr13 .lut_mask = 64'hF000F00000000000;
defparam \CPU|Control|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~1 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~1_combout  = ( \CPU|Datapath|IR|data [5] & ( (\CPU|Control|WideOr13~combout  & \CPU|Control|state.s_add~q ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr13~combout ),
	.datac(!\CPU|Control|state.s_add~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~1 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~1 .lut_mask = 64'h0000000003030303;
defparam \CPU|Datapath|regfilemux|f[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N0
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~1 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~1_sumout  = SUM(( \CPU|Datapath|pc|data [1] ) + ( VCC ) + ( !VCC ))
// \CPU|Datapath|_plus2|Add0~2  = CARRY(( \CPU|Datapath|pc|data [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~1_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|Datapath|_plus2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N0
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~1 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~1_sumout  = SUM(( \CPU|Datapath|pc|data [1] ) + ( \CPU|Datapath|IR|data [0] ) + ( !VCC ))
// \CPU|Datapath|_adder2|Add0~2  = CARRY(( \CPU|Datapath|pc|data [1] ) + ( \CPU|Datapath|IR|data [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~1_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N38
stratixiii_lcell_comb \CPU|Control|Selector29~0 (
// Equation(s):
// \CPU|Control|Selector29~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [15] & (!\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector29~0 .extended_lut = "off";
defparam \CPU|Control|Selector29~0 .lut_mask = 64'h0010001000000000;
defparam \CPU|Control|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N39
dffeas \CPU|Control|state.jmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.jmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.jmp .is_wysiwyg = "true";
defparam \CPU|Control|state.jmp .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y29_N29
dffeas \CPU|Control|state.jsr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|state.jsr1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.jsr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.jsr2 .is_wysiwyg = "true";
defparam \CPU|Control|state.jsr2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N26
stratixiii_lcell_comb \CPU|Control|Selector54~0 (
// Equation(s):
// \CPU|Control|Selector54~0_combout  = ( \CACHE|CACHE_CONTROLLER|state.idle~q  & ( (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (\CPU|Control|state.trap3~q  & \pmem_resp~input_o )) ) ) # ( !\CACHE|CACHE_CONTROLLER|state.idle~q  & ( 
// (\CPU|Control|state.trap3~q  & ((!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ) # ((\CACHE|CACHE_CONTROLLER|state.allocate~q  & \pmem_resp~input_o )))) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datac(!\CPU|Control|state.trap3~q ),
	.datad(!\pmem_resp~input_o ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector54~0 .extended_lut = "off";
defparam \CPU|Control|Selector54~0 .lut_mask = 64'h0C0D0C0D00050005;
defparam \CPU|Control|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N27
dffeas \CPU|Control|state.trap4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap4 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N4
stratixiii_lcell_comb \CPU|Datapath|pc|data[11]~1 (
// Equation(s):
// \CPU|Datapath|pc|data[11]~1_combout  = ( !\CPU|Control|state.trap4~q  & ( ((\CPU|Control|state.jsr2~q ) # (\CPU|Control|state.jmp~q )) # (\CPU|Control|state.jsr1~q ) ) )

	.dataa(!\CPU|Control|state.jsr1~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.jmp~q ),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[11]~1 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[11]~1 .lut_mask = 64'h5FFF5FFF00000000;
defparam \CPU|Datapath|pc|data[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N0
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~1 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~1_sumout  = SUM(( \CPU|Datapath|IR|data [0] ) + ( \CPU|Datapath|pc|data [1] ) + ( !VCC ))
// \CPU|Datapath|_adder|Add0~2  = CARRY(( \CPU|Datapath|IR|data [0] ) + ( \CPU|Datapath|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~1_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N34
stratixiii_lcell_comb \CPU|Control|Selector22~0 (
// Equation(s):
// \CPU|Control|Selector22~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [15] & (!\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector22~0 .extended_lut = "off";
defparam \CPU|Control|Selector22~0 .lut_mask = 64'h0080008000000000;
defparam \CPU|Control|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N35
dffeas \CPU|Control|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.br .is_wysiwyg = "true";
defparam \CPU|Control|state.br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N2
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~5 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~5_sumout  = SUM(( \CPU|Datapath|pc|data [2] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~2  ))
// \CPU|Datapath|_plus2|Add0~6  = CARRY(( \CPU|Datapath|pc|data [2] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~5_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N2
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~5 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~5_sumout  = SUM(( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|_adder|Add0~2  ))
// \CPU|Datapath|_adder|Add0~6  = CARRY(( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [2]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [1]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~5_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N30
stratixiii_lcell_comb \CPU|Datapath|alumux|f[5]~15 (
// Equation(s):
// \CPU|Datapath|alumux|f[5]~15_combout  = ( \CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (\CPU|Control|state.calc_addr~q  & !\CPU|Datapath|IR|data [15])) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(gnd),
	.datac(!\CPU|Control|state.calc_addr~q ),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[5]~15 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[5]~15 .lut_mask = 64'h000000000A000A00;
defparam \CPU|Datapath|alumux|f[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N0
stratixiii_lcell_comb \CPU|Control|Selector44~0 (
// Equation(s):
// \CPU|Control|Selector44~0_combout  = ( \CPU|Datapath|alumux|f[5]~15_combout  & ( (!\CPU|Control|next_states~1_combout  & (\CPU|Datapath|IR|data [12] & !\CPU|Datapath|ALU|Selector15~7_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|next_states~1_combout ),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector44~0 .extended_lut = "off";
defparam \CPU|Control|Selector44~0 .lut_mask = 64'h000000000C000C00;
defparam \CPU|Control|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N1
dffeas \CPU|Control|state.stb1_even (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb1_even~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb1_even .is_wysiwyg = "true";
defparam \CPU|Control|state.stb1_even .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N16
stratixiii_lcell_comb \CPU|Control|Selector27~0 (
// Equation(s):
// \CPU|Control|Selector27~0_combout  = ( \CPU|Control|state.calc_addr~q  & ( (\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [13] & (\CPU|Datapath|IR|data [12] & !\CPU|Datapath|IR|data [15]))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [13]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector27~0 .extended_lut = "off";
defparam \CPU|Control|Selector27~0 .lut_mask = 64'h0000000001000100;
defparam \CPU|Control|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N17
dffeas \CPU|Control|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.str1 .is_wysiwyg = "true";
defparam \CPU|Control|state.str1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N38
stratixiii_lcell_comb \CPU|Control|WideOr6~0 (
// Equation(s):
// \CPU|Control|WideOr6~0_combout  = ( !\CPU|Control|state.sti3~q  & ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.str1~q  & !\CPU|Control|state.stb1_even~q )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.str1~q ),
	.datad(!\CPU|Control|state.stb1_even~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr6~0 .extended_lut = "off";
defparam \CPU|Control|WideOr6~0 .lut_mask = 64'hC000C00000000000;
defparam \CPU|Control|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N32
stratixiii_lcell_comb \CPU|Control|Selector33~0 (
// Equation(s):
// \CPU|Control|Selector33~0_combout  = ( !\CPU|Control|state.ldb1~q  & ( (((\CPU|Datapath|alumux|f[5]~15_combout  & ((!\CPU|Datapath|IR|data [12]))))) ) ) # ( \CPU|Control|state.ldb1~q  & ( (!\pmem_resp~input_o  & ((!\CPU|Control|WideOr4~combout ) # 
// (((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))))) # (\pmem_resp~input_o  & (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CPU|Control|WideOr4~combout ) # ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))))) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datae(!\CPU|Control|state.ldb1~q ),
	.dataf(!\CPU|Datapath|IR|data [12]),
	.datag(!\CPU|Datapath|alumux|f[5]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector33~0 .extended_lut = "on";
defparam \CPU|Control|Selector33~0 .lut_mask = 64'h0F0FFAC80000FAC8;
defparam \CPU|Control|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N33
dffeas \CPU|Control|state.ldb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldb1 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldb1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N0
stratixiii_lcell_comb \CPU|Control|Selector34~0 (
// Equation(s):
// \CPU|Control|Selector34~0_combout  = ( !\CPU|Control|state.ldb1~q  & ( (((!\CPU|Control|Selector26~0_combout  & ((\CPU|Control|state.ldb2~q ))))) ) ) # ( \CPU|Control|state.ldb1~q  & ( (!\pmem_resp~input_o  & (\CPU|Control|WideOr4~combout  & 
// (((\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))))) # (\pmem_resp~input_o  & (((\CPU|Control|WideOr4~combout  & (\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q ))) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datae(!\CPU|Control|state.ldb1~q ),
	.dataf(!\CPU|Control|state.ldb2~q ),
	.datag(!\CPU|Control|Selector26~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector34~0 .extended_lut = "on";
defparam \CPU|Control|Selector34~0 .lut_mask = 64'h00000537F0F00537;
defparam \CPU|Control|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \CPU|Control|state.ldb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldb2 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldb2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~0 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~0_combout  = ( !\CPU|Control|state.rshfa~q  & ( !\CPU|Control|state.rshfl~q  & ( (!\CPU|Control|state.shf~q  & (!\CPU|Control|state.calc_addr~q  & (!\CPU|Control|state.ldb2~q  & !\CPU|Control|state.ldb1~q ))) ) ) )

	.dataa(!\CPU|Control|state.shf~q ),
	.datab(!\CPU|Control|state.calc_addr~q ),
	.datac(!\CPU|Control|state.ldb2~q ),
	.datad(!\CPU|Control|state.ldb1~q ),
	.datae(!\CPU|Control|state.rshfa~q ),
	.dataf(!\CPU|Control|state.rshfl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~0 .lut_mask = 64'h8000000000000000;
defparam \CPU|Datapath|ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N28
stratixiii_lcell_comb \CPU|Control|Selector4~0 (
// Equation(s):
// \CPU|Control|Selector4~0_combout  = ( \CPU|Datapath|IR|data [14] & ( \CPU|Control|state.calc_addr~q  & ( (!\CPU|Control|state.ldb1~q  & !\CPU|Control|state.ldb2~q ) ) ) ) # ( !\CPU|Datapath|IR|data [14] & ( \CPU|Control|state.calc_addr~q  & ( 
// (!\CPU|Control|state.ldb1~q  & (!\CPU|Control|state.ldb2~q  & ((!\CPU|Datapath|IR|data [13]) # (\CPU|Datapath|IR|data [15])))) ) ) ) # ( \CPU|Datapath|IR|data [14] & ( !\CPU|Control|state.calc_addr~q  & ( (!\CPU|Control|state.ldb1~q  & 
// !\CPU|Control|state.ldb2~q ) ) ) ) # ( !\CPU|Datapath|IR|data [14] & ( !\CPU|Control|state.calc_addr~q  & ( (!\CPU|Control|state.ldb1~q  & !\CPU|Control|state.ldb2~q ) ) ) )

	.dataa(!\CPU|Control|state.ldb1~q ),
	.datab(!\CPU|Datapath|IR|data [13]),
	.datac(!\CPU|Control|state.ldb2~q ),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(!\CPU|Datapath|IR|data [14]),
	.dataf(!\CPU|Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector4~0 .extended_lut = "off";
defparam \CPU|Control|Selector4~0 .lut_mask = 64'hA0A0A0A080A0A0A0;
defparam \CPU|Control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N26
stratixiii_lcell_comb \CPU|Control|WideOr18 (
// Equation(s):
// \CPU|Control|WideOr18~combout  = ( \CPU|Control|state.ldb1~q  ) # ( !\CPU|Control|state.ldb1~q  & ( (\CPU|Control|state.calc_addr~q ) # (\CPU|Control|state.ldb2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldb2~q ),
	.datad(!\CPU|Control|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr18 .extended_lut = "off";
defparam \CPU|Control|WideOr18 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \CPU|Control|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N24
stratixiii_lcell_comb \CPU|Datapath|alumux|f[3]~24 (
// Equation(s):
// \CPU|Datapath|alumux|f[3]~24_combout  = ( \CPU|Datapath|IR|data [3] & ( (!\CPU|Control|Selector4~0_combout ) # ((!\CPU|Control|WideOr18~combout ) # ((\CPU|Datapath|IR|data [2]) # (\CPU|Control|WideOr17~combout ))) ) ) # ( !\CPU|Datapath|IR|data [3] & ( 
// (\CPU|Control|Selector4~0_combout  & (\CPU|Control|WideOr18~combout  & (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|IR|data [2]))) ) )

	.dataa(!\CPU|Control|Selector4~0_combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[3]~24 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[3]~24 .lut_mask = 64'h00100010EFFFEFFF;
defparam \CPU|Datapath|alumux|f[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N32
stratixiii_lcell_comb \CPU|Datapath|IR|always1~0 (
// Equation(s):
// \CPU|Datapath|IR|always1~0_combout  = ( \CPU|Datapath|IR|data [14] & ( (!\CPU|Datapath|IR|data [13] & (!\CPU|Datapath|IR|data [12] & !\CPU|Datapath|IR|data [15])) # (\CPU|Datapath|IR|data [13] & (\CPU|Datapath|IR|data [12] & \CPU|Datapath|IR|data [15])) ) 
// )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [13]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|IR|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|IR|always1~0 .extended_lut = "off";
defparam \CPU|Datapath|IR|always1~0 .lut_mask = 64'h00000000C003C003;
defparam \CPU|Datapath|IR|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N33
dffeas \CPU|Datapath|IR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N94
stratixiii_io_ibuf \pmem_rdata[105]~input (
	.i(pmem_rdata[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[105]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[105]~input .bus_hold = "false";
defparam \pmem_rdata[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y30_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[217] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[105]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [217]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[217] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[217] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [218]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[218] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~10_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [218] & ( (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [217])) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [218] & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [217]) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [217]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [218]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~10 .lut_mask = 64'h000F000F00030003;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N1
stratixiii_io_ibuf \pmem_rdata[41]~input (
	.i(pmem_rdata[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[41]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[41]~input .bus_hold = "false";
defparam \pmem_rdata[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y30_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[41]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N22
stratixiii_lcell_comb \CPU|Control|WideOr0 (
// Equation(s):
// \CPU|Control|WideOr0~combout  = ( \CPU|Control|state.calc_addr~q  ) # ( !\CPU|Control|state.calc_addr~q  & ( (((!\CPU|Control|state.fetch1~q ) # (\CPU|Control|state.trap2~q )) # (\CPU|Control|state.sti2~q )) # (\CPU|Control|state.ldi2~q ) ) )

	.dataa(!\CPU|Control|state.ldi2~q ),
	.datab(!\CPU|Control|state.sti2~q ),
	.datac(!\CPU|Control|state.fetch1~q ),
	.datad(!\CPU|Control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr0 .extended_lut = "off";
defparam \CPU|Control|WideOr0 .lut_mask = 64'hF7FFF7FFFFFFFFFF;
defparam \CPU|Control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N63
stratixiii_io_ibuf \pmem_rdata[7]~input (
	.i(pmem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[7]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[7]~input .bus_hold = "false";
defparam \pmem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N26
stratixiii_lcell_comb \CPU|Control|Selector2~0 (
// Equation(s):
// \CPU|Control|Selector2~0_combout  = (\CPU|Control|Selector1~0_combout  & (!\CPU|Control|state.s_and~q  & !\CPU|Control|state.rshfl~q ))

	.dataa(!\CPU|Control|Selector1~0_combout ),
	.datab(!\CPU|Control|state.s_and~q ),
	.datac(gnd),
	.datad(!\CPU|Control|state.rshfl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector2~0 .extended_lut = "off";
defparam \CPU|Control|Selector2~0 .lut_mask = 64'h4400440044004400;
defparam \CPU|Control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N0
stratixiii_lcell_comb \CPU|Control|Selector1~2 (
// Equation(s):
// \CPU|Control|Selector1~2_combout  = ( \CPU|Control|Selector1~1_combout  & ( \CPU|Control|Selector1~0_combout  ) )

	.dataa(!\CPU|Control|Selector1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector1~2 .extended_lut = "off";
defparam \CPU|Control|Selector1~2 .lut_mask = 64'h0000000055555555;
defparam \CPU|Control|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N34
stratixiii_lcell_comb \CPU|Control|Selector38~0 (
// Equation(s):
// \CPU|Control|Selector38~0_combout  = ( \CACHE|CACHE_CONTROLLER|state.idle~q  & ( \CPU|Control|state.ldi3~q  & ( (\pmem_resp~input_o  & \CACHE|CACHE_CONTROLLER|state.allocate~q ) ) ) ) # ( !\CACHE|CACHE_CONTROLLER|state.idle~q  & ( 
// \CPU|Control|state.ldi3~q  & ( (!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ) # ((\pmem_resp~input_o  & \CACHE|CACHE_CONTROLLER|state.allocate~q )) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datab(!\pmem_resp~input_o ),
	.datac(gnd),
	.datad(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datae(!\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.dataf(!\CPU|Control|state.ldi3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector38~0 .extended_lut = "off";
defparam \CPU|Control|Selector38~0 .lut_mask = 64'h00000000AABB0033;
defparam \CPU|Control|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N35
dffeas \CPU|Control|state.ldi4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi4 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N26
stratixiii_lcell_comb \CPU|Control|Selector25~0 (
// Equation(s):
// \CPU|Control|Selector25~0_combout  = ( !\CPU|Datapath|IR|data [15] & ( !\CPU|Control|state.ldr1~q  & ( (\CPU|Datapath|IR|data [13] & (\CPU|Control|state.calc_addr~q  & (!\CPU|Datapath|IR|data [12] & \CPU|Datapath|IR|data [14]))) ) ) )

	.dataa(!\CPU|Datapath|IR|data [13]),
	.datab(!\CPU|Control|state.calc_addr~q ),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Datapath|IR|data [14]),
	.datae(!\CPU|Datapath|IR|data [15]),
	.dataf(!\CPU|Control|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector25~0 .extended_lut = "off";
defparam \CPU|Control|Selector25~0 .lut_mask = 64'h0010000000000000;
defparam \CPU|Control|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N30
stratixiii_lcell_comb \CPU|Control|Selector25~1 (
// Equation(s):
// \CPU|Control|Selector25~1_combout  = ( \CPU|Control|state.ldr1~q  & ( \CPU|Control|Selector25~0_combout  ) ) # ( !\CPU|Control|state.ldr1~q  & ( \CPU|Control|Selector25~0_combout  ) ) # ( \CPU|Control|state.ldr1~q  & ( !\CPU|Control|Selector25~0_combout  
// & ( (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CPU|Control|WideOr4~combout ) # ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & ((!\CPU|Control|WideOr4~combout ) # 
// (!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datad(!\pmem_resp~input_o ),
	.datae(!\CPU|Control|state.ldr1~q ),
	.dataf(!\CPU|Control|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector25~1 .extended_lut = "off";
defparam \CPU|Control|Selector25~1 .lut_mask = 64'h0000FCA8FFFFFFFF;
defparam \CPU|Control|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N31
dffeas \CPU|Control|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldr1 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N20
stratixiii_lcell_comb \CPU|Control|Selector26~1 (
// Equation(s):
// \CPU|Control|Selector26~1_combout  = ( !\CPU|Control|state.ldr1~q  & ( ((\CPU|Control|state.ldr2~q  & (!\CPU|Control|Selector26~0_combout ))) ) ) # ( \CPU|Control|state.ldr1~q  & ( (!\CPU|Control|WideOr4~combout  & 
// (((\CACHE|CACHE_CONTROLLER|state.allocate~q  & (\pmem_resp~input_o ))))) # (\CPU|Control|WideOr4~combout  & ((((\CACHE|CACHE_CONTROLLER|state.allocate~q  & \pmem_resp~input_o )) # (\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) ) )

	.dataa(!\CPU|Control|WideOr4~combout ),
	.datab(!\CPU|Control|state.ldr2~q ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\pmem_resp~input_o ),
	.datae(!\CPU|Control|state.ldr1~q ),
	.dataf(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datag(!\CPU|Control|Selector26~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector26~1 .extended_lut = "on";
defparam \CPU|Control|Selector26~1 .lut_mask = 64'h3030000F3030555F;
defparam \CPU|Control|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N21
dffeas \CPU|Control|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldr2 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~0 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~0_combout  = ( !\CPU|Control|state.ldr2~q  & ( (!\CPU|Control|state.lea~q  & !\CPU|Control|state.ldi4~q ) ) )

	.dataa(!\CPU|Control|state.lea~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldi4~q ),
	.datad(gnd),
	.datae(!\CPU|Control|state.ldr2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~0 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~0 .lut_mask = 64'hA0A00000A0A00000;
defparam \CPU|Datapath|regfilemux|f[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N28
stratixiii_lcell_comb \CPU|Control|WideOr12~0 (
// Equation(s):
// \CPU|Control|WideOr12~0_combout  = ( !\CPU|Control|state.ldb2~q  & ( (!\CPU|Control|state.s_and~q  & (!\CPU|Control|state.s_not~q  & !\CPU|Control|state.s_add~q )) ) )

	.dataa(!\CPU|Control|state.s_and~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.s_not~q ),
	.datad(!\CPU|Control|state.s_add~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr12~0 .extended_lut = "off";
defparam \CPU|Control|WideOr12~0 .lut_mask = 64'hA000A00000000000;
defparam \CPU|Control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N6
stratixiii_lcell_comb \CPU|Control|WideOr12~1 (
// Equation(s):
// \CPU|Control|WideOr12~1_combout  = ( !\CPU|Control|state.rshfa~q  & ( (\CPU|Datapath|regfilemux|f[11]~0_combout  & (!\CPU|Control|state.rshfl~q  & \CPU|Control|WideOr12~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|regfilemux|f[11]~0_combout ),
	.datac(!\CPU|Control|state.rshfl~q ),
	.datad(!\CPU|Control|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.rshfa~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr12~1 .extended_lut = "off";
defparam \CPU|Control|WideOr12~1 .lut_mask = 64'h0030003000000000;
defparam \CPU|Control|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N20
stratixiii_lcell_comb \CPU|Control|WideOr12~2 (
// Equation(s):
// \CPU|Control|WideOr12~2_combout  = ( \CPU|Control|WideOr12~1_combout  & ( !\CPU|Control|state.shf~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.shf~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr12~2 .extended_lut = "off";
defparam \CPU|Control|WideOr12~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|Control|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [222]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N4
stratixiii_lcell_comb \CPU|Control|truncate~0 (
// Equation(s):
// \CPU|Control|truncate~0_combout  = ( !\CPU|Control|state.stb1_even~q  & ( !\CPU|Control|state.stb1_odd~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.stb1_odd~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.stb1_even~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|truncate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|truncate~0 .extended_lut = "off";
defparam \CPU|Control|truncate~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU|Control|truncate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N3
dffeas \CPU|Datapath|REGFILE|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~127 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~127 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N18
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~393 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~393_combout  = ( !\CPU|Datapath|REGFILE|data~384_combout  & ( (\CPU|Datapath|IR|data [10] & (!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(!\CPU|Datapath|IR|always1~0_combout ),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~393 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~393 .lut_mask = 64'h3000300000000000;
defparam \CPU|Datapath|REGFILE|data~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N25
dffeas \CPU|Datapath|REGFILE|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~111 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~388 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~388_combout  = ( \CPU|Control|WideOr12~2_combout  & ( (!\CPU|Datapath|IR|always1~0_combout  & (!\CPU|Datapath|IR|data [11] & ((\CPU|Control|state.trap1~q ) # (\CPU|Control|state.jsr1~q )))) ) ) # ( 
// !\CPU|Control|WideOr12~2_combout  & ( (!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [11]) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Control|state.jsr1~q ),
	.datac(!\CPU|Control|state.trap1~q ),
	.datad(!\CPU|Datapath|IR|data [11]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~388 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~388 .lut_mask = 64'hAA00AA002A002A00;
defparam \CPU|Datapath|REGFILE|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~389 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~389_combout  = ( \CPU|Datapath|IR|data [9] & ( (!\CPU|Datapath|IR|always1~0_combout  & (\CPU|Datapath|REGFILE|data~388_combout  & !\CPU|Datapath|IR|data [10])) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(!\CPU|Datapath|IR|data [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~389 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~389 .lut_mask = 64'h0000220000002200;
defparam \CPU|Datapath|REGFILE|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N7
dffeas \CPU|Datapath|REGFILE|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~31 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N18
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~392 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~392_combout  = ( \CPU|Datapath|REGFILE|data~388_combout  & ( (!\CPU|Datapath|IR|always1~0_combout  & (!\CPU|Datapath|IR|data [9] & \CPU|Datapath|IR|data [10])) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~392 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~392 .lut_mask = 64'h0000000000A000A0;
defparam \CPU|Datapath|REGFILE|data~392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N25
dffeas \CPU|Datapath|REGFILE|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~47 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~391 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~391_combout  = ( !\CPU|Datapath|IR|always1~0_combout  & ( (!\CPU|Datapath|IR|data [10] & (\CPU|Datapath|REGFILE|data~388_combout  & !\CPU|Datapath|IR|data [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~391 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~391 .lut_mask = 64'h0C000C0000000000;
defparam \CPU|Datapath|REGFILE|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N5
dffeas \CPU|Datapath|REGFILE|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~15 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~232 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~232_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~15_q )))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~31_q )))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~47_q )) # (\CPU|Datapath|IR|data [0] & 
// ((\CPU|Datapath|REGFILE|data~63_q )))))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~31_q ),
	.datac(!\CPU|Datapath|REGFILE|data~47_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~63_q ),
	.datag(!\CPU|Datapath|REGFILE|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~232 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~232 .lut_mask = 64'h0A770A550A770AFF;
defparam \CPU|Datapath|REGFILE|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N5
dffeas \CPU|Datapath|REGFILE|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~95 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~95 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~387 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~387_combout  = ( !\CPU|Datapath|REGFILE|data~384_combout  & ( (!\CPU|Datapath|IR|data [9] & (!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [10])) ) )

	.dataa(!\CPU|Datapath|IR|data [9]),
	.datab(!\CPU|Datapath|IR|always1~0_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~387 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~387 .lut_mask = 64'h8800880000000000;
defparam \CPU|Datapath|REGFILE|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N29
dffeas \CPU|Datapath|REGFILE|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~79 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~236 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~236_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~232_combout ))))) # (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~232_combout  & 
// (\CPU|Datapath|REGFILE|data~79_q )) # (\CPU|Datapath|REGFILE|data~232_combout  & ((\CPU|Datapath|REGFILE|data~95_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~232_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~232_combout  & (((\CPU|Datapath|REGFILE|data~111_q )))) # (\CPU|Datapath|REGFILE|data~232_combout  & (\CPU|Datapath|REGFILE|data~127_q )))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~127_q ),
	.datac(!\CPU|Datapath|REGFILE|data~111_q ),
	.datad(!\CPU|Datapath|REGFILE|data~232_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~95_q ),
	.datag(!\CPU|Datapath|REGFILE|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~236 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~236 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \CPU|Datapath|REGFILE|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N12
stratixiii_lcell_comb \CPU|Datapath|alumux|f[15]~35 (
// Equation(s):
// \CPU|Datapath|alumux|f[15]~35_combout  = ( \CPU|Datapath|REGFILE|data~236_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~236_combout  & ( (\CPU|Datapath|IR|data [5] & 
// \CPU|Control|WideOr18~combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(gnd),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[15]~35 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[15]~35 .lut_mask = 64'h00330033FF33FF33;
defparam \CPU|Datapath|alumux|f[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N32
stratixiii_lcell_comb \CPU|Datapath|alumux|f[1]~20 (
// Equation(s):
// \CPU|Datapath|alumux|f[1]~20_combout  = ( \CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [1])) # (\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|IR|data [0]))))) # 
// (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|IR|data [1])))) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( \CPU|Datapath|IR|data [1] ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [1]),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[1]~20 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[1]~20 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \CPU|Datapath|alumux|f[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N31
dffeas \CPU|Datapath|REGFILE|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~81 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \CPU|Datapath|REGFILE|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~97 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N14
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~390 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~390_combout  = ( \CPU|Datapath|REGFILE|data~388_combout  & ( ((\CPU|Datapath|IR|data [9] & \CPU|Datapath|IR|data [10])) # (\CPU|Datapath|IR|always1~0_combout ) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~390 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~390 .lut_mask = 64'h00000000555F555F;
defparam \CPU|Datapath|REGFILE|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N19
dffeas \CPU|Datapath|REGFILE|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~49 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N25
dffeas \CPU|Datapath|REGFILE|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~17 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N29
dffeas \CPU|Datapath|REGFILE|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~33 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N13
dffeas \CPU|Datapath|REGFILE|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~1 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~240 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~240_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~1_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~17_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~33_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~49_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~49_q ),
	.datab(!\CPU|Datapath|REGFILE|data~17_q ),
	.datac(!\CPU|Datapath|REGFILE|data~33_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~240 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~240 .lut_mask = 64'h0F330F5500FF00FF;
defparam \CPU|Datapath|REGFILE|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \CPU|Datapath|REGFILE|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~65 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~244 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~244_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~240_combout ))))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~240_combout  & 
// (((\CPU|Datapath|REGFILE|data~65_q )))) # (\CPU|Datapath|REGFILE|data~240_combout  & (\CPU|Datapath|REGFILE|data~81_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~240_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~240_combout  & (\CPU|Datapath|REGFILE|data~97_q )) # (\CPU|Datapath|REGFILE|data~240_combout  & ((\CPU|Datapath|REGFILE|data~113_q )))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~81_q ),
	.datac(!\CPU|Datapath|REGFILE|data~97_q ),
	.datad(!\CPU|Datapath|REGFILE|data~240_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~113_q ),
	.datag(!\CPU|Datapath|REGFILE|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~244 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~244 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \CPU|Datapath|REGFILE|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N26
stratixiii_lcell_comb \CPU|Datapath|alumux|f[1]~21 (
// Equation(s):
// \CPU|Datapath|alumux|f[1]~21_combout  = ( \CPU|Datapath|REGFILE|data~244_combout  & ( (\CPU|Datapath|alumux|f[1]~20_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~0_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~244_combout  & ( 
// (!\CPU|Datapath|ALU|ShiftLeft0~0_combout  & \CPU|Datapath|alumux|f[1]~20_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~20_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[1]~21 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[1]~21 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Datapath|alumux|f[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~6 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~6_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|alumux|f[1]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~6 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU|Datapath|ALU|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N17
dffeas \CPU|Datapath|REGFILE|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~110 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~30feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~30feeder_combout  = ( \CPU|Datapath|regfilemux|f[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~30feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y27_N21
dffeas \CPU|Datapath|REGFILE|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~30 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N34
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~62feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~62feeder_combout  = ( \CPU|Datapath|regfilemux|f[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~62feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N35
dffeas \CPU|Datapath|REGFILE|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~62 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N1
dffeas \CPU|Datapath|REGFILE|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~46 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \CPU|Datapath|REGFILE|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~14 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~224 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~224_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~14_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~30_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~46_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~62_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~30_q ),
	.datab(!\CPU|Datapath|REGFILE|data~62_q ),
	.datac(!\CPU|Datapath|REGFILE|data~46_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~224 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~224 .lut_mask = 64'h0F550F3300FF00FF;
defparam \CPU|Datapath|REGFILE|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N33
dffeas \CPU|Datapath|REGFILE|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~94 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N1
dffeas \CPU|Datapath|REGFILE|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~78 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~228 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~228_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~224_combout ))))) # (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~224_combout  & 
// (\CPU|Datapath|REGFILE|data~78_q )) # (\CPU|Datapath|REGFILE|data~224_combout  & ((\CPU|Datapath|REGFILE|data~94_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~224_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~224_combout  & (((\CPU|Datapath|REGFILE|data~110_q )))) # (\CPU|Datapath|REGFILE|data~224_combout  & (\CPU|Datapath|REGFILE|data~126_q )))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~126_q ),
	.datac(!\CPU|Datapath|REGFILE|data~110_q ),
	.datad(!\CPU|Datapath|REGFILE|data~224_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~94_q ),
	.datag(!\CPU|Datapath|REGFILE|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~228 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~228 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \CPU|Datapath|REGFILE|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~4 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~4_combout  = ( \CPU|Datapath|REGFILE|data~236_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) # ( !\CPU|Datapath|REGFILE|data~236_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~228_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Datapath|REGFILE|data~228_combout ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~4 .lut_mask = 64'h30503050F050F050;
defparam \CPU|Datapath|ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N10
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~21 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~21_sumout  = SUM(( \CPU|Datapath|pc|data [6] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~18  ))
// \CPU|Datapath|_plus2|Add0~22  = CARRY(( \CPU|Datapath|pc|data [6] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~21_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~25 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~25_sumout  = SUM(( \CPU|Datapath|pc|data [7] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~22  ))
// \CPU|Datapath|_plus2|Add0~26  = CARRY(( \CPU|Datapath|pc|data [7] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~25_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [214]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N20
stratixiii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N32
stratixiii_io_ibuf \pmem_rdata[8]~input (
	.i(pmem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[8]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[8]~input .bus_hold = "false";
defparam \pmem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
stratixiii_io_ibuf \pmem_rdata[9]~input (
	.i(pmem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[9]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[9]~input .bus_hold = "false";
defparam \pmem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N63
stratixiii_io_ibuf \pmem_rdata[10]~input (
	.i(pmem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[10]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[10]~input .bus_hold = "false";
defparam \pmem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N1
stratixiii_io_ibuf \pmem_rdata[11]~input (
	.i(pmem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[11]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[11]~input .bus_hold = "false";
defparam \pmem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
stratixiii_io_ibuf \pmem_rdata[23]~input (
	.i(pmem_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[23]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[23]~input .bus_hold = "false";
defparam \pmem_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N1
stratixiii_io_ibuf \pmem_rdata[24]~input (
	.i(pmem_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[24]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[24]~input .bus_hold = "false";
defparam \pmem_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N63
stratixiii_io_ibuf \pmem_rdata[25]~input (
	.i(pmem_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[25]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[25]~input .bus_hold = "false";
defparam \pmem_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N32
stratixiii_io_ibuf \pmem_rdata[26]~input (
	.i(pmem_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[26]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[26]~input .bus_hold = "false";
defparam \pmem_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N94
stratixiii_io_ibuf \pmem_rdata[27]~input (
	.i(pmem_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[27]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[27]~input .bus_hold = "false";
defparam \pmem_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N94
stratixiii_io_ibuf \pmem_rdata[39]~input (
	.i(pmem_rdata[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[39]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[39]~input .bus_hold = "false";
defparam \pmem_rdata[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N94
stratixiii_io_ibuf \pmem_rdata[40]~input (
	.i(pmem_rdata[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[40]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[40]~input .bus_hold = "false";
defparam \pmem_rdata[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N32
stratixiii_io_ibuf \pmem_rdata[42]~input (
	.i(pmem_rdata[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[42]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[42]~input .bus_hold = "false";
defparam \pmem_rdata[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N63
stratixiii_io_ibuf \pmem_rdata[43]~input (
	.i(pmem_rdata[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[43]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[43]~input .bus_hold = "false";
defparam \pmem_rdata[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N32
stratixiii_io_ibuf \pmem_rdata[55]~input (
	.i(pmem_rdata[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[55]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[55]~input .bus_hold = "false";
defparam \pmem_rdata[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N63
stratixiii_io_ibuf \pmem_rdata[56]~input (
	.i(pmem_rdata[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[56]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[56]~input .bus_hold = "false";
defparam \pmem_rdata[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
stratixiii_io_ibuf \pmem_rdata[57]~input (
	.i(pmem_rdata[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[57]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[57]~input .bus_hold = "false";
defparam \pmem_rdata[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N94
stratixiii_io_ibuf \pmem_rdata[58]~input (
	.i(pmem_rdata[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[58]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[58]~input .bus_hold = "false";
defparam \pmem_rdata[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N94
stratixiii_io_ibuf \pmem_rdata[71]~input (
	.i(pmem_rdata[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[71]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[71]~input .bus_hold = "false";
defparam \pmem_rdata[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N94
stratixiii_io_ibuf \pmem_rdata[72]~input (
	.i(pmem_rdata[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[72]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[72]~input .bus_hold = "false";
defparam \pmem_rdata[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N63
stratixiii_io_ibuf \pmem_rdata[73]~input (
	.i(pmem_rdata[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[73]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[73]~input .bus_hold = "false";
defparam \pmem_rdata[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N63
stratixiii_io_ibuf \pmem_rdata[74]~input (
	.i(pmem_rdata[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[74]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[74]~input .bus_hold = "false";
defparam \pmem_rdata[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N63
stratixiii_io_ibuf \pmem_rdata[75]~input (
	.i(pmem_rdata[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[75]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[75]~input .bus_hold = "false";
defparam \pmem_rdata[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N63
stratixiii_io_ibuf \pmem_rdata[87]~input (
	.i(pmem_rdata[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[87]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[87]~input .bus_hold = "false";
defparam \pmem_rdata[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N94
stratixiii_io_ibuf \pmem_rdata[88]~input (
	.i(pmem_rdata[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[88]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[88]~input .bus_hold = "false";
defparam \pmem_rdata[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N32
stratixiii_io_ibuf \pmem_rdata[89]~input (
	.i(pmem_rdata[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[89]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[89]~input .bus_hold = "false";
defparam \pmem_rdata[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N32
stratixiii_io_ibuf \pmem_rdata[90]~input (
	.i(pmem_rdata[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[90]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[90]~input .bus_hold = "false";
defparam \pmem_rdata[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N94
stratixiii_io_ibuf \pmem_rdata[91]~input (
	.i(pmem_rdata[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[91]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[91]~input .bus_hold = "false";
defparam \pmem_rdata[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N32
stratixiii_io_ibuf \pmem_rdata[103]~input (
	.i(pmem_rdata[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[103]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[103]~input .bus_hold = "false";
defparam \pmem_rdata[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N94
stratixiii_io_ibuf \pmem_rdata[104]~input (
	.i(pmem_rdata[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[104]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[104]~input .bus_hold = "false";
defparam \pmem_rdata[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N94
stratixiii_io_ibuf \pmem_rdata[106]~input (
	.i(pmem_rdata[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[106]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[106]~input .bus_hold = "false";
defparam \pmem_rdata[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \pmem_rdata[107]~input (
	.i(pmem_rdata[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[107]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[107]~input .bus_hold = "false";
defparam \pmem_rdata[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N94
stratixiii_io_ibuf \pmem_rdata[119]~input (
	.i(pmem_rdata[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[119]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[119]~input .bus_hold = "false";
defparam \pmem_rdata[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N32
stratixiii_io_ibuf \pmem_rdata[127]~input (
	.i(pmem_rdata[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[127]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[127]~input .bus_hold = "false";
defparam \pmem_rdata[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X17_Y28_N0
stratixiii_ram_block \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\CPU|Control|WideOr0~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pmem_rdata[127]~input_o ,\pmem_rdata[119]~input_o ,\pmem_rdata[107]~input_o ,\pmem_rdata[106]~input_o ,\pmem_rdata[105]~input_o ,\pmem_rdata[104]~input_o ,\pmem_rdata[103]~input_o ,\pmem_rdata[91]~input_o ,\pmem_rdata[90]~input_o ,\pmem_rdata[89]~input_o ,
\pmem_rdata[88]~input_o ,\pmem_rdata[87]~input_o ,\pmem_rdata[75]~input_o ,\pmem_rdata[74]~input_o ,\pmem_rdata[73]~input_o ,\pmem_rdata[72]~input_o ,\pmem_rdata[71]~input_o ,\pmem_rdata[58]~input_o ,\pmem_rdata[57]~input_o ,\pmem_rdata[56]~input_o ,
\pmem_rdata[55]~input_o ,\pmem_rdata[43]~input_o ,\pmem_rdata[42]~input_o ,\pmem_rdata[41]~input_o ,\pmem_rdata[40]~input_o ,\pmem_rdata[39]~input_o ,\pmem_rdata[27]~input_o ,\pmem_rdata[26]~input_o ,\pmem_rdata[25]~input_o ,\pmem_rdata[24]~input_o ,
\pmem_rdata[23]~input_o ,\pmem_rdata[11]~input_o ,\pmem_rdata[10]~input_o ,\pmem_rdata[9]~input_o ,\pmem_rdata[8]~input_o ,\pmem_rdata[7]~input_o }),
	.portaaddr({\CPU|Datapath|MAR|data [6],\CPU|Datapath|MAR|data [5],\CPU|Datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU|Datapath|marmux|f[6]~15_combout ,\CPU|Datapath|marmux|f[5]~13_combout ,\CPU|Datapath|marmux|f[4]~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .clock_duty_cycle_dependence = "on";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .init_file = "db/mp2.ram0_Array_471734f.hdl.mif";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:CACHE|cache_datapath:CACHE_DATAPATH|Array:data_array1|altsyncram:data_rtl_0|altsyncram_54o1:auto_generated|ALTSYNCRAM";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X16_Y24_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[39]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~15_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [86] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [85]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [86] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a39 ))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [85]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [214] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a103 ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [214]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a103 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [86]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [85]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a39 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~15 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~15 .lut_mask = 64'h000A0202FF5F0202;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[213] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[103]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [213]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[213] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[213] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [213]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [214] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [213])) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [214]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [213]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~4 .lut_mask = 64'h0050005000550055;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[55]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [117]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [118]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [118] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a55 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [117]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [118] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [117] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a55 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [117]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [118]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~7 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [246]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[246] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[245] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[119]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [245]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[245] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[245] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~6_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [245] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [246] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [245]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [246] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a119 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [246]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [245]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~6 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N28
stratixiii_lcell_comb \CPU|Control|WideOr3~0 (
// Equation(s):
// \CPU|Control|WideOr3~0_combout  = ( !\CPU|Control|state.trap4~q  & ( (!\CPU|Control|state.br_taken~q  & (!\CPU|Control|state.jmp~q  & !\CPU|Control|state.jsr2~q )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.br_taken~q ),
	.datac(!\CPU|Control|state.jmp~q ),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr3~0 .extended_lut = "off";
defparam \CPU|Control|WideOr3~0 .lut_mask = 64'hC000C00000000000;
defparam \CPU|Control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N32
stratixiii_lcell_comb \CPU|Control|WideOr3 (
// Equation(s):
// \CPU|Control|WideOr3~combout  = ( \CPU|Control|state.fetch1~q  & ( !\CPU|Control|WideOr3~0_combout  ) ) # ( !\CPU|Control|state.fetch1~q  )

	.dataa(!\CPU|Control|WideOr3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr3 .extended_lut = "off";
defparam \CPU|Control|WideOr3 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \CPU|Control|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N38
stratixiii_lcell_comb \CPU|Datapath|pc|data[0]~0 (
// Equation(s):
// \CPU|Datapath|pc|data[0]~0_combout  = ( \CPU|Control|WideOr3~combout  & ( (((\CPU|Control|state.trap4~q ) # (\CPU|Control|state.jsr1~q )) # (\CPU|Control|state.jsr2~q )) # (\CPU|Control|state.jmp~q ) ) )

	.dataa(!\CPU|Control|state.jmp~q ),
	.datab(!\CPU|Control|state.jsr2~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|state.trap4~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0]~0 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[0]~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \CPU|Datapath|pc|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \CPU|Datapath|REGFILE|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~80 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N39
dffeas \CPU|Datapath|REGFILE|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~96 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[4]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder_combout  = ( \CACHE|CACHE_CONTROLLER|state.allocate~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [0] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [4] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [3] & 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [2] $ (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [1])))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [4] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [3] & 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [2] $ (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [1])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [4]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [2]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [1]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~1 .lut_mask = 64'h0000000090099009;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N94
stratixiii_io_ibuf \pmem_rdata[38]~input (
	.i(pmem_rdata[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[38]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[38]~input .bus_hold = "false";
defparam \pmem_rdata[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[38]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~9_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & (!\CPU|Datapath|MAR|data [3] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [83]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84] & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [83]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [83]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~9 .lut_mask = 64'h00F000F000200020;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[212] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N63
stratixiii_io_ibuf \pmem_rdata[102]~input (
	.i(pmem_rdata[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[102]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[102]~input .bus_hold = "false";
defparam \pmem_rdata[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[211] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[102]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [211]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[211] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~8_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [211])) 
// ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [211] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212]) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [211]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~8 .lut_mask = 64'h0045004500440044;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N63
stratixiii_io_ibuf \pmem_rdata[3]~input (
	.i(pmem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[3]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[3]~input .bus_hold = "false";
defparam \pmem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N32
stratixiii_io_ibuf \pmem_rdata[4]~input (
	.i(pmem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[4]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[4]~input .bus_hold = "false";
defparam \pmem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N32
stratixiii_io_ibuf \pmem_rdata[5]~input (
	.i(pmem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[5]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[5]~input .bus_hold = "false";
defparam \pmem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
stratixiii_io_ibuf \pmem_rdata[6]~input (
	.i(pmem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[6]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[6]~input .bus_hold = "false";
defparam \pmem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N63
stratixiii_io_ibuf \pmem_rdata[19]~input (
	.i(pmem_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[19]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[19]~input .bus_hold = "false";
defparam \pmem_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N94
stratixiii_io_ibuf \pmem_rdata[20]~input (
	.i(pmem_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[20]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[20]~input .bus_hold = "false";
defparam \pmem_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
stratixiii_io_ibuf \pmem_rdata[21]~input (
	.i(pmem_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[21]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[21]~input .bus_hold = "false";
defparam \pmem_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N94
stratixiii_io_ibuf \pmem_rdata[22]~input (
	.i(pmem_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[22]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[22]~input .bus_hold = "false";
defparam \pmem_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N63
stratixiii_io_ibuf \pmem_rdata[35]~input (
	.i(pmem_rdata[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[35]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[35]~input .bus_hold = "false";
defparam \pmem_rdata[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N94
stratixiii_io_ibuf \pmem_rdata[36]~input (
	.i(pmem_rdata[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[36]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[36]~input .bus_hold = "false";
defparam \pmem_rdata[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N32
stratixiii_io_ibuf \pmem_rdata[37]~input (
	.i(pmem_rdata[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[37]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[37]~input .bus_hold = "false";
defparam \pmem_rdata[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N32
stratixiii_io_ibuf \pmem_rdata[51]~input (
	.i(pmem_rdata[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[51]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[51]~input .bus_hold = "false";
defparam \pmem_rdata[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N63
stratixiii_io_ibuf \pmem_rdata[52]~input (
	.i(pmem_rdata[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[52]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[52]~input .bus_hold = "false";
defparam \pmem_rdata[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N1
stratixiii_io_ibuf \pmem_rdata[53]~input (
	.i(pmem_rdata[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[53]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[53]~input .bus_hold = "false";
defparam \pmem_rdata[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N94
stratixiii_io_ibuf \pmem_rdata[54]~input (
	.i(pmem_rdata[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[54]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[54]~input .bus_hold = "false";
defparam \pmem_rdata[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N32
stratixiii_io_ibuf \pmem_rdata[67]~input (
	.i(pmem_rdata[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[67]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[67]~input .bus_hold = "false";
defparam \pmem_rdata[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N94
stratixiii_io_ibuf \pmem_rdata[68]~input (
	.i(pmem_rdata[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[68]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[68]~input .bus_hold = "false";
defparam \pmem_rdata[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N63
stratixiii_io_ibuf \pmem_rdata[69]~input (
	.i(pmem_rdata[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[69]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[69]~input .bus_hold = "false";
defparam \pmem_rdata[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N32
stratixiii_io_ibuf \pmem_rdata[70]~input (
	.i(pmem_rdata[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[70]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[70]~input .bus_hold = "false";
defparam \pmem_rdata[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N1
stratixiii_io_ibuf \pmem_rdata[83]~input (
	.i(pmem_rdata[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[83]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[83]~input .bus_hold = "false";
defparam \pmem_rdata[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
stratixiii_io_ibuf \pmem_rdata[84]~input (
	.i(pmem_rdata[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[84]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[84]~input .bus_hold = "false";
defparam \pmem_rdata[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y51_N1
stratixiii_io_ibuf \pmem_rdata[85]~input (
	.i(pmem_rdata[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[85]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[85]~input .bus_hold = "false";
defparam \pmem_rdata[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N63
stratixiii_io_ibuf \pmem_rdata[86]~input (
	.i(pmem_rdata[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[86]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[86]~input .bus_hold = "false";
defparam \pmem_rdata[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
stratixiii_io_ibuf \pmem_rdata[99]~input (
	.i(pmem_rdata[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[99]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[99]~input .bus_hold = "false";
defparam \pmem_rdata[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
stratixiii_io_ibuf \pmem_rdata[100]~input (
	.i(pmem_rdata[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[100]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[100]~input .bus_hold = "false";
defparam \pmem_rdata[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N63
stratixiii_io_ibuf \pmem_rdata[101]~input (
	.i(pmem_rdata[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[101]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[101]~input .bus_hold = "false";
defparam \pmem_rdata[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N94
stratixiii_io_ibuf \pmem_rdata[115]~input (
	.i(pmem_rdata[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[115]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[115]~input .bus_hold = "false";
defparam \pmem_rdata[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N32
stratixiii_io_ibuf \pmem_rdata[116]~input (
	.i(pmem_rdata[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[116]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[116]~input .bus_hold = "false";
defparam \pmem_rdata[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N1
stratixiii_io_ibuf \pmem_rdata[117]~input (
	.i(pmem_rdata[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[117]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[117]~input .bus_hold = "false";
defparam \pmem_rdata[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N32
stratixiii_io_ibuf \pmem_rdata[118]~input (
	.i(pmem_rdata[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[118]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[118]~input .bus_hold = "false";
defparam \pmem_rdata[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N1
stratixiii_io_ibuf \pmem_rdata[123]~input (
	.i(pmem_rdata[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[123]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[123]~input .bus_hold = "false";
defparam \pmem_rdata[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N32
stratixiii_io_ibuf \pmem_rdata[124]~input (
	.i(pmem_rdata[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[124]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[124]~input .bus_hold = "false";
defparam \pmem_rdata[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N32
stratixiii_io_ibuf \pmem_rdata[125]~input (
	.i(pmem_rdata[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[125]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[125]~input .bus_hold = "false";
defparam \pmem_rdata[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N32
stratixiii_io_ibuf \pmem_rdata[126]~input (
	.i(pmem_rdata[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[126]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[126]~input .bus_hold = "false";
defparam \pmem_rdata[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X23_Y24_N0
stratixiii_ram_block \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\CPU|Control|WideOr0~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pmem_rdata[126]~input_o ,\pmem_rdata[125]~input_o ,\pmem_rdata[124]~input_o ,\pmem_rdata[123]~input_o ,\pmem_rdata[118]~input_o ,\pmem_rdata[117]~input_o ,\pmem_rdata[116]~input_o ,\pmem_rdata[115]~input_o ,\pmem_rdata[102]~input_o ,\pmem_rdata[101]~input_o ,
\pmem_rdata[100]~input_o ,\pmem_rdata[99]~input_o ,\pmem_rdata[86]~input_o ,\pmem_rdata[85]~input_o ,\pmem_rdata[84]~input_o ,\pmem_rdata[83]~input_o ,\pmem_rdata[70]~input_o ,\pmem_rdata[69]~input_o ,\pmem_rdata[68]~input_o ,\pmem_rdata[67]~input_o ,
\pmem_rdata[54]~input_o ,\pmem_rdata[53]~input_o ,\pmem_rdata[52]~input_o ,\pmem_rdata[51]~input_o ,\pmem_rdata[38]~input_o ,\pmem_rdata[37]~input_o ,\pmem_rdata[36]~input_o ,\pmem_rdata[35]~input_o ,\pmem_rdata[22]~input_o ,\pmem_rdata[21]~input_o ,
\pmem_rdata[20]~input_o ,\pmem_rdata[19]~input_o ,\pmem_rdata[6]~input_o ,\pmem_rdata[5]~input_o ,\pmem_rdata[4]~input_o ,\pmem_rdata[3]~input_o }),
	.portaaddr({\CPU|Datapath|MAR|data [6],\CPU|Datapath|MAR|data [5],\CPU|Datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU|Datapath|marmux|f[6]~15_combout ,\CPU|Datapath|marmux|f[5]~13_combout ,\CPU|Datapath|marmux|f[4]~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .clock_duty_cycle_dependence = "on";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .init_file = "db/mp2.ram0_Array_471734f.hdl.mif";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:CACHE|cache_datapath:CACHE_DATAPATH|Array:data_array1|altsyncram:data_rtl_0|altsyncram_54o1:auto_generated|ALTSYNCRAM";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X30_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84] & ( (!\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a38 )))) # (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a102 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84] & ( (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a102 )) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [212]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a38 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a102 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~7 .lut_mask = 64'h001100110A1B0A1B;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~10_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux9~7_combout  & ( (!\CPU|Datapath|MAR|data [1] & (((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~8_combout )) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux9~9_combout ))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~7_combout  & ( (!\CPU|Datapath|MAR|data [1] & ((\CACHE|CACHE_DATAPATH|datamux|Mux9~8_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~9_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux9~9_combout ),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux9~8_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~10 .lut_mask = 64'h44CC44CCC4CCC4CC;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [20] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [19])))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [20] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [19]))) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a6 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [20] & 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [19]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [20] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a6 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [20]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~5 .lut_mask = 64'h11DD11DD01FD01FD;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [51])))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [52] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [51]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [52] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a22 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [52] & 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [51]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [52] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a22 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [52]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [51]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~4 .lut_mask = 64'h03CF03CF01EF01EF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~6_combout  = ( !\CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~4_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~5_combout ) ) ) ) # ( 
// !\CPU|Datapath|MAR|data [3] & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~4_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|Mux9~5_combout  & \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux9~5_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datad(gnd),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~6 .lut_mask = 64'h05050000F5F50000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [260]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[260] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[259] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[126]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [259]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[259] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[259] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [259] & ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [260]) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [259] & ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [260] & \CPU|Datapath|MAR|data [3])) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [259] & ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [260]) # (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [259] & ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [260] & (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & \CPU|Datapath|MAR|data [3]))) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [260]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CPU|Datapath|MAR|data [3]),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [259]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~11 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~11 .lut_mask = 64'h001000DF001100DD;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[54]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~13 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [116] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a54 )))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [115]))) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a54 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [116] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [115] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a54 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [115]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [116]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~13 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~13 .lut_mask = 64'h00FF00FF0B4F0B4F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[243] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[118]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [243]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[243] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[243] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [244]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[244] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~12 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [244] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a118 )))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [243]))) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a118 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [244] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [243] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a118 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [243]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [244]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~12 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~12 .lut_mask = 64'h00FF00FF0B4F0B4F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~14 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout  & ( (\CPU|Datapath|MAR|data [1] & (((!\CPU|Datapath|MAR|data [3]) # (!\CPU|Datapath|MAR|data [0])) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout  & ( (\CPU|Datapath|MAR|data [1] & ((!\CPU|Datapath|MAR|data [0] & ((\CPU|Datapath|MAR|data 
// [3]))) # (\CPU|Datapath|MAR|data [0] & (\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout )))) ) ) ) # ( \CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout  & ( (\CPU|Datapath|MAR|data [1] & 
// ((!\CPU|Datapath|MAR|data [3]) # ((\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout  & \CPU|Datapath|MAR|data [0])))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout  & ( 
// (\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout  & (\CPU|Datapath|MAR|data [0] & \CPU|Datapath|MAR|data [1])) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CPU|Datapath|MAR|data [0]),
	.datad(!\CPU|Datapath|MAR|data [1]),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|Mux9~13_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux9~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~14 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~14 .lut_mask = 64'h000500CD003500FD;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [148]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[148] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[147] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[70]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [147]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[147] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout  = ( !\CPU|Datapath|MAR|data [1] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [147] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [148]) # 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & \CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [148]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [147]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~2 .lut_mask = 64'h00CE00CE00000000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [180]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[180] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout  = ( \CPU|Datapath|MAR|data [1] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [180] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a86 ) ) ) # ( !\CPU|Datapath|MAR|data [1] & 
// ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a70  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [148]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a70 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [180]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a86 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [148]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~0 .lut_mask = 64'h0055005503030303;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[179] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[86]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [179]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[179] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[179] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout  = (\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [179])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [179]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~1 .lut_mask = 64'h000F000F000F000F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout  & ( \CPU|Datapath|MAR|data [3] ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout  & ( 
// \CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout  & ( (\CPU|Datapath|MAR|data [3] & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [180]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout ))) ) ) ) 
// # ( \CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout  & ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout ))) ) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout  & \CPU|Datapath|MAR|data [3]) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux9~2_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [180]),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|Mux9~0_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~3 .lut_mask = 64'h1111313133133333;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[6]~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout  & ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  ) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((!\CPU|Datapath|MAR|data [2]) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~10_combout ))) ) ) ) # ( 
// \CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux9~6_combout ) # (\CPU|Datapath|MAR|data [2]))) ) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((!\CPU|Datapath|MAR|data [2] & ((\CACHE|CACHE_DATAPATH|datamux|Mux9~6_combout ))) # 
// (\CPU|Datapath|MAR|data [2] & (\CACHE|CACHE_DATAPATH|datamux|Mux9~10_combout )))) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux9~10_combout ),
	.datab(!\CPU|Datapath|MAR|data [2]),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux9~6_combout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|Mux9~14_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[6]~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[6]~6 .lut_mask = 64'h010D030F0D0D0F0F;
defparam \CACHE|CACHE_DATAPATH|datamux|out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N36
stratixiii_lcell_comb \CPU|Control|WideOr6 (
// Equation(s):
// \CPU|Control|WideOr6~combout  = ( \CPU|Control|WideOr4~0_combout  & ( !\CPU|Control|WideOr6~0_combout  ) ) # ( !\CPU|Control|WideOr4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr6 .extended_lut = "off";
defparam \CPU|Control|WideOr6 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \CPU|Control|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N1
dffeas \CPU|Datapath|MDR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector9~11_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N31
dffeas \CPU|Datapath|IR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N30
stratixiii_lcell_comb \CPU|Datapath|storemux|f[0]~2 (
// Equation(s):
// \CPU|Datapath|storemux|f[0]~2_combout  = ( \CPU|Control|WideOr6~0_combout  & ( \CPU|Datapath|IR|data [6] ) ) # ( !\CPU|Control|WideOr6~0_combout  & ( (\CPU|Datapath|IR|data [9]) # (\CPU|Datapath|IR|always1~0_combout ) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(!\CPU|Datapath|IR|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|storemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|storemux|f[0]~2 .extended_lut = "off";
defparam \CPU|Datapath|storemux|f[0]~2 .lut_mask = 64'h5F5F5F5F00FF00FF;
defparam \CPU|Datapath|storemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N11
dffeas \CPU|Datapath|REGFILE|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~48 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \CPU|Datapath|REGFILE|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~32 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \CPU|Datapath|MDR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector8~5_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N37
dffeas \CPU|Datapath|IR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N36
stratixiii_lcell_comb \CPU|Datapath|storemux|f[1]~1 (
// Equation(s):
// \CPU|Datapath|storemux|f[1]~1_combout  = ( \CPU|Datapath|IR|always1~0_combout  & ( (!\CPU|Control|WideOr6~0_combout ) # (\CPU|Datapath|IR|data [7]) ) ) # ( !\CPU|Datapath|IR|always1~0_combout  & ( (!\CPU|Control|WideOr6~0_combout  & (\CPU|Datapath|IR|data 
// [10])) # (\CPU|Control|WideOr6~0_combout  & ((\CPU|Datapath|IR|data [7]))) ) )

	.dataa(!\CPU|Control|WideOr6~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [10]),
	.datad(!\CPU|Datapath|IR|data [7]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|storemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|storemux|f[1]~1 .extended_lut = "off";
defparam \CPU|Datapath|storemux|f[1]~1 .lut_mask = 64'h0A5F0A5FAAFFAAFF;
defparam \CPU|Datapath|storemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N14
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~16feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~16feeder_combout  = ( \CPU|Datapath|regfilemux|f[0]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~16feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \CPU|Datapath|REGFILE|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~16 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \CPU|Datapath|REGFILE|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~0 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~128 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~128_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~0_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & ((((\CPU|Datapath|REGFILE|data~16_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~32_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~48_q ))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~48_q ),
	.datac(!\CPU|Datapath|REGFILE|data~32_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~16_q ),
	.datag(!\CPU|Datapath|REGFILE|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~128 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~128 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \CPU|Datapath|REGFILE|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~64 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~132 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~132_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~128_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~128_combout  & (((\CPU|Datapath|REGFILE|data~64_q )))) # (\CPU|Datapath|REGFILE|data~128_combout  & (\CPU|Datapath|REGFILE|data~80_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~128_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~128_combout  & (\CPU|Datapath|REGFILE|data~96_q )) # 
// (\CPU|Datapath|REGFILE|data~128_combout  & ((\CPU|Datapath|REGFILE|data~112_q )))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~80_q ),
	.datac(!\CPU|Datapath|REGFILE|data~96_q ),
	.datad(!\CPU|Datapath|REGFILE|data~128_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~112_q ),
	.datag(!\CPU|Datapath|REGFILE|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~132 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~132 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \CPU|Datapath|REGFILE|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N12
stratixiii_lcell_comb \CPU|Datapath|pc|data[0]~2 (
// Equation(s):
// \CPU|Datapath|pc|data[0]~2_combout  = ( \CPU|Datapath|pc|data [0] & ( \CPU|Datapath|REGFILE|data~132_combout  & ( ((!\CPU|Datapath|pc|data[0]~0_combout ) # (\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout )) # (\CPU|Datapath|pc|data[11]~1_combout ) ) ) ) # 
// ( !\CPU|Datapath|pc|data [0] & ( \CPU|Datapath|REGFILE|data~132_combout  & ( (\CPU|Datapath|pc|data[0]~0_combout  & ((!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & 
// (\CPU|Control|Selector0~0_combout )))) ) ) ) # ( \CPU|Datapath|pc|data [0] & ( !\CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|pc|data[0]~0_combout ) # ((!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout 
// ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (!\CPU|Control|Selector0~0_combout ))) ) ) ) # ( !\CPU|Datapath|pc|data [0] & ( !\CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|pc|data[0]~0_combout  & 
// \CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout )) ) ) )

	.dataa(!\CPU|Control|Selector0~0_combout ),
	.datab(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datac(!\CPU|Datapath|pc|data[0]~0_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ),
	.datae(!\CPU|Datapath|pc|data [0]),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0]~2 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[0]~2 .lut_mask = 64'h000CF2FE010DF3FF;
defparam \CPU|Datapath|pc|data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \CPU|Datapath|pc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pc|data[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N22
stratixiii_lcell_comb \CPU|Datapath|marmux|f[0]~0 (
// Equation(s):
// \CPU|Datapath|marmux|f[0]~0_combout  = ( \CPU|Datapath|ALU|Selector15~7_combout  & ( \CPU|Datapath|marmux|Equal0~0_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout ) # (\CPU|Datapath|pc|data [0]) ) ) ) # ( !\CPU|Datapath|ALU|Selector15~7_combout  & ( 
// \CPU|Datapath|marmux|Equal0~0_combout  & ( (\CPU|Datapath|MAR|data[14]~0_combout  & \CPU|Datapath|pc|data [0]) ) ) ) # ( \CPU|Datapath|ALU|Selector15~7_combout  & ( !\CPU|Datapath|marmux|Equal0~0_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|MDR|data [0])) ) ) ) # ( !\CPU|Datapath|ALU|Selector15~7_combout  & ( !\CPU|Datapath|marmux|Equal0~0_combout  & ( 
// (!\CPU|Datapath|MAR|data[14]~0_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|MDR|data [0])) ) ) )

	.dataa(!\CPU|Datapath|MDR|data [0]),
	.datab(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ),
	.datad(!\CPU|Datapath|pc|data [0]),
	.datae(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.dataf(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[0]~0 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[0]~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \CPU|Datapath|marmux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \CPU|Datapath|MAR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [262]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[262] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[261] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[127]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [261]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[261] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[261] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [261]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [262] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [261]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [262] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a127 )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [262]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a127 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [261]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~5 .lut_mask = 64'h0123012300330033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~8_combout  = ( \CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux8~6_combout  & !\CPU|Datapath|MAR|data [0]) ) ) ) # ( !\CPU|Datapath|MAR|data [3] & ( 
// \CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux8~7_combout  & !\CPU|Datapath|MAR|data [0]) ) ) ) # ( \CPU|Datapath|MAR|data [3] & ( !\CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux8~6_combout ) # (\CPU|Datapath|MAR|data [0]) ) ) ) # ( !\CPU|Datapath|MAR|data [3] & ( !\CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux8~7_combout  ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux8~7_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux8~6_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|MAR|data [0]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~8 .lut_mask = 64'hAAAACCFFAA00CC00;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~9_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux8~8_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux8~15_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux8~4_combout )) # (\CPU|Datapath|MAR|data [1]) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux8~8_combout  & ( (!\CPU|Datapath|MAR|data [1] & (!\CACHE|CACHE_DATAPATH|datamux|Mux8~15_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux8~4_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux8~15_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~9 .lut_mask = 64'hC000C000F333F333;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[181] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[87]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [181]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[181] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[181] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[182] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [150]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[150] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [150] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182] & ( (!\CPU|Datapath|MAR|data [1] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a71 )) # (\CPU|Datapath|MAR|data [1] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [150] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a87  & \CPU|Datapath|MAR|data [1]) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [150] & ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a71  & !\CPU|Datapath|MAR|data [1]) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a71 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a87 ),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(gnd),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [150]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~0 .lut_mask = 64'h0000505003035353;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[149] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[71]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [149]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[149] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[149] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~19 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~19_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [149] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [150])) # (\CACHE|CACHE_DATAPATH|datamux|Mux8~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [149]))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [181] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182])) # (\CACHE|CACHE_DATAPATH|datamux|Mux8~0_combout )))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [181])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [181]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [182]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [150]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux8~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [149]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~19 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~19 .lut_mask = 64'h0F035151CFCFDDDD;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [22] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7~portbdataout )) 
// # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [21]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [22] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [21] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [21]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~2 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [54] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a23 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [53]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [54] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [53] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [53]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~1 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux8~1_combout  & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ) # ((\CACHE|CACHE_DATAPATH|datamux|Mux8~2_combout )))) # 
// (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux8~19_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux8~1_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux8~2_combout )))) # (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux8~19_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux8~19_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux8~2_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[7]~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout  = (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((!\CPU|Datapath|MAR|data [2] & ((\CACHE|CACHE_DATAPATH|datamux|Mux8~3_combout ))) # (\CPU|Datapath|MAR|data [2] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux8~9_combout ))))

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux8~9_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datac(!\CPU|Datapath|MAR|data [2]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux8~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[7]~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[7]~7 .lut_mask = 64'h0232023202320232;
defparam \CACHE|CACHE_DATAPATH|datamux|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N4
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~9 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~9_sumout  = SUM(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|_adder|Add0~6  ))
// \CPU|Datapath|_adder|Add0~10  = CARRY(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|_adder|Add0~6  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [3]),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~9_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \CPU|Datapath|_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N6
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~13 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~13_sumout  = SUM(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder|Add0~10  ))
// \CPU|Datapath|_adder|Add0~14  = CARRY(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~13_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N8
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~17 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~17_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|_adder|Add0~14  ))
// \CPU|Datapath|_adder|Add0~18  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [4]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [5]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~17_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N10
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~21 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~21_sumout  = SUM(( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|_adder|Add0~18  ))
// \CPU|Datapath|_adder|Add0~22  = CARRY(( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [6]),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~21_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N12
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~25 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~25_sumout  = SUM(( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|_adder|Add0~22  ))
// \CPU|Datapath|_adder|Add0~26  = CARRY(( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [7]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~25_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~25 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~55 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~55_combout  = ( !\CPU|Control|state.jsr1~q  & ( (!\CPU|Control|state.trap1~q  & (!\CPU|Control|state.lea~q  & (\CPU|Control|state.ldb2~q  & \CPU|Datapath|ALU|Selector15~7_combout ))) ) )

	.dataa(!\CPU|Control|state.trap1~q ),
	.datab(!\CPU|Control|state.lea~q ),
	.datac(!\CPU|Control|state.ldb2~q ),
	.datad(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.jsr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~55 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~55 .lut_mask = 64'h0008000800000000;
defparam \CPU|Datapath|regfilemux|f[1]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[7]~17 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[7]~17_combout  = ( \CPU|Datapath|ALU|Selector8~5_combout  & ( ((\CPU|Datapath|MDR|data [15] & \CPU|Datapath|regfilemux|f[1]~55_combout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector8~5_combout  & ( (\CPU|Datapath|MDR|data [15] & \CPU|Datapath|regfilemux|f[1]~55_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MDR|data [15]),
	.datac(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[7]~17 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[7]~17 .lut_mask = 64'h003300330F3F0F3F;
defparam \CPU|Datapath|regfilemux|f[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N0
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~1 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~1_sumout  = SUM(( \CPU|Datapath|IR|data [0] ) + ( \CPU|Datapath|ALU|Selector15~7_combout  ) + ( !VCC ))
// \CPU|Datapath|ALU_IMM|Add0~2  = CARRY(( \CPU|Datapath|IR|data [0] ) + ( \CPU|Datapath|ALU|Selector15~7_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~1_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N2
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~5 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~5_sumout  = SUM(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|ALU|Selector14~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~2  ))
// \CPU|Datapath|ALU_IMM|Add0~6  = CARRY(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|ALU|Selector14~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector14~7_combout ),
	.datad(!\CPU|Datapath|IR|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~5_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N4
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~9 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~9_sumout  = SUM(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|ALU|Selector13~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~6  ))
// \CPU|Datapath|ALU_IMM|Add0~10  = CARRY(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|ALU|Selector13~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~9_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N6
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~13 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~13_sumout  = SUM(( \CPU|Datapath|ALU|Selector12~8_combout  ) + ( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|ALU_IMM|Add0~10  ))
// \CPU|Datapath|ALU_IMM|Add0~14  = CARRY(( \CPU|Datapath|ALU|Selector12~8_combout  ) + ( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|ALU_IMM|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector12~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [3]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~13_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~17 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~17_sumout  = SUM(( \CPU|Datapath|ALU|Selector11~7_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~14  ))
// \CPU|Datapath|ALU_IMM|Add0~18  = CARRY(( \CPU|Datapath|ALU|Selector11~7_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector11~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~17_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N10
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~21 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~21_sumout  = SUM(( \CPU|Datapath|ALU|Selector10~10_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~18  ))
// \CPU|Datapath|ALU_IMM|Add0~22  = CARRY(( \CPU|Datapath|ALU|Selector10~10_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector10~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~21_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~25 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~25_sumout  = SUM(( \CPU|Datapath|ALU|Selector9~11_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~22  ))
// \CPU|Datapath|ALU_IMM|Add0~26  = CARRY(( \CPU|Datapath|ALU|Selector9~11_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector9~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~25_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~25 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N14
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~29 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~29_sumout  = SUM(( \CPU|Datapath|ALU|Selector8~5_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~26  ))
// \CPU|Datapath|ALU_IMM|Add0~30  = CARRY(( \CPU|Datapath|ALU|Selector8~5_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Datapath|ALU|Selector8~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~29_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N26
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~10 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~10_combout  = ( \CPU|Datapath|ALU|Selector15~7_combout  & ( (!\CPU|Control|WideOr14~0_combout  & (!\CPU|Control|state.ldb2~q  & \CPU|Control|WideOr13~combout )) # (\CPU|Control|WideOr14~0_combout  & 
// ((!\CPU|Control|WideOr13~combout ))) ) ) # ( !\CPU|Datapath|ALU|Selector15~7_combout  & ( !\CPU|Control|WideOr14~0_combout  $ (!\CPU|Control|WideOr13~combout ) ) )

	.dataa(!\CPU|Control|state.ldb2~q ),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr14~0_combout ),
	.datad(!\CPU|Control|WideOr13~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~10 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~10 .lut_mask = 64'h0FF00FF00FA00FA0;
defparam \CPU|Datapath|regfilemux|f[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N18
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[7]~16 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[7]~16_combout  = ( \CPU|Datapath|regfilemux|f[6]~10_combout  & ( \CPU|Datapath|MDR|data [7] & ( (\CPU|Datapath|_adder|Add0~25_sumout ) # (\CPU|Datapath|regfilemux|f[0]~2_combout ) ) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[6]~10_combout  & ( \CPU|Datapath|MDR|data [7] & ( (\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|pc|data [7]) ) ) ) # ( \CPU|Datapath|regfilemux|f[6]~10_combout  & ( !\CPU|Datapath|MDR|data [7] & ( 
// (!\CPU|Datapath|regfilemux|f[0]~2_combout  & \CPU|Datapath|_adder|Add0~25_sumout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[6]~10_combout  & ( !\CPU|Datapath|MDR|data [7] & ( (\CPU|Datapath|pc|data [7] & !\CPU|Datapath|regfilemux|f[0]~2_combout ) ) ) )

	.dataa(!\CPU|Datapath|pc|data [7]),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|_adder|Add0~25_sumout ),
	.datae(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.dataf(!\CPU|Datapath|MDR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[7]~16 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[7]~16 .lut_mask = 64'h444400CC777733FF;
defparam \CPU|Datapath|regfilemux|f[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[7]~18 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[7]~18_combout  = ( \CPU|Datapath|regfilemux|f[7]~16_combout  & ( (((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~29_sumout )) # (\CPU|Datapath|regfilemux|f[6]~11_combout )) # 
// (\CPU|Datapath|regfilemux|f[7]~17_combout ) ) ) # ( !\CPU|Datapath|regfilemux|f[7]~16_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~29_sumout )) # (\CPU|Datapath|regfilemux|f[7]~17_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[7]~17_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~29_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[7]~18 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[7]~18 .lut_mask = 64'h5757575757FF57FF;
defparam \CPU|Datapath|regfilemux|f[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N25
dffeas \CPU|Datapath|REGFILE|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~119 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N5
dffeas \CPU|Datapath|REGFILE|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~23 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N9
dffeas \CPU|Datapath|REGFILE|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~55 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N21
dffeas \CPU|Datapath|REGFILE|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~39 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N9
dffeas \CPU|Datapath|REGFILE|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~7 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~352 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~352_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~7_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~23_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~39_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~55_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~23_q ),
	.datab(!\CPU|Datapath|REGFILE|data~55_q ),
	.datac(!\CPU|Datapath|REGFILE|data~39_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~352 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~352 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N25
dffeas \CPU|Datapath|REGFILE|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~103 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N27
dffeas \CPU|Datapath|REGFILE|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~87 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N5
dffeas \CPU|Datapath|REGFILE|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~71 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~356 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~356_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|REGFILE|data~352_combout  & (\CPU|Datapath|REGFILE|data~71_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~352_combout  
// & (((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~87_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~352_combout  & (((\CPU|Datapath|REGFILE|data~103_q  & 
// (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~352_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~119_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~119_q ),
	.datab(!\CPU|Datapath|REGFILE|data~352_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~103_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~87_q ),
	.datag(!\CPU|Datapath|REGFILE|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~356 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~356 .lut_mask = 64'h330C331D333F331D;
defparam \CPU|Datapath|REGFILE|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N2
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~5 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~5_sumout  = SUM(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|_adder2|Add0~2  ))
// \CPU|Datapath|_adder2|Add0~6  = CARRY(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|_adder2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [2]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~5_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N4
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~9 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~9_sumout  = SUM(( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|_adder2|Add0~6  ))
// \CPU|Datapath|_adder2|Add0~10  = CARRY(( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|_adder2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~9_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N6
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~13 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~13_sumout  = SUM(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder2|Add0~10  ))
// \CPU|Datapath|_adder2|Add0~14  = CARRY(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~13_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N8
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~17 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~17_sumout  = SUM(( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|_adder2|Add0~14  ))
// \CPU|Datapath|_adder2|Add0~18  = CARRY(( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|_adder2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~17_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N10
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~21 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~21_sumout  = SUM(( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|_adder2|Add0~18  ))
// \CPU|Datapath|_adder2|Add0~22  = CARRY(( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|_adder2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [5]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~21_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N12
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~25 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~25_sumout  = SUM(( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|_adder2|Add0~22  ))
// \CPU|Datapath|_adder2|Add0~26  = CARRY(( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|_adder2|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [6]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~25_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~25 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[7]~7 (
// Equation(s):
// \CPU|Datapath|pcmux|f[7]~7_combout  = ( \CPU|Datapath|_adder2|Add0~25_sumout  & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder|Add0~25_sumout )) # (\CPU|Datapath|pc|data[11]~1_combout  & 
// ((\CPU|Datapath|REGFILE|data~356_combout ))) ) ) ) # ( !\CPU|Datapath|_adder2|Add0~25_sumout  & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder|Add0~25_sumout )) # 
// (\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|REGFILE|data~356_combout ))) ) ) ) # ( \CPU|Datapath|_adder2|Add0~25_sumout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ) # 
// (\CPU|Datapath|pc|data[11]~1_combout ) ) ) ) # ( !\CPU|Datapath|_adder2|Add0~25_sumout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & \CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~25_sumout ),
	.datad(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datae(!\CPU|Datapath|_adder2|Add0~25_sumout ),
	.dataf(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[7]~7 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[7]~7 .lut_mask = 64'h222277770A5F0A5F;
defparam \CPU|Datapath|pcmux|f[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N30
stratixiii_lcell_comb \CPU|Datapath|pcmux|Equal0~0 (
// Equation(s):
// \CPU|Datapath|pcmux|Equal0~0_combout  = ( \CPU|Control|state.trap4~q  ) # ( !\CPU|Control|state.trap4~q  & ( (!\CPU|Control|Selector0~0_combout ) # (((\CPU|Control|state.jsr2~q ) # (\CPU|Control|state.jsr1~q )) # (\CPU|Control|state.jmp~q )) ) )

	.dataa(!\CPU|Control|Selector0~0_combout ),
	.datab(!\CPU|Control|state.jmp~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|Equal0~0 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|Equal0~0 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \CPU|Datapath|pcmux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N13
dffeas \CPU|Datapath|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~25_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N14
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~29 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~29_sumout  = SUM(( \CPU|Datapath|pc|data [8] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~26  ))
// \CPU|Datapath|_plus2|Add0~30  = CARRY(( \CPU|Datapath|pc|data [8] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~29_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N14
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~29 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~29_sumout  = SUM(( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|_adder2|Add0~26  ))
// \CPU|Datapath|_adder2|Add0~30  = CARRY(( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|_adder2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [7]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~29_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N14
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~29 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~29_sumout  = SUM(( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|_adder|Add0~26  ))
// \CPU|Datapath|_adder|Add0~30  = CARRY(( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|_adder|Add0~26  ))

	.dataa(!\CPU|Datapath|pc|data [8]),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~29_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \CPU|Datapath|_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [120]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[56]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [119]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~3_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a56  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [120] & !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [119]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a56  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [119] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [120]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [120]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [119]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a56 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~3 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [248]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[248] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N32
stratixiii_io_ibuf \pmem_rdata[0]~input (
	.i(pmem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[0]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[0]~input .bus_hold = "false";
defparam \pmem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y31_N32
stratixiii_io_ibuf \pmem_rdata[1]~input (
	.i(pmem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[1]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[1]~input .bus_hold = "false";
defparam \pmem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N32
stratixiii_io_ibuf \pmem_rdata[2]~input (
	.i(pmem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[2]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[2]~input .bus_hold = "false";
defparam \pmem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N1
stratixiii_io_ibuf \pmem_rdata[16]~input (
	.i(pmem_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[16]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[16]~input .bus_hold = "false";
defparam \pmem_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y34_N1
stratixiii_io_ibuf \pmem_rdata[17]~input (
	.i(pmem_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[17]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[17]~input .bus_hold = "false";
defparam \pmem_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N63
stratixiii_io_ibuf \pmem_rdata[18]~input (
	.i(pmem_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[18]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[18]~input .bus_hold = "false";
defparam \pmem_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
stratixiii_io_ibuf \pmem_rdata[32]~input (
	.i(pmem_rdata[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[32]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[32]~input .bus_hold = "false";
defparam \pmem_rdata[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y51_N94
stratixiii_io_ibuf \pmem_rdata[33]~input (
	.i(pmem_rdata[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[33]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[33]~input .bus_hold = "false";
defparam \pmem_rdata[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y31_N1
stratixiii_io_ibuf \pmem_rdata[34]~input (
	.i(pmem_rdata[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[34]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[34]~input .bus_hold = "false";
defparam \pmem_rdata[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
stratixiii_io_ibuf \pmem_rdata[48]~input (
	.i(pmem_rdata[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[48]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[48]~input .bus_hold = "false";
defparam \pmem_rdata[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N94
stratixiii_io_ibuf \pmem_rdata[49]~input (
	.i(pmem_rdata[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[49]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[49]~input .bus_hold = "false";
defparam \pmem_rdata[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
stratixiii_io_ibuf \pmem_rdata[50]~input (
	.i(pmem_rdata[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[50]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[50]~input .bus_hold = "false";
defparam \pmem_rdata[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N94
stratixiii_io_ibuf \pmem_rdata[64]~input (
	.i(pmem_rdata[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[64]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[64]~input .bus_hold = "false";
defparam \pmem_rdata[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N94
stratixiii_io_ibuf \pmem_rdata[65]~input (
	.i(pmem_rdata[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[65]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[65]~input .bus_hold = "false";
defparam \pmem_rdata[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N94
stratixiii_io_ibuf \pmem_rdata[66]~input (
	.i(pmem_rdata[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[66]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[66]~input .bus_hold = "false";
defparam \pmem_rdata[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y34_N32
stratixiii_io_ibuf \pmem_rdata[80]~input (
	.i(pmem_rdata[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[80]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[80]~input .bus_hold = "false";
defparam \pmem_rdata[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N63
stratixiii_io_ibuf \pmem_rdata[81]~input (
	.i(pmem_rdata[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[81]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[81]~input .bus_hold = "false";
defparam \pmem_rdata[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N63
stratixiii_io_ibuf \pmem_rdata[82]~input (
	.i(pmem_rdata[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[82]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[82]~input .bus_hold = "false";
defparam \pmem_rdata[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N32
stratixiii_io_ibuf \pmem_rdata[96]~input (
	.i(pmem_rdata[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[96]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[96]~input .bus_hold = "false";
defparam \pmem_rdata[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N63
stratixiii_io_ibuf \pmem_rdata[97]~input (
	.i(pmem_rdata[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[97]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[97]~input .bus_hold = "false";
defparam \pmem_rdata[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N94
stratixiii_io_ibuf \pmem_rdata[98]~input (
	.i(pmem_rdata[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[98]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[98]~input .bus_hold = "false";
defparam \pmem_rdata[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N63
stratixiii_io_ibuf \pmem_rdata[112]~input (
	.i(pmem_rdata[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[112]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[112]~input .bus_hold = "false";
defparam \pmem_rdata[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
stratixiii_io_ibuf \pmem_rdata[113]~input (
	.i(pmem_rdata[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[113]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[113]~input .bus_hold = "false";
defparam \pmem_rdata[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N32
stratixiii_io_ibuf \pmem_rdata[114]~input (
	.i(pmem_rdata[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[114]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[114]~input .bus_hold = "false";
defparam \pmem_rdata[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N63
stratixiii_io_ibuf \pmem_rdata[120]~input (
	.i(pmem_rdata[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[120]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[120]~input .bus_hold = "false";
defparam \pmem_rdata[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N63
stratixiii_io_ibuf \pmem_rdata[121]~input (
	.i(pmem_rdata[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[121]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[121]~input .bus_hold = "false";
defparam \pmem_rdata[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
stratixiii_io_ibuf \pmem_rdata[122]~input (
	.i(pmem_rdata[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[122]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[122]~input .bus_hold = "false";
defparam \pmem_rdata[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N10
stratixiii_lcell_comb \CPU|Datapath|marmux|f[7]~16 (
// Equation(s):
// \CPU|Datapath|marmux|f[7]~16_combout  = ( \CPU|Datapath|MDR|data [7] & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & (((\CPU|Datapath|pc|data [7])) # (\CPU|Datapath|marmux|f[4]~1_combout ))) # (\CPU|Datapath|marmux|f[4]~2_combout  & 
// (\CPU|Datapath|marmux|f[4]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout )))) ) ) # ( !\CPU|Datapath|MDR|data [7] & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & (!\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|pc|data [7]))) # 
// (\CPU|Datapath|marmux|f[4]~2_combout  & (\CPU|Datapath|marmux|f[4]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout )))) ) )

	.dataa(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datab(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datac(!\CPU|Datapath|pc|data [7]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[7]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[7]~16 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[7]~16 .lut_mask = 64'h081908192A3B2A3B;
defparam \CPU|Datapath|marmux|f[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N0
stratixiii_lcell_comb \CPU|Datapath|marmux|f[7]~17 (
// Equation(s):
// \CPU|Datapath|marmux|f[7]~17_combout  = ( \CPU|Datapath|marmux|f[7]~16_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|ALU|Selector8~5_combout ) ) ) # ( !\CPU|Datapath|marmux|f[7]~16_combout  & ( 
// (!\CPU|Datapath|marmux|Equal0~1_combout  & (\CPU|Datapath|marmux|f[4]~3_combout  & ((\CPU|Datapath|IR|data [6])))) # (\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|ALU|Selector8~5_combout )))) ) )

	.dataa(!\CPU|Datapath|marmux|f[4]~3_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datac(!\CPU|Datapath|ALU|Selector8~5_combout ),
	.datad(!\CPU|Datapath|IR|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|marmux|f[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[7]~17 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[7]~17 .lut_mask = 64'h03470347CFCFCFCF;
defparam \CPU|Datapath|marmux|f[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N1
dffeas \CPU|Datapath|MAR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N38
stratixiii_lcell_comb \CPU|Datapath|marmux|f[8]~18 (
// Equation(s):
// \CPU|Datapath|marmux|f[8]~18_combout  = ( \CPU|Datapath|pcmux|f[8]~0_combout  & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & ((!\CPU|Datapath|marmux|f[4]~1_combout  & ((\CPU|Datapath|pc|data [8]))) # (\CPU|Datapath|marmux|f[4]~1_combout  & 
// (\CPU|Datapath|MDR|data [8])))) # (\CPU|Datapath|marmux|f[4]~2_combout  & (((\CPU|Datapath|marmux|f[4]~1_combout )))) ) ) # ( !\CPU|Datapath|pcmux|f[8]~0_combout  & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & ((!\CPU|Datapath|marmux|f[4]~1_combout  & 
// ((\CPU|Datapath|pc|data [8]))) # (\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|MDR|data [8])))) ) )

	.dataa(!\CPU|Datapath|MDR|data [8]),
	.datab(!\CPU|Datapath|pc|data [8]),
	.datac(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datad(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pcmux|f[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[8]~18 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[8]~18 .lut_mask = 64'h30503050305F305F;
defparam \CPU|Datapath|marmux|f[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
stratixiii_lcell_comb \CPU|Datapath|marmux|f[8]~19 (
// Equation(s):
// \CPU|Datapath|marmux|f[8]~19_combout  = ( \CPU|Datapath|IR|data [7] & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|marmux|f[4]~3_combout )) # (\CPU|Datapath|marmux|f[8]~18_combout ))) # (\CPU|Datapath|marmux|Equal0~1_combout  & 
// (((\CPU|Datapath|ALU|Selector7~4_combout )))) ) ) # ( !\CPU|Datapath|IR|data [7] & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (\CPU|Datapath|marmux|f[8]~18_combout )) # (\CPU|Datapath|marmux|Equal0~1_combout  & ((\CPU|Datapath|ALU|Selector7~4_combout 
// ))) ) )

	.dataa(!\CPU|Datapath|marmux|f[8]~18_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datac(!\CPU|Datapath|marmux|f[4]~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector7~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[8]~19 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[8]~19 .lut_mask = 64'h447744774C7F4C7F;
defparam \CPU|Datapath|marmux|f[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \CPU|Datapath|MAR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a10  & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [28])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [27]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a10  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [27] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [28]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [28]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [27]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~2 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a26  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [60] & !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [59]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a26  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [59] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [60]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [60]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [59]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~1 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [188]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[188] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N23
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [156]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a90  & ( (!\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a74  & 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [156])))) # (\CPU|Datapath|MAR|data [1] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [188])))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a90  & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a74  & (!\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [156])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a74 ),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [188]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [156]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a90 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~0 .lut_mask = 64'h0044004403470347;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[187] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[90]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [187]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[187] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[187] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[155] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[74]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [155]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[155] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [156] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [155]))) # (\CACHE|CACHE_DATAPATH|datamux|Mux5~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [155]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [188] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [187])) # (\CACHE|CACHE_DATAPATH|datamux|Mux5~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [187]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux5~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [156]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [188]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [187]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [155]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~6 .lut_mask = 64'h5D0F55005D0FF5FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~3_combout  = ( \CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout  ) ) # ( !\CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux5~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux5~2_combout )) ) ) ) # ( !\CPU|Datapath|MAR|data [3] & ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux5~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux5~2_combout )) ) 
// ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux5~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux5~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~3 .lut_mask = 64'h0F5500000F55FFFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[42]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [220]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[220] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~11_combout  = ( !\CPU|Datapath|MAR|data [3] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [92] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [91])) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [92] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a42 ))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [91]))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [220] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a106  & 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [91]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [220]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a106 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [92]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a42 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~11 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~11 .lut_mask = 64'h555503000F550300;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y30_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[219] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[106]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [219]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[219] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[219] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~10_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [220] & ( (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [219])) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [220] & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [219]) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [219]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [220]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~10 .lut_mask = 64'h000F000F00030003;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [124]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[124] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[58]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [123]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [123] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [124] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [123]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [124] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a58 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [124]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a58 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [123]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~5 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [252]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[252] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N18
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~37 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~37_sumout  = SUM(( \CPU|Datapath|pc|data [10] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~34  ))
// \CPU|Datapath|_plus2|Add0~38  = CARRY(( \CPU|Datapath|pc|data [10] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~37_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~41 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~41_sumout  = SUM(( \CPU|Datapath|pc|data [11] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~38  ))
// \CPU|Datapath|_plus2|Add0~42  = CARRY(( \CPU|Datapath|pc|data [11] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~41_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N35
dffeas \CPU|Datapath|REGFILE|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~91 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N33
dffeas \CPU|Datapath|REGFILE|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~107 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N38
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~27feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~27feeder_combout  = ( \CPU|Datapath|regfilemux|f[11]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~27feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N39
dffeas \CPU|Datapath|REGFILE|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~27 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~59feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~59feeder_combout  = ( \CPU|Datapath|regfilemux|f[11]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~59feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N21
dffeas \CPU|Datapath|REGFILE|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~59 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N1
dffeas \CPU|Datapath|REGFILE|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~43 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N7
dffeas \CPU|Datapath|REGFILE|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~11 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~344 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~344_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~11_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~27_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~43_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~59_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~27_q ),
	.datab(!\CPU|Datapath|REGFILE|data~59_q ),
	.datac(!\CPU|Datapath|REGFILE|data~43_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~344 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~344 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N1
dffeas \CPU|Datapath|REGFILE|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~75 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~348 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~348_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~344_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~344_combout  & ((\CPU|Datapath|REGFILE|data~75_q ))) # (\CPU|Datapath|REGFILE|data~344_combout  & (\CPU|Datapath|REGFILE|data~91_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~344_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~344_combout  & ((\CPU|Datapath|REGFILE|data~107_q ))) # 
// (\CPU|Datapath|REGFILE|data~344_combout  & (\CPU|Datapath|REGFILE|data~123_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~123_q ),
	.datab(!\CPU|Datapath|REGFILE|data~91_q ),
	.datac(!\CPU|Datapath|REGFILE|data~107_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~344_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~348 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~348 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N16
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~33 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~33_sumout  = SUM(( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder2|Add0~30  ))
// \CPU|Datapath|_adder2|Add0~34  = CARRY(( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~33_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N18
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~37 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~37_sumout  = SUM(( \CPU|Datapath|IR|data [9] ) + ( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|_adder2|Add0~34  ))
// \CPU|Datapath|_adder2|Add0~38  = CARRY(( \CPU|Datapath|IR|data [9] ) + ( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|_adder2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [10]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~37_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N20
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~41 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~41_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|_adder2|Add0~38  ))
// \CPU|Datapath|_adder2|Add0~42  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|_adder2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [11]),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~41_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|_adder2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N16
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~33 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~33_sumout  = SUM(( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|_adder|Add0~30  ))
// \CPU|Datapath|_adder|Add0~34  = CARRY(( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [8]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [9]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~33_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N18
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~37 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~37_sumout  = SUM(( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~34  ))
// \CPU|Datapath|_adder|Add0~38  = CARRY(( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~34  ))

	.dataa(!\CPU|Datapath|pc|data [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~37_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~37 .lut_mask = 64'h0000FF0000005555;
defparam \CPU|Datapath|_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N20
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~41 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~41_sumout  = SUM(( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~38  ))
// \CPU|Datapath|_adder|Add0~42  = CARRY(( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [11]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~41_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~41 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N34
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[11]~11 (
// Equation(s):
// \CPU|Datapath|pcmux|f[11]~11_combout  = ( \CPU|Datapath|_adder|Add0~41_sumout  & ( \CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout ) # ((!\CPU|Datapath|pc|data[11]~3_combout  & 
// ((\CPU|Datapath|_adder2|Add0~41_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~348_combout ))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~41_sumout  & ( \CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( 
// (!\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout ) # (\CPU|Datapath|_adder2|Add0~41_sumout )))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~348_combout  & ((\CPU|Datapath|pc|data[11]~1_combout )))) 
// ) ) ) # ( \CPU|Datapath|_adder|Add0~41_sumout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (((\CPU|Datapath|_adder2|Add0~41_sumout  & \CPU|Datapath|pc|data[11]~1_combout )))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout )) # (\CPU|Datapath|REGFILE|data~348_combout ))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~41_sumout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( 
// (\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~41_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~348_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datab(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datac(!\CPU|Datapath|_adder2|Add0~41_sumout ),
	.datad(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datae(!\CPU|Datapath|_adder|Add0~41_sumout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[11]~11 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[11]~11 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \CPU|Datapath|pcmux|f[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N21
dffeas \CPU|Datapath|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~41_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N24
stratixiii_lcell_comb \CPU|Datapath|marmux|f[11]~22 (
// Equation(s):
// \CPU|Datapath|marmux|f[11]~22_combout  = ( \CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( \CPU|Datapath|pc|data [11] & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & (((!\CPU|Datapath|marmux|Equal0~0_combout ) # (\CPU|Datapath|ALU|Selector4~5_combout 
// )))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (((\CPU|Datapath|marmux|Equal0~0_combout )) # (\CPU|Datapath|MDR|data [11]))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( \CPU|Datapath|pc|data [11] & ( 
// (!\CPU|Datapath|MAR|data[14]~0_combout  & (((\CPU|Datapath|marmux|Equal0~0_combout  & \CPU|Datapath|ALU|Selector4~5_combout )))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (((\CPU|Datapath|marmux|Equal0~0_combout )) # (\CPU|Datapath|MDR|data [11]))) ) ) ) 
// # ( \CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( !\CPU|Datapath|pc|data [11] & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & (((!\CPU|Datapath|marmux|Equal0~0_combout ) # (\CPU|Datapath|ALU|Selector4~5_combout )))) # 
// (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|MDR|data [11] & (!\CPU|Datapath|marmux|Equal0~0_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  & ( !\CPU|Datapath|pc|data [11] & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & 
// (((\CPU|Datapath|marmux|Equal0~0_combout  & \CPU|Datapath|ALU|Selector4~5_combout )))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|MDR|data [11] & (!\CPU|Datapath|marmux|Equal0~0_combout ))) ) ) )

	.dataa(!\CPU|Datapath|MDR|data [11]),
	.datab(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.datac(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datad(!\CPU|Datapath|ALU|Selector4~5_combout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout ),
	.dataf(!\CPU|Datapath|pc|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[11]~22 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[11]~22 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \CPU|Datapath|marmux|f[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N25
dffeas \CPU|Datapath|MAR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N22
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~45 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~45_sumout  = SUM(( \CPU|Datapath|pc|data [12] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~42  ))
// \CPU|Datapath|_plus2|Add0~46  = CARRY(( \CPU|Datapath|pc|data [12] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~45_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N22
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~45 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~45_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|_adder2|Add0~42  ))
// \CPU|Datapath|_adder2|Add0~46  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|_adder2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [12]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~45_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N22
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~45 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~45_sumout  = SUM(( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~42  ))
// \CPU|Datapath|_adder|Add0~46  = CARRY(( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~45_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~24 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~24_combout  = ( \CPU|Control|WideOr13~combout  & ( \CPU|Control|state.ldb2~q  ) ) # ( !\CPU|Control|WideOr13~combout  & ( \CPU|Control|WideOr14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldb2~q ),
	.datad(!\CPU|Control|WideOr14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~24 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~24 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|Datapath|regfilemux|f[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~23 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~23_combout  = ( !\CPU|Control|state.ldb2~q  & ( (!\CPU|Control|state.trap1~q  & (!\CPU|Datapath|regfilemux|f[11]~0_combout  & !\CPU|Control|state.jsr1~q )) ) )

	.dataa(!\CPU|Control|state.trap1~q ),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[11]~0_combout ),
	.datad(!\CPU|Control|state.jsr1~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~23 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~23 .lut_mask = 64'hA000A00000000000;
defparam \CPU|Datapath|regfilemux|f[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[12]~27 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[12]~27_combout  = ( \CPU|Datapath|MDR|data [12] & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & (((\CPU|Datapath|pc|data [12])) # (\CPU|Datapath|regfilemux|f[11]~23_combout ))) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & 
// (\CPU|Datapath|regfilemux|f[11]~23_combout  & (\CPU|Datapath|_adder|Add0~45_sumout ))) ) ) # ( !\CPU|Datapath|MDR|data [12] & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & (!\CPU|Datapath|regfilemux|f[11]~23_combout  & ((\CPU|Datapath|pc|data [12])))) 
// # (\CPU|Datapath|regfilemux|f[11]~24_combout  & (\CPU|Datapath|regfilemux|f[11]~23_combout  & (\CPU|Datapath|_adder|Add0~45_sumout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~45_sumout ),
	.datad(!\CPU|Datapath|pc|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[12]~27 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[12]~27 .lut_mask = 64'h0189018923AB23AB;
defparam \CPU|Datapath|regfilemux|f[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N0
stratixiii_lcell_comb \CPU|Datapath|alumux|f[2]~23 (
// Equation(s):
// \CPU|Datapath|alumux|f[2]~23_combout  = ( \CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [2])) # (\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|IR|data [1]))))) # 
// (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|IR|data [2])))) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( \CPU|Datapath|IR|data [2] ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [2]),
	.datad(!\CPU|Datapath|IR|data [1]),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[2]~23 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[2]~23 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \CPU|Datapath|alumux|f[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~0 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~0_combout  = ( \CPU|Datapath|REGFILE|data~276_combout  & ( (!\CPU|Datapath|alumux|f[2]~23_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~0_combout  & !\CPU|Datapath|alumux|f[3]~24_combout )) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~276_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~0_combout  & (!\CPU|Datapath|alumux|f[2]~23_combout  & ((!\CPU|Datapath|alumux|f[3]~24_combout )))) # (\CPU|Datapath|ALU|ShiftLeft0~0_combout  & 
// (((!\CPU|Datapath|REGFILE|data~284_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~23_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~0 .lut_mask = 64'hAC0CAC0CA000A000;
defparam \CPU|Datapath|ALU|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \CPU|Datapath|REGFILE|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~105 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \CPU|Datapath|REGFILE|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~57 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N33
dffeas \CPU|Datapath|REGFILE|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~41 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N27
dffeas \CPU|Datapath|REGFILE|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~25 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N11
dffeas \CPU|Datapath|REGFILE|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~9 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N34
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~208 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~208_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~9_q  & (!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~25_q ) # 
// (\CPU|Datapath|IR|data [2]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~41_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~57_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~57_q ),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~41_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~25_q ),
	.datag(!\CPU|Datapath|REGFILE|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~208 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~208 .lut_mask = 64'h0C331D333F331D33;
defparam \CPU|Datapath|REGFILE|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \CPU|Datapath|REGFILE|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~89 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N5
dffeas \CPU|Datapath|REGFILE|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~73 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~212 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~212_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~208_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~208_combout  & 
// (\CPU|Datapath|REGFILE|data~73_q )) # (\CPU|Datapath|REGFILE|data~208_combout  & ((\CPU|Datapath|REGFILE|data~89_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~208_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~208_combout  & (((\CPU|Datapath|REGFILE|data~105_q )))) # (\CPU|Datapath|REGFILE|data~208_combout  & (\CPU|Datapath|REGFILE|data~121_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~121_q ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~105_q ),
	.datad(!\CPU|Datapath|REGFILE|data~208_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~89_q ),
	.datag(!\CPU|Datapath|REGFILE|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~212 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~212 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \CPU|Datapath|REGFILE|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N34
stratixiii_lcell_comb \CPU|Datapath|alumux|f[9]~29 (
// Equation(s):
// \CPU|Datapath|alumux|f[9]~29_combout  = (!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~212_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5]))

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~212_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[9]~29 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[9]~29 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \CPU|Datapath|alumux|f[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[8]~31 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[8]~31_combout  = ( \CPU|Datapath|regfilemux|f[11]~23_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & (\CPU|Datapath|MDR|data [8])) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & ((\CPU|Datapath|_adder|Add0~29_sumout 
// ))) ) ) # ( !\CPU|Datapath|regfilemux|f[11]~23_combout  & ( (\CPU|Datapath|pc|data [8] & !\CPU|Datapath|regfilemux|f[11]~24_combout ) ) )

	.dataa(!\CPU|Datapath|MDR|data [8]),
	.datab(!\CPU|Datapath|pc|data [8]),
	.datac(!\CPU|Datapath|_adder|Add0~29_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[8]~31 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[8]~31 .lut_mask = 64'h33003300550F550F;
defparam \CPU|Datapath|regfilemux|f[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N16
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~33 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~33_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector7~4_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~30  ))
// \CPU|Datapath|ALU_IMM|Add0~34  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector7~4_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~30  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector7~4_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~33_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~33 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|ALU_IMM|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N22
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[8]~32 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[8]~32_combout  = ( \CPU|Datapath|regfilemux|f[9]~13_combout  & ( \CPU|Datapath|regfilemux|f[11]~8_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~33_sumout )) # 
// (\CPU|Datapath|ALU|Selector7~4_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~13_combout  & ( \CPU|Datapath|regfilemux|f[11]~8_combout  & ( (\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~33_sumout ) ) ) ) # ( 
// \CPU|Datapath|regfilemux|f[9]~13_combout  & ( !\CPU|Datapath|regfilemux|f[11]~8_combout  & ( (((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~33_sumout )) # (\CPU|Datapath|ALU|Selector7~4_combout )) # 
// (\CPU|Datapath|regfilemux|f[8]~31_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~13_combout  & ( !\CPU|Datapath|regfilemux|f[11]~8_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~33_sumout )) # 
// (\CPU|Datapath|regfilemux|f[8]~31_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[8]~31_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~33_sumout ),
	.datad(!\CPU|Datapath|ALU|Selector7~4_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[8]~32 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[8]~32 .lut_mask = 64'h575757FF030303FF;
defparam \CPU|Datapath|regfilemux|f[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \CPU|Datapath|REGFILE|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~88 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N3
dffeas \CPU|Datapath|REGFILE|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~24 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N29
dffeas \CPU|Datapath|REGFILE|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~40 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \CPU|Datapath|REGFILE|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~56 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \CPU|Datapath|REGFILE|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~8 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N30
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~200 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~200_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~8_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~24_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~40_q  & (!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~56_q ) # 
// (\CPU|Datapath|IR|data [2]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~24_q ),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~40_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~56_q ),
	.datag(!\CPU|Datapath|REGFILE|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~200 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~200 .lut_mask = 64'h1D330C331D333F33;
defparam \CPU|Datapath|REGFILE|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N23
dffeas \CPU|Datapath|REGFILE|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~104 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \CPU|Datapath|REGFILE|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~120 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N21
dffeas \CPU|Datapath|REGFILE|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~72 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~204 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~204_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~200_combout  & (((\CPU|Datapath|REGFILE|data~72_q  & (\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|REGFILE|data~200_combout  & 
// ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~88_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~200_combout  & (\CPU|Datapath|REGFILE|data~104_q  & (\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~200_combout  & (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~120_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~88_q ),
	.datab(!\CPU|Datapath|REGFILE|data~200_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~104_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~120_q ),
	.datag(!\CPU|Datapath|REGFILE|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~204 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~204 .lut_mask = 64'h331D330C331D333F;
defparam \CPU|Datapath|REGFILE|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N32
stratixiii_lcell_comb \CPU|Datapath|alumux|f[8]~28 (
// Equation(s):
// \CPU|Datapath|alumux|f[8]~28_combout  = ( \CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~204_combout  & ( (\CPU|Datapath|IR|data [5] & 
// \CPU|Control|WideOr18~combout ) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[8]~28 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[8]~28 .lut_mask = 64'h11111111DDDDDDDD;
defparam \CPU|Datapath|alumux|f[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~320 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~320_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~8_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~24_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~40_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~56_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~24_q ),
	.datab(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~40_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~56_q ),
	.datag(!\CPU|Datapath|REGFILE|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~320 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~320 .lut_mask = 64'h1D330C331D333F33;
defparam \CPU|Datapath|REGFILE|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~324 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~324_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~320_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~320_combout  & (((\CPU|Datapath|REGFILE|data~72_q )))) # (\CPU|Datapath|REGFILE|data~320_combout  & (\CPU|Datapath|REGFILE|data~88_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~320_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~320_combout  & (\CPU|Datapath|REGFILE|data~104_q )) # 
// (\CPU|Datapath|REGFILE|data~320_combout  & ((\CPU|Datapath|REGFILE|data~120_q )))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~88_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~104_q ),
	.datad(!\CPU|Datapath|REGFILE|data~320_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~120_q ),
	.datag(!\CPU|Datapath|REGFILE|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~324 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~324 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \CPU|Datapath|REGFILE|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~152 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~152_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~7_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~23_q )))) # 
// (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~39_q ))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~55_q )))) # (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~55_q ),
	.datab(!\CPU|Datapath|REGFILE|data~23_q ),
	.datac(!\CPU|Datapath|REGFILE|data~39_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~152 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~152 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~156 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~156_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~152_combout  & (\CPU|Datapath|REGFILE|data~71_q  & (\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~152_combout  & 
// (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~87_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~152_combout  & (((\CPU|Datapath|REGFILE|data~103_q  & (\CPU|Datapath|IR|data [2]))))) # 
// (\CPU|Datapath|REGFILE|data~152_combout  & ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~119_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~119_q ),
	.datab(!\CPU|Datapath|REGFILE|data~152_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~103_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~87_q ),
	.datag(!\CPU|Datapath|REGFILE|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~156 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~156 .lut_mask = 64'h330C331D333F331D;
defparam \CPU|Datapath|REGFILE|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N5
dffeas \CPU|Datapath|REGFILE|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~102 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~54feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~54feeder_combout  = ( \CPU|Datapath|regfilemux|f[6]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~54feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N9
dffeas \CPU|Datapath|REGFILE|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~54 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \CPU|Datapath|REGFILE|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~22 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N29
dffeas \CPU|Datapath|REGFILE|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~38 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \CPU|Datapath|REGFILE|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~6 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N30
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~144 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~144_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~6_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~22_q )))) # 
// (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~38_q ))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~54_q )))) # (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~54_q ),
	.datab(!\CPU|Datapath|REGFILE|data~22_q ),
	.datac(!\CPU|Datapath|REGFILE|data~38_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~144 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~144 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \CPU|Datapath|REGFILE|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~118 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \CPU|Datapath|REGFILE|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~70 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~148 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~148_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~144_combout ))))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~144_combout  & 
// (((\CPU|Datapath|REGFILE|data~70_q )))) # (\CPU|Datapath|REGFILE|data~144_combout  & (\CPU|Datapath|REGFILE|data~86_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~144_combout )))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~144_combout  & (\CPU|Datapath|REGFILE|data~102_q )) # (\CPU|Datapath|REGFILE|data~144_combout  & ((\CPU|Datapath|REGFILE|data~118_q )))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~86_q ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~102_q ),
	.datad(!\CPU|Datapath|REGFILE|data~144_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~118_q ),
	.datag(!\CPU|Datapath|REGFILE|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~148 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~148 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \CPU|Datapath|REGFILE|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N2
stratixiii_lcell_comb \CPU|Datapath|alumux|f[5]~18 (
// Equation(s):
// \CPU|Datapath|alumux|f[5]~18_combout  = ( \CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & (\CPU|Control|WideOr18~combout  & \CPU|Datapath|IR|data [4])) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout 
//  & \CPU|Datapath|IR|data [5]) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[5]~18 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[5]~18 .lut_mask = 64'h00AA00AA02020202;
defparam \CPU|Datapath|alumux|f[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N34
stratixiii_lcell_comb \CPU|Datapath|alumux|f[5]~17 (
// Equation(s):
// \CPU|Datapath|alumux|f[5]~17_combout  = ( \CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & !\CPU|Control|WideOr18~combout ) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[5]~17 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[5]~17 .lut_mask = 64'h0000000088888888;
defparam \CPU|Datapath|alumux|f[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N18
stratixiii_lcell_comb \CPU|Datapath|alumux|f[5]~27 (
// Equation(s):
// \CPU|Datapath|alumux|f[5]~27_combout  = ( \CPU|Datapath|REGFILE|data~164_combout  & ( \CPU|Datapath|alumux|f[5]~17_combout  ) ) # ( !\CPU|Datapath|REGFILE|data~164_combout  & ( \CPU|Datapath|alumux|f[5]~17_combout  & ( \CPU|Datapath|alumux|f[5]~18_combout 
//  ) ) ) # ( \CPU|Datapath|REGFILE|data~164_combout  & ( !\CPU|Datapath|alumux|f[5]~17_combout  & ( \CPU|Datapath|alumux|f[5]~18_combout  ) ) ) # ( !\CPU|Datapath|REGFILE|data~164_combout  & ( !\CPU|Datapath|alumux|f[5]~17_combout  & ( 
// \CPU|Datapath|alumux|f[5]~18_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[5]~18_combout ),
	.datad(gnd),
	.datae(!\CPU|Datapath|REGFILE|data~164_combout ),
	.dataf(!\CPU|Datapath|alumux|f[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[5]~27 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[5]~27 .lut_mask = 64'h0F0F0F0F0F0FFFFF;
defparam \CPU|Datapath|alumux|f[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N10
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~21feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~21feeder_combout  = ( \CPU|Datapath|regfilemux|f[5]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~21feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N11
dffeas \CPU|Datapath|REGFILE|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~21 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~53feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~53feeder_combout  = ( \CPU|Datapath|regfilemux|f[5]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~53feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N33
dffeas \CPU|Datapath|REGFILE|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~53 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N29
dffeas \CPU|Datapath|REGFILE|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~37 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N33
dffeas \CPU|Datapath|REGFILE|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~5 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~360 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~360_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~5_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~21_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~37_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~53_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~21_q ),
	.datab(!\CPU|Datapath|REGFILE|data~53_q ),
	.datac(!\CPU|Datapath|REGFILE|data~37_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~360 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~360 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N37
dffeas \CPU|Datapath|REGFILE|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~85 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N15
dffeas \CPU|Datapath|REGFILE|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~101 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N13
dffeas \CPU|Datapath|REGFILE|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~69 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~364 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~364_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~360_combout  & (((\CPU|Datapath|REGFILE|data~69_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # 
// (\CPU|Datapath|REGFILE|data~360_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~85_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~360_combout  & 
// (((\CPU|Datapath|REGFILE|data~101_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~360_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~117_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~360_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~85_q ),
	.datac(!\CPU|Datapath|REGFILE|data~101_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~117_q ),
	.datag(!\CPU|Datapath|REGFILE|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~364 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~364 .lut_mask = 64'h551B550A551B555F;
defparam \CPU|Datapath|REGFILE|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y27_N26
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~19feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~19feeder_combout  = ( \CPU|Datapath|regfilemux|f[3]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~19feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y27_N27
dffeas \CPU|Datapath|REGFILE|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~19 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N21
dffeas \CPU|Datapath|REGFILE|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~35 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N17
dffeas \CPU|Datapath|REGFILE|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~51 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N37
dffeas \CPU|Datapath|REGFILE|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~3 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~256 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~256_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~3_q  & ((!\CPU|Datapath|storemux|f[2]~0_combout )))))) # 
// (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~19_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~35_q  
// & ((!\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~51_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~19_q ),
	.datab(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~35_q ),
	.datad(!\CPU|Datapath|REGFILE|data~51_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~256 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~256 .lut_mask = 64'h1D1D0C3F33333333;
defparam \CPU|Datapath|REGFILE|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N3
dffeas \CPU|Datapath|REGFILE|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~99 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N1
dffeas \CPU|Datapath|REGFILE|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~83 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N33
dffeas \CPU|Datapath|REGFILE|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~67 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~260 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~260_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~256_combout  & (((\CPU|Datapath|REGFILE|data~67_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # 
// (\CPU|Datapath|REGFILE|data~256_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~83_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~256_combout  & 
// (((\CPU|Datapath|REGFILE|data~99_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~256_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~115_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~256_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~115_q ),
	.datac(!\CPU|Datapath|REGFILE|data~99_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~83_q ),
	.datag(!\CPU|Datapath|REGFILE|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~260 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~260 .lut_mask = 64'h550A551B555F551B;
defparam \CPU|Datapath|REGFILE|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|alumux|f[0]~16 (
// Equation(s):
// \CPU|Datapath|alumux|f[0]~16_combout  = ( \CPU|Control|Selector4~0_combout  & ( (\CPU|Datapath|REGFILE|data~140_combout  & !\CPU|Control|WideOr18~combout ) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|REGFILE|data~140_combout )) # (\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|IR|data [0]))) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~140_combout ),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[0]~16 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[0]~16 .lut_mask = 64'h330F330F33003300;
defparam \CPU|Datapath|alumux|f[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~4 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~4_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((\CPU|Datapath|alumux|f[0]~16_combout ))) # (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|IR|data [0])) ) + ( \CPU|Datapath|REGFILE|data~132_combout  ) + ( !VCC ))
// \CPU|Datapath|ALU|Add0~5  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((\CPU|Datapath|alumux|f[0]~16_combout ))) # (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|IR|data [0])) ) + ( \CPU|Datapath|REGFILE|data~132_combout  ) + ( !VCC ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Datapath|alumux|f[0]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~4_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~5 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~4 .lut_mask = 64'h0000FF00000005AF;
defparam \CPU|Datapath|ALU|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~8 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~8_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~244_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|alumux|f[1]~20_combout )))) # 
// (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|alumux|f[1]~20_combout )) ) + ( \CPU|Datapath|REGFILE|data~252_combout  ) + ( \CPU|Datapath|ALU|Add0~5  ))
// \CPU|Datapath|ALU|Add0~9  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~244_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|alumux|f[1]~20_combout )))) # 
// (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|alumux|f[1]~20_combout )) ) + ( \CPU|Datapath|REGFILE|data~252_combout  ) + ( \CPU|Datapath|ALU|Add0~5  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~20_combout ),
	.datac(!\CPU|Control|WideOr18~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~244_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~5 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~8_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~9 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~8 .lut_mask = 64'h0000FF00000013B3;
defparam \CPU|Datapath|ALU|Add0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~12 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~12_sumout  = SUM(( \CPU|Datapath|REGFILE|data~268_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~276_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|alumux|f[2]~23_combout )))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[2]~23_combout )))) ) + ( \CPU|Datapath|ALU|Add0~9  ))
// \CPU|Datapath|ALU|Add0~13  = CARRY(( \CPU|Datapath|REGFILE|data~268_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~276_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|alumux|f[2]~23_combout )))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[2]~23_combout )))) ) + ( \CPU|Datapath|ALU|Add0~9  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~23_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~9 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~12_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~13 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~12 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~12 .lut_mask = 64'h0000F870000000FF;
defparam \CPU|Datapath|ALU|Add0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~16 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~16_sumout  = SUM(( \CPU|Datapath|REGFILE|data~260_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~284_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|alumux|f[3]~24_combout )))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[3]~24_combout )))) ) + ( \CPU|Datapath|ALU|Add0~13  ))
// \CPU|Datapath|ALU|Add0~17  = CARRY(( \CPU|Datapath|REGFILE|data~260_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~284_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|alumux|f[3]~24_combout )))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[3]~24_combout )))) ) + ( \CPU|Datapath|ALU|Add0~13  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~13 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~16_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~17 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~16 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~16 .lut_mask = 64'h0000F870000000FF;
defparam \CPU|Datapath|ALU|Add0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~20 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~20_sumout  = SUM(( \CPU|Datapath|REGFILE|data~380_combout  ) + ( \CPU|Datapath|alumux|f[4]~19_combout  ) + ( \CPU|Datapath|ALU|Add0~17  ))
// \CPU|Datapath|ALU|Add0~21  = CARRY(( \CPU|Datapath|REGFILE|data~380_combout  ) + ( \CPU|Datapath|alumux|f[4]~19_combout  ) + ( \CPU|Datapath|ALU|Add0~17  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[4]~19_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~17 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~20_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~21 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~20 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~20 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU|Add0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~24 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~24_sumout  = SUM(( \CPU|Datapath|alumux|f[5]~27_combout  ) + ( \CPU|Datapath|REGFILE|data~364_combout  ) + ( \CPU|Datapath|ALU|Add0~21  ))
// \CPU|Datapath|ALU|Add0~25  = CARRY(( \CPU|Datapath|alumux|f[5]~27_combout  ) + ( \CPU|Datapath|REGFILE|data~364_combout  ) + ( \CPU|Datapath|ALU|Add0~21  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|alumux|f[5]~27_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~21 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~24_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~25 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~24 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~24 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU|Add0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~28 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~28_sumout  = SUM(( \CPU|Datapath|REGFILE|data~372_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~148_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|IR|data [5])))) ) + ( \CPU|Datapath|ALU|Add0~25  ))
// \CPU|Datapath|ALU|Add0~29  = CARRY(( \CPU|Datapath|REGFILE|data~372_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~148_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|IR|data [5])))) ) + ( \CPU|Datapath|ALU|Add0~25  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|WideOr18~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~148_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~25 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~28_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~29 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~28 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~28 .lut_mask = 64'h0000FD5D000000FF;
defparam \CPU|Datapath|ALU|Add0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~32 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~32_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~156_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) + ( 
// \CPU|Datapath|REGFILE|data~356_combout  ) + ( \CPU|Datapath|ALU|Add0~29  ))
// \CPU|Datapath|ALU|Add0~33  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~156_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) + ( 
// \CPU|Datapath|REGFILE|data~356_combout  ) + ( \CPU|Datapath|ALU|Add0~29  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|WideOr18~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~29 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~32_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~33 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~32 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~32 .lut_mask = 64'h0000FF00000002A2;
defparam \CPU|Datapath|ALU|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~36 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~36_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[8]~28_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~324_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~33  ))
// \CPU|Datapath|ALU|Add0~37  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[8]~28_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~324_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~33  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|alumux|f[8]~28_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~33 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~36_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~37 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~36 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~36 .lut_mask = 64'h0000FF3F000000AA;
defparam \CPU|Datapath|ALU|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~40 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~40_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[9]~29_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~332_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~37  ))
// \CPU|Datapath|ALU|Add0~41  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[9]~29_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~332_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~37  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|alumux|f[9]~29_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~37 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~40_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~41 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~40 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~40 .lut_mask = 64'h0000FF3F000000AA;
defparam \CPU|Datapath|ALU|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \CPU|Datapath|REGFILE|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~45 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~61feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~61feeder_combout  = ( \CPU|Datapath|regfilemux|f[13]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~61feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \CPU|Datapath|REGFILE|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~61 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \CPU|Datapath|REGFILE|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~13 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~192 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~192_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~13_q )))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~29_q )))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~45_q )) # (\CPU|Datapath|IR|data [0] & 
// ((\CPU|Datapath|REGFILE|data~61_q )))))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~29_q ),
	.datac(!\CPU|Datapath|REGFILE|data~45_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~61_q ),
	.datag(!\CPU|Datapath|REGFILE|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~192 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~192 .lut_mask = 64'h0A770A550A770AFF;
defparam \CPU|Datapath|REGFILE|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \CPU|Datapath|REGFILE|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~125 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N17
dffeas \CPU|Datapath|REGFILE|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~109 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N19
dffeas \CPU|Datapath|REGFILE|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~93 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \CPU|Datapath|REGFILE|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~77 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~196 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~196_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~192_combout  & (((\CPU|Datapath|REGFILE|data~77_q  & (\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|REGFILE|data~192_combout  & 
// ((((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~93_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~192_combout  & (((\CPU|Datapath|REGFILE|data~109_q  & (\CPU|Datapath|IR|data [2]))))) # 
// (\CPU|Datapath|REGFILE|data~192_combout  & ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~125_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~192_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~125_q ),
	.datac(!\CPU|Datapath|REGFILE|data~109_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~93_q ),
	.datag(!\CPU|Datapath|REGFILE|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~196 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~196 .lut_mask = 64'h550A551B555F551B;
defparam \CPU|Datapath|REGFILE|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N14
stratixiii_lcell_comb \CPU|Datapath|alumux|f[13]~33 (
// Equation(s):
// \CPU|Datapath|alumux|f[13]~33_combout  = ( \CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~196_combout  & ( (\CPU|Control|WideOr18~combout  & 
// \CPU|Datapath|IR|data [5]) ) )

	.dataa(!\CPU|Control|WideOr18~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[13]~33 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[13]~33 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|Datapath|alumux|f[13]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~4_combout  = ( \CPU|Control|Selector1~2_combout  & ( (\CPU|Datapath|REGFILE|data~316_combout  & (\CPU|Datapath|alumux|f[13]~33_combout  & (!\CPU|Control|WideOr17~combout  & !\CPU|Control|Selector2~0_combout ))) ) ) # ( 
// !\CPU|Control|Selector1~2_combout  & ( (\CPU|Datapath|REGFILE|data~316_combout  & (!\CPU|Control|WideOr17~combout  & !\CPU|Control|Selector2~0_combout )) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datab(!\CPU|Datapath|alumux|f[13]~33_combout ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~4 .lut_mask = 64'h5000500010001000;
defparam \CPU|Datapath|ALU|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~4 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~4_combout  = ( !\CPU|Control|Selector1~1_combout  & ( (\CPU|Control|Selector1~0_combout  & (!\CPU|Control|state.s_and~q  & (!\CPU|Control|state.rshfl~q  & \CPU|Control|WideOr17~combout ))) ) )

	.dataa(!\CPU|Control|Selector1~0_combout ),
	.datab(!\CPU|Control|state.s_and~q ),
	.datac(!\CPU|Control|state.rshfl~q ),
	.datad(!\CPU|Control|WideOr17~combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~4 .lut_mask = 64'h0040004000000000;
defparam \CPU|Datapath|ALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~4 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~4_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~316_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~4 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \CPU|Datapath|ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~3_combout  = ( \CPU|Datapath|ALU|ShiftRight1~0_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~1_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~2_combout  & (!\CPU|Datapath|alumux|f[4]~19_combout  & 
// (!\CPU|Datapath|ALU|ShiftLeft0~4_combout  & !\CPU|Datapath|ALU|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.datab(!\CPU|Datapath|alumux|f[4]~19_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~3 .lut_mask = 64'h0000000000008000;
defparam \CPU|Datapath|ALU|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~5_combout  = ( \CPU|Datapath|ALU|Selector14~3_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & (((\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|alumux|f[1]~21_combout )) # (\CPU|Datapath|ALU|ShiftRight0~4_combout 
// ))) ) ) # ( !\CPU|Datapath|ALU|Selector14~3_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|ALU|Equal0~4_combout ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~5 .lut_mask = 64'h05050505010F010F;
defparam \CPU|Datapath|ALU|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~6 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~6_combout  = ( !\CPU|Control|state.s_and~q  & ( (\CPU|Control|Selector1~0_combout  & (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~1_combout  & !\CPU|Control|state.rshfl~q ))) ) )

	.dataa(!\CPU|Control|Selector1~0_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector1~1_combout ),
	.datad(!\CPU|Control|state.rshfl~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~6 .lut_mask = 64'h4000400000000000;
defparam \CPU|Datapath|ALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~6_combout  = ( \CPU|Datapath|ALU|Selector2~9_combout  & ( (!\CPU|Datapath|ALU|Selector14~3_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~316_combout )))) ) 
// ) # ( !\CPU|Datapath|ALU|Selector2~9_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~316_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~6 .lut_mask = 64'hF0F5F0F5C0C4C0C4;
defparam \CPU|Datapath|ALU|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~7_combout  = ( \CPU|Datapath|ALU|Selector2~6_combout  & ( (!\CPU|Control|truncate~0_combout ) # ((!\CPU|Datapath|ALU|Selector2~4_combout  & !\CPU|Datapath|ALU|Selector2~5_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector2~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector2~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~7 .lut_mask = 64'h00000000FAAAFAAA;
defparam \CPU|Datapath|ALU|Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~16 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~16_combout  = ( \CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # ((!\CPU|Datapath|alumux|f[1]~21_combout  & 
// ((\CPU|Datapath|REGFILE|data~380_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~268_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|alumux|f[1]~21_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  
// & (\CPU|Datapath|REGFILE|data~268_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~268_combout )))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~268_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~364_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~16 .lut_mask = 64'h014589CD2367ABEF;
defparam \CPU|Datapath|ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~10 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~10_combout  = ( \CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~252_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~252_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~10 .lut_mask = 64'h080808084C4C4C4C;
defparam \CPU|Datapath|ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~21 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~21_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Control|truncate~0_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~356_combout ))) 
// ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~356_combout ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~21 .lut_mask = 64'h0303030347474747;
defparam \CPU|Datapath|ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~19 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~19_combout  = ( \CPU|Datapath|REGFILE|data~372_combout  & ( ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~324_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~372_combout  & ( (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~324_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~19 .lut_mask = 64'h0044004433773377;
defparam \CPU|Datapath|ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~28 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~28_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~21_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout )))) # 
// (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftLeft0~10_combout )) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout  & 
// \CPU|Datapath|ALU|ShiftLeft0~21_combout )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftLeft0~10_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~28 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \CPU|Datapath|ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~1_combout  = ( \CPU|Datapath|REGFILE|data~348_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~316_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~348_combout  & ( 
// (\CPU|Datapath|REGFILE|data~316_combout  & !\CPU|Datapath|alumux|f[1]~21_combout ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \CPU|Datapath|ALU|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~0_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~340_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// (\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~340_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|Datapath|ALU|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~2_combout  = ( \CPU|Datapath|ALU|Selector2~1_combout  & ( \CPU|Datapath|ALU|Selector2~0_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (!\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Control|truncate~0_combout )) ) ) ) # 
// ( !\CPU|Datapath|ALU|Selector2~1_combout  & ( \CPU|Datapath|ALU|Selector2~0_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Control|truncate~0_combout ))) ) ) ) 
// # ( \CPU|Datapath|ALU|Selector2~1_combout  & ( !\CPU|Datapath|ALU|Selector2~0_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Control|truncate~0_combout ))) ) 
// ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(!\CPU|Datapath|ALU|Selector2~1_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~2 .lut_mask = 64'h00000080002000A0;
defparam \CPU|Datapath|ALU|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~3_combout  = ( !\CPU|Datapath|ALU|Selector2~2_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & ((!\CPU|Datapath|ALU|ShiftLeft0~16_combout ) # ((!\CPU|Datapath|alumux|f[3]~26_combout )))) # 
// (\CPU|Datapath|alumux|f[2]~25_combout  & (((!\CPU|Datapath|ALU|ShiftLeft0~28_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~28_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~3 .lut_mask = 64'hFACCFACC00000000;
defparam \CPU|Datapath|ALU|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N37
dffeas \CPU|Datapath|REGFILE|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~124 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N39
dffeas \CPU|Datapath|REGFILE|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~108 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N15
dffeas \CPU|Datapath|REGFILE|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~60 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N21
dffeas \CPU|Datapath|REGFILE|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~44 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N23
dffeas \CPU|Datapath|REGFILE|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~28 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N37
dffeas \CPU|Datapath|REGFILE|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~12 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~184 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~184_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~12_q )) # (\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~28_q )))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~44_q )))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~60_q )))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~60_q ),
	.datac(!\CPU|Datapath|REGFILE|data~44_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~28_q ),
	.datag(!\CPU|Datapath|REGFILE|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~184 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~184 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CPU|Datapath|REGFILE|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \CPU|Datapath|REGFILE|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~76 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~188 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~188_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~184_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~184_combout  & 
// ((\CPU|Datapath|REGFILE|data~76_q ))) # (\CPU|Datapath|REGFILE|data~184_combout  & (\CPU|Datapath|REGFILE|data~92_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~184_combout )))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~184_combout  & ((\CPU|Datapath|REGFILE|data~108_q ))) # (\CPU|Datapath|REGFILE|data~184_combout  & (\CPU|Datapath|REGFILE|data~124_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~92_q ),
	.datab(!\CPU|Datapath|REGFILE|data~124_q ),
	.datac(!\CPU|Datapath|REGFILE|data~108_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~184_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~188 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~188 .lut_mask = 64'h000F000FFF55FF33;
defparam \CPU|Datapath|REGFILE|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N36
stratixiii_lcell_comb \CPU|Datapath|alumux|f[12]~32 (
// Equation(s):
// \CPU|Datapath|alumux|f[12]~32_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~188_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~188_combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[12]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[12]~32 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[12]~32 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|Datapath|alumux|f[12]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N12
stratixiii_lcell_comb \CPU|Datapath|alumux|f[11]~31 (
// Equation(s):
// \CPU|Datapath|alumux|f[11]~31_combout  = ( \CPU|Datapath|REGFILE|data~180_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~180_combout  & ( (\CPU|Control|WideOr18~combout  & 
// \CPU|Datapath|IR|data [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr18~combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[11]~31 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[11]~31 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|Datapath|alumux|f[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N36
stratixiii_lcell_comb \CPU|Datapath|alumux|f[10]~30 (
// Equation(s):
// \CPU|Datapath|alumux|f[10]~30_combout  = ( \CPU|Datapath|REGFILE|data~220_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~220_combout  & ( (\CPU|Datapath|IR|data [5] & 
// \CPU|Control|WideOr18~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[10]~30 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[10]~30 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|Datapath|alumux|f[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~44 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~44_sumout  = SUM(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~340_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[10]~30_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~41  ))
// \CPU|Datapath|ALU|Add0~45  = CARRY(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~340_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[10]~30_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~41  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[10]~30_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~44_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~45 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~44 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~44 .lut_mask = 64'h0000FF55000000C0;
defparam \CPU|Datapath|ALU|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~48 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~48_sumout  = SUM(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~348_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[11]~31_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~45  ))
// \CPU|Datapath|ALU|Add0~49  = CARRY(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~348_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[11]~31_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~45  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[11]~31_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~45 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~48_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~49 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~48 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~48 .lut_mask = 64'h0000FF55000000C0;
defparam \CPU|Datapath|ALU|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~52 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~52_sumout  = SUM(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~308_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[12]~32_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~49  ))
// \CPU|Datapath|ALU|Add0~53  = CARRY(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~308_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[12]~32_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~49  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[12]~32_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~49 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~52_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~53 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~52 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~52 .lut_mask = 64'h0000FF55000000C0;
defparam \CPU|Datapath|ALU|Add0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~56 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~56_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[13]~33_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~316_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~53  ))
// \CPU|Datapath|ALU|Add0~57  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[13]~33_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~316_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~53  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|alumux|f[13]~33_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~53 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~56_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~57 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~56 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~56 .lut_mask = 64'h0000FF3F000000AA;
defparam \CPU|Datapath|ALU|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~8_combout  = ( \CPU|Datapath|ALU|Add0~56_sumout  & ( (!\CPU|Datapath|ALU|Selector2~7_combout ) # (((\CPU|Datapath|ALU|Selector3~0_combout  & !\CPU|Datapath|ALU|Selector2~3_combout )) # (\CPU|Datapath|ALU|Equal0~3_combout )) ) ) 
// # ( !\CPU|Datapath|ALU|Add0~56_sumout  & ( (!\CPU|Datapath|ALU|Selector2~7_combout ) # ((\CPU|Datapath|ALU|Selector3~0_combout  & !\CPU|Datapath|ALU|Selector2~3_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|Selector2~7_combout ),
	.datab(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~3_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Add0~56_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~8 .lut_mask = 64'hBABABABABAFFBAFF;
defparam \CPU|Datapath|ALU|Selector2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N18
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~37 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~37_sumout  = SUM(( \CPU|Datapath|ALU|Selector6~6_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~34  ))
// \CPU|Datapath|ALU_IMM|Add0~38  = CARRY(( \CPU|Datapath|ALU|Selector6~6_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~34  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector6~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~37_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~41 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~41_sumout  = SUM(( \CPU|Datapath|ALU|Selector5~4_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~38  ))
// \CPU|Datapath|ALU_IMM|Add0~42  = CARRY(( \CPU|Datapath|ALU|Selector5~4_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~41_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~41 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N22
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~45 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~45_sumout  = SUM(( \CPU|Datapath|ALU|Selector4~5_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~42  ))
// \CPU|Datapath|ALU_IMM|Add0~46  = CARRY(( \CPU|Datapath|ALU|Selector4~5_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector4~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~45_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~49 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~49_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector3~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~46  ))
// \CPU|Datapath|ALU_IMM|Add0~50  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector3~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~46  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~5_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~49_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~49 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|ALU_IMM|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N26
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~53 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~53_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector2~8_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~50  ))
// \CPU|Datapath|ALU_IMM|Add0~54  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector2~8_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~53_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~49 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~49_sumout  = SUM(( \CPU|Datapath|pc|data [13] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~46  ))
// \CPU|Datapath|_plus2|Add0~50  = CARRY(( \CPU|Datapath|pc|data [13] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~49_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N24
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~49 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~49_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|_adder2|Add0~46  ))
// \CPU|Datapath|_adder2|Add0~50  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|_adder2|Add0~46  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [13]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~49_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~49 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N18
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[13]~13 (
// Equation(s):
// \CPU|Datapath|pcmux|f[13]~13_combout  = ( \CPU|Datapath|pc|data[11]~1_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~49_sumout ))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~316_combout )) ) ) ) # ( !\CPU|Datapath|pc|data[11]~1_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout ) # 
// (\CPU|Datapath|_adder|Add0~49_sumout ) ) ) ) # ( \CPU|Datapath|pc|data[11]~1_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~49_sumout ))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~316_combout )) ) ) ) # ( !\CPU|Datapath|pc|data[11]~1_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (\CPU|Datapath|pc|data[11]~3_combout  & 
// \CPU|Datapath|_adder|Add0~49_sumout ) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datac(!\CPU|Datapath|_adder2|Add0~49_sumout ),
	.datad(!\CPU|Datapath|_adder|Add0~49_sumout ),
	.datae(!\CPU|Datapath|pc|data[11]~1_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[13]~13 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[13]~13 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \CPU|Datapath|pcmux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \CPU|Datapath|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~49_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N24
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~49 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~49_sumout  = SUM(( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~46  ))
// \CPU|Datapath|_adder|Add0~50  = CARRY(( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~49_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[13]~29 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[13]~29_combout  = ( \CPU|Datapath|pc|data [13] & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & ((!\CPU|Datapath|regfilemux|f[11]~23_combout ) # ((\CPU|Datapath|MDR|data [13])))) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & 
// (\CPU|Datapath|regfilemux|f[11]~23_combout  & (\CPU|Datapath|_adder|Add0~49_sumout ))) ) ) # ( !\CPU|Datapath|pc|data [13] & ( (\CPU|Datapath|regfilemux|f[11]~23_combout  & ((!\CPU|Datapath|regfilemux|f[11]~24_combout  & ((\CPU|Datapath|MDR|data [13]))) # 
// (\CPU|Datapath|regfilemux|f[11]~24_combout  & (\CPU|Datapath|_adder|Add0~49_sumout )))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~49_sumout ),
	.datad(!\CPU|Datapath|MDR|data [13]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[13]~29 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[13]~29 .lut_mask = 64'h0123012389AB89AB;
defparam \CPU|Datapath|regfilemux|f[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[13]~30 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[13]~30_combout  = ( \CPU|Datapath|ALU_IMM|Add0~53_sumout  & ( \CPU|Datapath|regfilemux|f[13]~29_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout ) # (((\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector2~8_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout )) ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~53_sumout  & ( \CPU|Datapath|regfilemux|f[13]~29_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout ) # 
// ((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector2~8_combout )) ) ) ) # ( \CPU|Datapath|ALU_IMM|Add0~53_sumout  & ( !\CPU|Datapath|regfilemux|f[13]~29_combout  & ( ((\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector2~8_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~53_sumout  & ( !\CPU|Datapath|regfilemux|f[13]~29_combout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector2~8_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datae(!\CPU|Datapath|ALU_IMM|Add0~53_sumout ),
	.dataf(!\CPU|Datapath|regfilemux|f[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[13]~30 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[13]~30 .lut_mask = 64'h030303FFABABABFF;
defparam \CPU|Datapath|regfilemux|f[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y27_N22
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~29feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~29feeder_combout  = ( \CPU|Datapath|regfilemux|f[13]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~29feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y27_N23
dffeas \CPU|Datapath|REGFILE|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~29 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~312 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~312_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~13_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout 
//  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~29_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~45_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|REGFILE|data~61_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~29_q ),
	.datac(!\CPU|Datapath|REGFILE|data~45_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~61_q ),
	.datag(!\CPU|Datapath|REGFILE|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~312 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~312 .lut_mask = 64'h1B550A551B555F55;
defparam \CPU|Datapath|REGFILE|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~316 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~316_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~312_combout  & (((\CPU|Datapath|REGFILE|data~77_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # 
// (\CPU|Datapath|REGFILE|data~312_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~93_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~312_combout  & 
// (((\CPU|Datapath|REGFILE|data~109_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~312_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~125_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~312_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~125_q ),
	.datac(!\CPU|Datapath|REGFILE|data~109_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~93_q ),
	.datag(!\CPU|Datapath|REGFILE|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~316 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~316 .lut_mask = 64'h550A551B555F551B;
defparam \CPU|Datapath|REGFILE|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~1 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~1_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~316_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~300_combout )))) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & 
// (\CPU|Datapath|REGFILE|data~316_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~300_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~1 .lut_mask = 64'h202F202F707F707F;
defparam \CPU|Datapath|ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~5_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|ALU|Selector9~0_combout  & ( (!\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~6_combout )) # (\CPU|Control|truncate~0_combout  & 
// (((\CPU|Datapath|ALU|Equal0~6_combout  & !\CPU|Datapath|REGFILE|data~332_combout )) # (\CPU|Datapath|ALU|Equal0~4_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|ALU|Selector9~0_combout  & ( 
// (\CPU|Datapath|ALU|Equal0~6_combout  & ((!\CPU|Datapath|REGFILE|data~332_combout ) # (!\CPU|Control|truncate~0_combout ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|ALU|Selector9~0_combout  & ( 
// (\CPU|Datapath|ALU|Equal0~6_combout  & ((!\CPU|Datapath|REGFILE|data~332_combout ) # (!\CPU|Control|truncate~0_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|ALU|Selector9~0_combout  & ( 
// (\CPU|Datapath|ALU|Equal0~6_combout  & ((!\CPU|Datapath|REGFILE|data~332_combout ) # (!\CPU|Control|truncate~0_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~5 .lut_mask = 64'h545454545454545F;
defparam \CPU|Datapath|ALU|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~0_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout ) # (!\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  
// & ( \CPU|Control|truncate~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~0 .lut_mask = 64'h00FF00FF00FC00FC;
defparam \CPU|Datapath|ALU|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~7 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~7_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # 
// (\CPU|Datapath|REGFILE|data~340_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~348_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~340_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & 
// (\CPU|Datapath|REGFILE|data~348_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~308_combout  & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & 
// (((\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~340_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~348_combout ))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~308_combout  & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~340_combout )))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~348_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~308_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~7 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \CPU|Datapath|ALU|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~7_combout  = ( !\CPU|Datapath|alumux|f[2]~25_combout  & ( ((\CPU|Datapath|ALU|Equal0~5_combout  & (!\CPU|Datapath|ALU|Selector9~0_combout  & (\CPU|Datapath|ALU|ShiftRight1~7_combout  & \CPU|Datapath|ALU|Selector6~0_combout )))) 
// # (\CPU|Datapath|ALU|Selector6~5_combout ) ) ) # ( \CPU|Datapath|alumux|f[2]~25_combout  & ( ((\CPU|Datapath|ALU|Equal0~5_combout  & (!\CPU|Datapath|ALU|Selector9~0_combout  & (\CPU|Datapath|ALU|ShiftRight0~1_combout  & 
// \CPU|Datapath|ALU|Selector6~0_combout )))) # (\CPU|Datapath|ALU|Selector6~5_combout ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datab(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector6~5_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector6~0_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~7 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector6~7 .lut_mask = 64'h00FF00FF04FF04FF;
defparam \CPU|Datapath|ALU|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~3_combout  = ( !\CPU|Control|Selector2~0_combout  & ( \CPU|Datapath|alumux|f[9]~29_combout  & ( (!\CPU|Control|WideOr17~combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~332_combout )) ) ) ) # ( 
// !\CPU|Control|Selector2~0_combout  & ( !\CPU|Datapath|alumux|f[9]~29_combout  & ( (!\CPU|Control|Selector1~2_combout  & (!\CPU|Control|WideOr17~combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~332_combout ))) ) ) )

	.dataa(!\CPU|Control|Selector1~2_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datae(!\CPU|Control|Selector2~0_combout ),
	.dataf(!\CPU|Datapath|alumux|f[9]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~3 .lut_mask = 64'h00080000000C0000;
defparam \CPU|Datapath|ALU|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~1_combout  = ( \CPU|Datapath|ALU|Selector3~0_combout  & ( !\CPU|Datapath|alumux|f[2]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|Datapath|ALU|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~2_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Selector6~1_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~19_combout ) # (\CPU|Datapath|alumux|f[3]~26_combout 
// ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|Selector6~1_combout  & \CPU|Datapath|ALU|ShiftLeft0~19_combout )) ) ) ) # ( 
// \CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Selector6~1_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~21_combout ) # (\CPU|Datapath|alumux|f[3]~26_combout ))) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|Selector6~1_combout  & \CPU|Datapath|ALU|ShiftLeft0~21_combout )) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~2 .lut_mask = 64'h0022113302021313;
defparam \CPU|Datapath|ALU|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~4_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|ALU|Selector9~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~4 .lut_mask = 64'h000000000F000F00;
defparam \CPU|Datapath|ALU|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~0 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~0_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  & ( (\CPU|Datapath|alumux|f[2]~25_combout  & (((\CPU|Datapath|alumux|f[1]~21_combout ) # 
// (\CPU|Datapath|REGFILE|data~316_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  & ( (\CPU|Datapath|alumux|f[2]~25_combout  & 
// (((!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~316_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~300_combout  & ( !\CPU|Datapath|REGFILE|data~292_combout  & ( 
// (\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( 
// !\CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|REGFILE|data~316_combout  & !\CPU|Datapath|alumux|f[1]~21_combout ))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~300_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~0 .lut_mask = 64'h0200130002331333;
defparam \CPU|Datapath|ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~11 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~11_combout  = ( !\CPU|Datapath|alumux|f[2]~25_combout  & ( ((\CPU|Datapath|ALU|Selector6~4_combout  & (((\CPU|Datapath|ALU|ShiftRight0~0_combout )) # (\CPU|Datapath|ALU|ShiftRight1~7_combout )))) ) ) # ( 
// \CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|ALU|Selector6~4_combout  & (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|Selector3~0_combout  & (\CPU|Datapath|ALU|ShiftLeft0~16_combout )))) # (\CPU|Datapath|ALU|Selector6~4_combout 
//  & (((!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|ShiftLeft0~16_combout ))) # (\CPU|Datapath|ALU|ShiftRight0~0_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|ALU|Selector6~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~0_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~11 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector6~11 .lut_mask = 64'h0303000A3333333B;
defparam \CPU|Datapath|ALU|Selector6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~6_combout  = ( \CPU|Datapath|ALU|Selector6~2_combout  & ( \CPU|Datapath|ALU|Selector6~11_combout  ) ) # ( !\CPU|Datapath|ALU|Selector6~2_combout  & ( \CPU|Datapath|ALU|Selector6~11_combout  ) ) # ( 
// \CPU|Datapath|ALU|Selector6~2_combout  & ( !\CPU|Datapath|ALU|Selector6~11_combout  ) ) # ( !\CPU|Datapath|ALU|Selector6~2_combout  & ( !\CPU|Datapath|ALU|Selector6~11_combout  & ( (((\CPU|Datapath|ALU|Add0~40_sumout  & \CPU|Datapath|ALU|Equal0~3_combout 
// )) # (\CPU|Datapath|ALU|Selector6~3_combout )) # (\CPU|Datapath|ALU|Selector6~7_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Add0~40_sumout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector6~7_combout ),
	.datad(!\CPU|Datapath|ALU|Selector6~3_combout ),
	.datae(!\CPU|Datapath|ALU|Selector6~2_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~6 .lut_mask = 64'h1FFFFFFFFFFFFFFF;
defparam \CPU|Datapath|ALU|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[9]~33 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[9]~33_combout  = ( \CPU|Datapath|pc|data [9] & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & ((!\CPU|Datapath|regfilemux|f[11]~23_combout ) # ((\CPU|Datapath|MDR|data [9])))) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & 
// (\CPU|Datapath|regfilemux|f[11]~23_combout  & ((\CPU|Datapath|_adder|Add0~33_sumout )))) ) ) # ( !\CPU|Datapath|pc|data [9] & ( (\CPU|Datapath|regfilemux|f[11]~23_combout  & ((!\CPU|Datapath|regfilemux|f[11]~24_combout  & (\CPU|Datapath|MDR|data [9])) # 
// (\CPU|Datapath|regfilemux|f[11]~24_combout  & ((\CPU|Datapath|_adder|Add0~33_sumout ))))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datac(!\CPU|Datapath|MDR|data [9]),
	.datad(!\CPU|Datapath|_adder|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[9]~33 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[9]~33 .lut_mask = 64'h021302138A9B8A9B;
defparam \CPU|Datapath|regfilemux|f[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N0
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[9]~34 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[9]~34_combout  = ( \CPU|Datapath|ALU|Selector6~6_combout  & ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( (((!\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|regfilemux|f[9]~33_combout )) # 
// (\CPU|Datapath|ALU_IMM|Add0~37_sumout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~6_combout  & ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( ((!\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// \CPU|Datapath|regfilemux|f[9]~33_combout )) # (\CPU|Datapath|ALU_IMM|Add0~37_sumout ) ) ) ) # ( \CPU|Datapath|ALU|Selector6~6_combout  & ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( ((!\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// \CPU|Datapath|regfilemux|f[9]~33_combout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~6_combout  & ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// \CPU|Datapath|regfilemux|f[9]~33_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~37_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[9]~33_combout ),
	.datae(!\CPU|Datapath|ALU|Selector6~6_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[9]~34 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[9]~34 .lut_mask = 64'h00AA33BB0FAF3FBF;
defparam \CPU|Datapath|regfilemux|f[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N13
dffeas \CPU|Datapath|REGFILE|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~121 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~121 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~328 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~328_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~9_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & 
// (((\CPU|Datapath|REGFILE|data~25_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~41_q  & (!\CPU|Datapath|storemux|f[2]~0_combout 
// ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~57_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~57_q ),
	.datab(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~41_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~25_q ),
	.datag(!\CPU|Datapath|REGFILE|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~328 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~328 .lut_mask = 64'h0C331D333F331D33;
defparam \CPU|Datapath|REGFILE|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~332 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~332_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~328_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~328_combout  & (\CPU|Datapath|REGFILE|data~73_q )) # (\CPU|Datapath|REGFILE|data~328_combout  & ((\CPU|Datapath|REGFILE|data~89_q )))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~328_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~328_combout  & (((\CPU|Datapath|REGFILE|data~105_q )))) # 
// (\CPU|Datapath|REGFILE|data~328_combout  & (\CPU|Datapath|REGFILE|data~121_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~121_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~105_q ),
	.datad(!\CPU|Datapath|REGFILE|data~328_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~89_q ),
	.datag(!\CPU|Datapath|REGFILE|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~332 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~332 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \CPU|Datapath|REGFILE|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~25 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~25_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~348_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~340_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~348_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout 
// ) # (\CPU|Datapath|REGFILE|data~340_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~308_combout  & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~348_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~340_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// !\CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~348_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & 
// (((\CPU|Datapath|REGFILE|data~340_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~308_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~25 .lut_mask = 64'h0344CF440377CF77;
defparam \CPU|Datapath|ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~26 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~26_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~25_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~0_combout  & \CPU|Control|truncate~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~26 .lut_mask = 64'h00000000000F000F;
defparam \CPU|Datapath|ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~3_combout  = ( \CPU|Datapath|ALU|Equal0~6_combout  & ( (!\CPU|Control|truncate~0_combout ) # (!\CPU|Datapath|REGFILE|data~308_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~3 .lut_mask = 64'h00000000FFCCFFCC;
defparam \CPU|Datapath|ALU|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~1_combout  = ( \CPU|Datapath|alumux|f[12]~32_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & \CPU|Datapath|REGFILE|data~308_combout )) ) ) # ( !\CPU|Datapath|alumux|f[12]~32_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & (!\CPU|Control|Selector1~2_combout  & \CPU|Datapath|REGFILE|data~308_combout ))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Control|Selector1~2_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[12]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~1 .lut_mask = 64'h0080008000880088;
defparam \CPU|Datapath|ALU|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~6_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & !\CPU|Datapath|ALU|Selector14~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~6 .lut_mask = 64'h000000000F000F00;
defparam \CPU|Datapath|ALU|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~2 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~2_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~316_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~300_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// \CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~316_combout  & (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~300_combout 
// ) # (\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~308_combout  & ( !\CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~316_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~300_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// !\CPU|Datapath|REGFILE|data~292_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~316_combout  & (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout 
//  & \CPU|Datapath|REGFILE|data~300_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~308_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~2 .lut_mask = 64'h0434C4F40737C7F7;
defparam \CPU|Datapath|ALU|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~2_combout  = ( \CPU|Datapath|ALU|Equal0~5_combout  & ( \CPU|Datapath|ALU|Selector14~3_combout  ) ) # ( !\CPU|Datapath|ALU|Equal0~5_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & \CPU|Datapath|ALU|Selector14~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~2 .lut_mask = 64'h000F000F00FF00FF;
defparam \CPU|Datapath|ALU|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~4_combout  = ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( \CPU|Datapath|ALU|Selector3~2_combout  & ( (!\CPU|Datapath|ALU|Selector3~3_combout  & !\CPU|Control|truncate~0_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( \CPU|Datapath|ALU|Selector3~2_combout  & ( (!\CPU|Datapath|ALU|Selector3~3_combout  & ((!\CPU|Control|truncate~0_combout ) # ((!\CPU|Datapath|ALU|Selector3~1_combout  & !\CPU|Datapath|ALU|Selector4~6_combout 
// )))) ) ) ) # ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( !\CPU|Datapath|ALU|Selector3~2_combout  & ( (!\CPU|Datapath|ALU|Selector3~3_combout  & ((!\CPU|Control|truncate~0_combout ) # ((!\CPU|Datapath|ALU|Selector3~1_combout  & 
// !\CPU|Datapath|ALU|Selector4~6_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( !\CPU|Datapath|ALU|Selector3~2_combout  & ( (!\CPU|Datapath|ALU|Selector3~3_combout  & ((!\CPU|Control|truncate~0_combout ) # 
// ((!\CPU|Datapath|ALU|Selector3~1_combout  & !\CPU|Datapath|ALU|Selector4~6_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector3~3_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector3~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector4~6_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~4 .lut_mask = 64'hA888A888A8888888;
defparam \CPU|Datapath|ALU|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~20 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~20_combout  = ( \CPU|Datapath|alumux|f[1]~21_combout  & ( \CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~364_combout  & !\CPU|Datapath|alumux|f[3]~26_combout )) 
// ) ) ) # ( !\CPU|Datapath|alumux|f[1]~21_combout  & ( \CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~132_combout  & \CPU|Datapath|alumux|f[3]~26_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[3]~26_combout ))) ) ) ) # ( \CPU|Datapath|alumux|f[1]~21_combout  & ( !\CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~364_combout  & !\CPU|Datapath|alumux|f[3]~26_combout )) ) ) ) # ( !\CPU|Datapath|alumux|f[1]~21_combout  & ( !\CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Datapath|REGFILE|data~132_combout  & 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|alumux|f[3]~26_combout )) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datae(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~20 .lut_mask = 64'h0044030033440300;
defparam \CPU|Datapath|ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~15 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~15_combout  = ( \CPU|Datapath|REGFILE|data~380_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # ((!\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~268_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~252_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~380_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~268_combout  & ((\CPU|Datapath|alumux|f[1]~21_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (((!\CPU|Datapath|alumux|f[1]~21_combout ) # 
// (\CPU|Datapath|REGFILE|data~252_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~380_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (((!\CPU|Datapath|alumux|f[1]~21_combout )) # 
// (\CPU|Datapath|REGFILE|data~268_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~252_combout  & \CPU|Datapath|alumux|f[1]~21_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~380_combout  & ( 
// !\CPU|Datapath|REGFILE|data~260_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~268_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~252_combout 
// ))))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~380_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~15 .lut_mask = 64'h0053F0530F53FF53;
defparam \CPU|Datapath|ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~27 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~27_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~15_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|alumux|f[3]~26_combout )) # 
// (\CPU|Datapath|alumux|f[2]~25_combout  & (((!\CPU|Datapath|alumux|f[3]~26_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~20_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( 
// \CPU|Datapath|ALU|ShiftLeft0~15_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|alumux|f[3]~26_combout )) # (\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~20_combout ))) ) ) ) # ( 
// \CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~15_combout  & ( (\CPU|Datapath|alumux|f[2]~25_combout  & (((!\CPU|Datapath|alumux|f[3]~26_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|ALU|ShiftLeft0~20_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~15_combout  & ( (\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|ALU|ShiftLeft0~20_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~20_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~27 .lut_mask = 64'h0303230347476747;
defparam \CPU|Datapath|ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~5_combout  = ( \CPU|Datapath|ALU|Add0~52_sumout  & ( \CPU|Datapath|ALU|ShiftLeft0~27_combout  & ( ((!\CPU|Datapath|ALU|Selector3~4_combout ) # (\CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector3~0_combout ) ) 
// ) ) # ( !\CPU|Datapath|ALU|Add0~52_sumout  & ( \CPU|Datapath|ALU|ShiftLeft0~27_combout  & ( (!\CPU|Datapath|ALU|Selector3~4_combout ) # (\CPU|Datapath|ALU|Selector3~0_combout ) ) ) ) # ( \CPU|Datapath|ALU|Add0~52_sumout  & ( 
// !\CPU|Datapath|ALU|ShiftLeft0~27_combout  & ( ((!\CPU|Datapath|ALU|Selector3~4_combout ) # ((\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|ShiftLeft0~26_combout ))) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Add0~52_sumout  & ( !\CPU|Datapath|ALU|ShiftLeft0~27_combout  & ( (!\CPU|Datapath|ALU|Selector3~4_combout ) # ((\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|ShiftLeft0~26_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~26_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~4_combout ),
	.datae(!\CPU|Datapath|ALU|Add0~52_sumout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~5 .lut_mask = 64'hFF05FF37FF55FF77;
defparam \CPU|Datapath|ALU|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[12]~28 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[12]~28_combout  = ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( \CPU|Datapath|ALU_IMM|Add0~49_sumout  ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( \CPU|Datapath|ALU_IMM|Add0~49_sumout  & ( 
// (!\CPU|Datapath|regfilemux|f[9]~13_combout  & (!\CPU|Datapath|regfilemux|f[11]~8_combout  & (\CPU|Datapath|regfilemux|f[12]~27_combout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout  & (((!\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// \CPU|Datapath|regfilemux|f[12]~27_combout )) # (\CPU|Datapath|ALU|Selector3~5_combout ))) ) ) ) # ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~49_sumout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// (!\CPU|Datapath|regfilemux|f[11]~8_combout  & (\CPU|Datapath|regfilemux|f[12]~27_combout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout  & (((!\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|regfilemux|f[12]~27_combout )) # 
// (\CPU|Datapath|ALU|Selector3~5_combout ))) ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~49_sumout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & (!\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// (\CPU|Datapath|regfilemux|f[12]~27_combout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout  & (((!\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|regfilemux|f[12]~27_combout )) # (\CPU|Datapath|ALU|Selector3~5_combout ))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[12]~27_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~5_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[12]~28 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[12]~28 .lut_mask = 64'h0C5D0C5D0C5DFFFF;
defparam \CPU|Datapath|regfilemux|f[12]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N33
dffeas \CPU|Datapath|REGFILE|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~92 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~304 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~304_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~12_q )) # (\CPU|Datapath|storemux|f[0]~2_combout  & 
// ((\CPU|Datapath|REGFILE|data~28_q )))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~44_q )))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~60_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|storemux|f[0]~2_combout 
// ))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~60_q ),
	.datac(!\CPU|Datapath|REGFILE|data~44_q ),
	.datad(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~28_q ),
	.datag(!\CPU|Datapath|REGFILE|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~304 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~304 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CPU|Datapath|REGFILE|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~308 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~308_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~304_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~304_combout  & (((\CPU|Datapath|REGFILE|data~76_q )))) # (\CPU|Datapath|REGFILE|data~304_combout  & (\CPU|Datapath|REGFILE|data~92_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~304_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~304_combout  & (\CPU|Datapath|REGFILE|data~108_q )) # 
// (\CPU|Datapath|REGFILE|data~304_combout  & ((\CPU|Datapath|REGFILE|data~124_q )))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~92_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~108_q ),
	.datad(!\CPU|Datapath|REGFILE|data~304_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~124_q ),
	.datag(!\CPU|Datapath|REGFILE|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~308 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~308 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \CPU|Datapath|REGFILE|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N18
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[12]~12 (
// Equation(s):
// \CPU|Datapath|pcmux|f[12]~12_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (((!\CPU|Datapath|pc|data[11]~3_combout ) # 
// (\CPU|Datapath|_adder|Add0~45_sumout )))) # (\CPU|Datapath|pc|data[11]~1_combout  & (((\CPU|Datapath|pc|data[11]~3_combout )) # (\CPU|Datapath|_adder2|Add0~45_sumout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// \CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (((!\CPU|Datapath|pc|data[11]~3_combout ) # (\CPU|Datapath|_adder|Add0~45_sumout )))) # (\CPU|Datapath|pc|data[11]~1_combout  & 
// (\CPU|Datapath|_adder2|Add0~45_sumout  & (!\CPU|Datapath|pc|data[11]~3_combout ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~308_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & 
// (((\CPU|Datapath|pc|data[11]~3_combout  & \CPU|Datapath|_adder|Add0~45_sumout )))) # (\CPU|Datapath|pc|data[11]~1_combout  & (((\CPU|Datapath|pc|data[11]~3_combout )) # (\CPU|Datapath|_adder2|Add0~45_sumout ))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~308_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (((\CPU|Datapath|pc|data[11]~3_combout  & \CPU|Datapath|_adder|Add0~45_sumout )))) # 
// (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~45_sumout  & (!\CPU|Datapath|pc|data[11]~3_combout ))) ) ) )

	.dataa(!\CPU|Datapath|_adder2|Add0~45_sumout ),
	.datab(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datac(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~45_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~308_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[12]~12 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[12]~12 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \CPU|Datapath|pcmux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N23
dffeas \CPU|Datapath|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~45_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N22
stratixiii_lcell_comb \CPU|Datapath|marmux|f[12]~23 (
// Equation(s):
// \CPU|Datapath|marmux|f[12]~23_combout  = ( \CPU|Datapath|marmux|Equal0~0_combout  & ( \CPU|Datapath|ALU|Selector3~5_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout ) # (\CPU|Datapath|pc|data [12]) ) ) ) # ( !\CPU|Datapath|marmux|Equal0~0_combout  & ( 
// \CPU|Datapath|ALU|Selector3~5_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|MDR|data [12])) ) ) ) # ( 
// \CPU|Datapath|marmux|Equal0~0_combout  & ( !\CPU|Datapath|ALU|Selector3~5_combout  & ( (\CPU|Datapath|MAR|data[14]~0_combout  & \CPU|Datapath|pc|data [12]) ) ) ) # ( !\CPU|Datapath|marmux|Equal0~0_combout  & ( !\CPU|Datapath|ALU|Selector3~5_combout  & ( 
// (!\CPU|Datapath|MAR|data[14]~0_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|MDR|data [12])) ) ) )

	.dataa(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.datab(!\CPU|Datapath|MDR|data [12]),
	.datac(!\CPU|Datapath|pc|data [12]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ),
	.datae(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[12]~23 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[12]~23 .lut_mask = 64'h11BB050511BBAFAF;
defparam \CPU|Datapath|marmux|f[12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \CPU|Datapath|MAR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
stratixiii_io_ibuf \pmem_rdata[12]~input (
	.i(pmem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[12]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[12]~input .bus_hold = "false";
defparam \pmem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N63
stratixiii_io_ibuf \pmem_rdata[13]~input (
	.i(pmem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[13]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[13]~input .bus_hold = "false";
defparam \pmem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y51_N94
stratixiii_io_ibuf \pmem_rdata[14]~input (
	.i(pmem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[14]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[14]~input .bus_hold = "false";
defparam \pmem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N32
stratixiii_io_ibuf \pmem_rdata[15]~input (
	.i(pmem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[15]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[15]~input .bus_hold = "false";
defparam \pmem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y31_N94
stratixiii_io_ibuf \pmem_rdata[28]~input (
	.i(pmem_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[28]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[28]~input .bus_hold = "false";
defparam \pmem_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N32
stratixiii_io_ibuf \pmem_rdata[29]~input (
	.i(pmem_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[29]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[29]~input .bus_hold = "false";
defparam \pmem_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y51_N94
stratixiii_io_ibuf \pmem_rdata[30]~input (
	.i(pmem_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[30]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[30]~input .bus_hold = "false";
defparam \pmem_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y51_N32
stratixiii_io_ibuf \pmem_rdata[31]~input (
	.i(pmem_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[31]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[31]~input .bus_hold = "false";
defparam \pmem_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N1
stratixiii_io_ibuf \pmem_rdata[44]~input (
	.i(pmem_rdata[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[44]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[44]~input .bus_hold = "false";
defparam \pmem_rdata[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N94
stratixiii_io_ibuf \pmem_rdata[45]~input (
	.i(pmem_rdata[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[45]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[45]~input .bus_hold = "false";
defparam \pmem_rdata[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y31_N63
stratixiii_io_ibuf \pmem_rdata[46]~input (
	.i(pmem_rdata[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[46]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[46]~input .bus_hold = "false";
defparam \pmem_rdata[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N32
stratixiii_io_ibuf \pmem_rdata[47]~input (
	.i(pmem_rdata[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[47]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[47]~input .bus_hold = "false";
defparam \pmem_rdata[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N63
stratixiii_io_ibuf \pmem_rdata[59]~input (
	.i(pmem_rdata[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[59]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[59]~input .bus_hold = "false";
defparam \pmem_rdata[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
stratixiii_io_ibuf \pmem_rdata[60]~input (
	.i(pmem_rdata[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[60]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[60]~input .bus_hold = "false";
defparam \pmem_rdata[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N94
stratixiii_io_ibuf \pmem_rdata[61]~input (
	.i(pmem_rdata[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[61]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[61]~input .bus_hold = "false";
defparam \pmem_rdata[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N32
stratixiii_io_ibuf \pmem_rdata[62]~input (
	.i(pmem_rdata[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[62]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[62]~input .bus_hold = "false";
defparam \pmem_rdata[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
stratixiii_io_ibuf \pmem_rdata[63]~input (
	.i(pmem_rdata[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[63]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[63]~input .bus_hold = "false";
defparam \pmem_rdata[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N32
stratixiii_io_ibuf \pmem_rdata[76]~input (
	.i(pmem_rdata[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[76]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[76]~input .bus_hold = "false";
defparam \pmem_rdata[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N32
stratixiii_io_ibuf \pmem_rdata[77]~input (
	.i(pmem_rdata[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[77]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[77]~input .bus_hold = "false";
defparam \pmem_rdata[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y51_N32
stratixiii_io_ibuf \pmem_rdata[78]~input (
	.i(pmem_rdata[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[78]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[78]~input .bus_hold = "false";
defparam \pmem_rdata[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N63
stratixiii_io_ibuf \pmem_rdata[79]~input (
	.i(pmem_rdata[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[79]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[79]~input .bus_hold = "false";
defparam \pmem_rdata[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
stratixiii_io_ibuf \pmem_rdata[92]~input (
	.i(pmem_rdata[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[92]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[92]~input .bus_hold = "false";
defparam \pmem_rdata[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N1
stratixiii_io_ibuf \pmem_rdata[93]~input (
	.i(pmem_rdata[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[93]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[93]~input .bus_hold = "false";
defparam \pmem_rdata[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y51_N1
stratixiii_io_ibuf \pmem_rdata[94]~input (
	.i(pmem_rdata[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[94]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[94]~input .bus_hold = "false";
defparam \pmem_rdata[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N1
stratixiii_io_ibuf \pmem_rdata[95]~input (
	.i(pmem_rdata[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[95]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[95]~input .bus_hold = "false";
defparam \pmem_rdata[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N63
stratixiii_io_ibuf \pmem_rdata[108]~input (
	.i(pmem_rdata[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[108]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[108]~input .bus_hold = "false";
defparam \pmem_rdata[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N63
stratixiii_io_ibuf \pmem_rdata[109]~input (
	.i(pmem_rdata[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[109]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[109]~input .bus_hold = "false";
defparam \pmem_rdata[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y51_N63
stratixiii_io_ibuf \pmem_rdata[110]~input (
	.i(pmem_rdata[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[110]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[110]~input .bus_hold = "false";
defparam \pmem_rdata[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N63
stratixiii_io_ibuf \pmem_rdata[111]~input (
	.i(pmem_rdata[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[111]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[111]~input .bus_hold = "false";
defparam \pmem_rdata[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X23_Y28_N0
stratixiii_ram_block \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\CPU|Control|WideOr0~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pmem_rdata[111]~input_o ,\pmem_rdata[110]~input_o ,\pmem_rdata[109]~input_o ,\pmem_rdata[108]~input_o ,\pmem_rdata[95]~input_o ,\pmem_rdata[94]~input_o ,\pmem_rdata[93]~input_o ,\pmem_rdata[92]~input_o ,\pmem_rdata[79]~input_o ,
\pmem_rdata[78]~input_o ,\pmem_rdata[77]~input_o ,\pmem_rdata[76]~input_o ,\pmem_rdata[63]~input_o ,\pmem_rdata[62]~input_o ,\pmem_rdata[61]~input_o ,\pmem_rdata[60]~input_o ,\pmem_rdata[59]~input_o ,\pmem_rdata[47]~input_o ,\pmem_rdata[46]~input_o ,
\pmem_rdata[45]~input_o ,\pmem_rdata[44]~input_o ,\pmem_rdata[31]~input_o ,\pmem_rdata[30]~input_o ,\pmem_rdata[29]~input_o ,\pmem_rdata[28]~input_o ,\pmem_rdata[15]~input_o ,\pmem_rdata[14]~input_o ,\pmem_rdata[13]~input_o ,\pmem_rdata[12]~input_o }),
	.portaaddr({\CPU|Datapath|MAR|data [6],\CPU|Datapath|MAR|data [5],\CPU|Datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU|Datapath|marmux|f[6]~15_combout ,\CPU|Datapath|marmux|f[5]~13_combout ,\CPU|Datapath|marmux|f[4]~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .clock_duty_cycle_dependence = "on";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .init_file = "db/mp2.ram0_Array_471734f.hdl.mif";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:CACHE|cache_datapath:CACHE_DATAPATH|Array:data_array1|altsyncram:data_rtl_0|altsyncram_54o1:auto_generated|ALTSYNCRAM";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[131] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[62]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [131]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[131] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [132]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[132] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [132] & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a62 )) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [131]))))) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [132] & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [131]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a62 ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [131]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [132]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~4 .lut_mask = 64'h00F000F020702070;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[228] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~15_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [100] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228] & ( (!\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a46 )) # (\CPU|Datapath|MAR|data [3] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a110 ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [100] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a110  & \CPU|Datapath|MAR|data [3]) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [100] & ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a46  & !\CPU|Datapath|MAR|data [3]) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a46 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a110 ),
	.datac(gnd),
	.datad(!\CPU|Datapath|MAR|data [3]),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [100]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~15 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~15 .lut_mask = 64'h0000550000335533;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[227] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[110]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [227]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[227] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[227] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[46]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux9~16 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout  = ( !\CPU|Datapath|MAR|data [3] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [100] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [99])) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~15_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [99]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [227])) # (\CACHE|CACHE_DATAPATH|datamux|Mux9~15_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [227]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [100]),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux9~15_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [228]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [227]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [99]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~16 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~16 .lut_mask = 64'h3B3B33F30F0F00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux9~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~5_combout  = ( \CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux1~4_combout  & ((!\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ) # 
// (\CPU|Datapath|MAR|data [0]))) ) ) ) # ( \CPU|Datapath|MAR|data [1] & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux1~4_combout  & ((!\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ) # (\CPU|Datapath|MAR|data 
// [0]))) ) ) ) # ( !\CPU|Datapath|MAR|data [1] & ( !\CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout  ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux1~4_combout ),
	.datac(!\CPU|Datapath|MAR|data [0]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux9~11_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux9~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~5 .lut_mask = 64'hFFFFCC0C0000CC0C;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [68] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a30 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [67]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [68] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [67] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [67]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [68]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~1 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [36] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a14 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [35]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [36] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [35] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a14 ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [35]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~2 .lut_mask = 64'h00FF00FF303F303F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder_combout  = ( \pmem_rdata[94]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[94]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [195]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[195] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[164] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [196]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[196] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~0_combout  = ( \CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [196] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a94 ) ) ) ) # ( !\CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a78  
// ) ) ) # ( \CPU|Datapath|MAR|data [1] & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [196] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a94 ) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a78 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [196]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a94 ),
	.datad(gnd),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~0 .lut_mask = 64'h0000030355550303;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[163] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[78]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [163]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[163] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[163] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [163])) # (\CACHE|CACHE_DATAPATH|datamux|Mux1~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [163]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [195] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [196])) # (\CACHE|CACHE_DATAPATH|datamux|Mux1~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [195]))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [195]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [164]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [196]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux1~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [163]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~6 .lut_mask = 64'h0C0F5055FF0FFF55;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux1~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout  = ( \CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout  ) ) # ( !\CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux1~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux1~2_combout ))) ) ) ) # ( !\CPU|Datapath|MAR|data [3] & ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux1~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux1~2_combout ))) ) 
// ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux1~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux1~2_combout ),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~3 .lut_mask = 64'h553300005533FFFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[14]~13 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout  = ( \CPU|Datapath|MAR|data [2] & ( \CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux1~5_combout ) ) ) ) # ( 
// !\CPU|Datapath|MAR|data [2] & ( \CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout  & ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  ) ) ) # ( \CPU|Datapath|MAR|data [2] & ( !\CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout  & ( 
// (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux1~5_combout ) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux1~5_combout ),
	.datae(!\CPU|Datapath|MAR|data [2]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[14]~13 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[14]~13 .lut_mask = 64'h0000550055555500;
defparam \CACHE|CACHE_DATAPATH|datamux|out[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N26
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~53 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~53_sumout  = SUM(( \CPU|Datapath|pc|data [14] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~50  ))
// \CPU|Datapath|_plus2|Add0~54  = CARRY(( \CPU|Datapath|pc|data [14] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~53_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N26
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~53 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~53_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|_adder2|Add0~50  ))
// \CPU|Datapath|_adder2|Add0~54  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|_adder2|Add0~50  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(!\CPU|Datapath|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~53_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~53 .lut_mask = 64'h0000F0F000003333;
defparam \CPU|Datapath|_adder2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N26
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~53 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~53_sumout  = SUM(( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~50  ))
// \CPU|Datapath|_adder|Add0~54  = CARRY(( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~53_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N36
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[14]~14 (
// Equation(s):
// \CPU|Datapath|pcmux|f[14]~14_combout  = ( \CPU|Datapath|_adder|Add0~53_sumout  & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout ) # (\CPU|Datapath|REGFILE|data~300_combout ) ) ) ) # ( !\CPU|Datapath|_adder|Add0~53_sumout  
// & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (\CPU|Datapath|pc|data[11]~1_combout  & \CPU|Datapath|REGFILE|data~300_combout ) ) ) ) # ( \CPU|Datapath|_adder|Add0~53_sumout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( 
// (!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~53_sumout )) ) ) ) # ( !\CPU|Datapath|_adder|Add0~53_sumout  & ( 
// !\CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~53_sumout )) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datac(!\CPU|Datapath|_adder2|Add0~53_sumout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ),
	.datae(!\CPU|Datapath|_adder|Add0~53_sumout ),
	.dataf(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[14]~14 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[14]~14 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \CPU|Datapath|pcmux|f[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N27
dffeas \CPU|Datapath|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~53_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N0
stratixiii_lcell_comb \CPU|Datapath|marmux|f[14]~25 (
// Equation(s):
// \CPU|Datapath|marmux|f[14]~25_combout  = ( \CPU|Datapath|pc|data [14] & ( \CPU|Datapath|ALU|Selector1~7_combout  & ( ((!\CPU|Datapath|MAR|data[14]~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout )) # (\CPU|Datapath|MAR|data[14]~0_combout  & 
// ((\CPU|Datapath|MDR|data [14])))) # (\CPU|Datapath|marmux|Equal0~0_combout ) ) ) ) # ( !\CPU|Datapath|pc|data [14] & ( \CPU|Datapath|ALU|Selector1~7_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & (((\CPU|Datapath|marmux|Equal0~0_combout )) # 
// (\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (((!\CPU|Datapath|marmux|Equal0~0_combout  & \CPU|Datapath|MDR|data [14])))) ) ) ) # ( \CPU|Datapath|pc|data [14] & ( !\CPU|Datapath|ALU|Selector1~7_combout  
// & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout  & (!\CPU|Datapath|marmux|Equal0~0_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (((\CPU|Datapath|MDR|data [14]) # 
// (\CPU|Datapath|marmux|Equal0~0_combout )))) ) ) ) # ( !\CPU|Datapath|pc|data [14] & ( !\CPU|Datapath|ALU|Selector1~7_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout  & ((!\CPU|Datapath|MAR|data[14]~0_combout  & 
// (\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout )) # (\CPU|Datapath|MAR|data[14]~0_combout  & ((\CPU|Datapath|MDR|data [14]))))) ) ) )

	.dataa(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ),
	.datac(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datad(!\CPU|Datapath|MDR|data [14]),
	.datae(!\CPU|Datapath|pc|data [14]),
	.dataf(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[14]~25 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[14]~25 .lut_mask = 64'h207025752A7A2F7F;
defparam \CPU|Datapath|marmux|f[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \CPU|Datapath|MAR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[14]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~57 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~57_sumout  = SUM(( \CPU|Datapath|pc|data [15] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N28
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~57 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~57_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [15] ) + ( \CPU|Datapath|_adder2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [15]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N28
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~57 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~57_sumout  = SUM(( \CPU|Datapath|pc|data [15] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a15  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [38] & !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [37]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a15  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [37] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [38]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [38]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [37]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~2 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [69] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [70] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [69]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [70] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a31 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [70]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [69]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~1 .lut_mask = 64'h05F505F500FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[197] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[95]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [197]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[197] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[197] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [198]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[198] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [166]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[166] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [166] & ( (!\CPU|Datapath|MAR|data [1] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a79 )))) # (\CPU|Datapath|MAR|data [1] 
// & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a95  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [198])))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [166] & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a95  & (\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [198])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a95 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a79 ),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [198]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [166]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~0 .lut_mask = 64'h0005000530353035;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[165] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[79]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [165]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[165] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[165] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [165] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [166])) # (\CACHE|CACHE_DATAPATH|datamux|Mux0~0_combout )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [165])))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [197] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [198]))) # (\CACHE|CACHE_DATAPATH|datamux|Mux0~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [197])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [197]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [198]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux0~0_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [166]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [165]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~6 .lut_mask = 64'h0FAF31BB05AF31BB;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~3_combout  = ( \CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux0~6_combout  ) ) # ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux0~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux0~2_combout )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux0~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux0~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux0~6_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~3 .lut_mask = 64'h353500FF353500FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [230]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[230] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[47]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~11_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [102] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [101]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [102] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a47 ))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [101]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [230] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a111 ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [230]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a111 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [101]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [102]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a47 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~11 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~11 .lut_mask = 64'h00FF02020A5F0202;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [134]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[134] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[133] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[63]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [133]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [133] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [134] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [133]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [134] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a63 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [134]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a63 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [133]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~7 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  & ( (!\CPU|Datapath|MAR|data [0]) # ((!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~7_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~7_combout ) ) )

	.dataa(!\CPU|Datapath|MAR|data [0]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~4 .lut_mask = 64'h0C0C0C0CAEAEAEAE;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[229] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[111]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [229]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[229] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[229] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux8~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux8~10_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [229]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [230] & (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [229])) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [230]),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [229]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~10 .lut_mask = 64'h000C000C000F000F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux0~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux0~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux8~10_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux0~4_combout  & \CPU|Datapath|MAR|data [1]) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux8~10_combout  & ( 
// (!\CPU|Datapath|MAR|data [1] & (!\CACHE|CACHE_DATAPATH|datamux|Mux8~11_combout )) # (\CPU|Datapath|MAR|data [1] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux0~4_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux8~11_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux0~4_combout ),
	.datad(!\CPU|Datapath|MAR|data [1]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~5 .lut_mask = 64'hAAF0AAF000F000F0;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[15]~14 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux0~5_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & (!\CPU|Datapath|MAR|data [2] & \CACHE|CACHE_DATAPATH|datamux|Mux0~3_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux0~5_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux0~3_combout ) # (\CPU|Datapath|MAR|data [2]))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datac(!\CPU|Datapath|MAR|data [2]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux0~3_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[15]~14 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[15]~14 .lut_mask = 64'h0333033300300030;
defparam \CACHE|CACHE_DATAPATH|datamux|out[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[15]~15 (
// Equation(s):
// \CPU|Datapath|pcmux|f[15]~15_combout  = ( \CPU|Datapath|_adder|Add0~57_sumout  & ( \CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout ) # ((!\CPU|Datapath|pc|data[11]~3_combout  & 
// ((\CPU|Datapath|_adder2|Add0~57_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~292_combout ))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~57_sumout  & ( \CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout  & ( 
// (!\CPU|Datapath|pc|data[11]~1_combout  & (!\CPU|Datapath|pc|data[11]~3_combout )) # (\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~57_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & 
// (\CPU|Datapath|REGFILE|data~292_combout )))) ) ) ) # ( \CPU|Datapath|_adder|Add0~57_sumout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|pc|data[11]~3_combout )) # 
// (\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~57_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~292_combout )))) ) ) ) # ( 
// !\CPU|Datapath|_adder|Add0~57_sumout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout  & ( (\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~57_sumout ))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~292_combout )))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datab(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|_adder2|Add0~57_sumout ),
	.datae(!\CPU|Datapath|_adder|Add0~57_sumout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[15]~15 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[15]~15 .lut_mask = 64'h0145236789CDABEF;
defparam \CPU|Datapath|pcmux|f[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N29
dffeas \CPU|Datapath|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~57_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|marmux|f[15]~26 (
// Equation(s):
// \CPU|Datapath|marmux|f[15]~26_combout  = ( \CPU|Datapath|MAR|data[14]~0_combout  & ( \CPU|Datapath|ALU|Selector0~3_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout  & (\CPU|Datapath|MDR|data [15])) # (\CPU|Datapath|marmux|Equal0~0_combout  & 
// ((\CPU|Datapath|pc|data [15]))) ) ) ) # ( !\CPU|Datapath|MAR|data[14]~0_combout  & ( \CPU|Datapath|ALU|Selector0~3_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ) # (\CPU|Datapath|marmux|Equal0~0_combout ) ) ) ) # ( 
// \CPU|Datapath|MAR|data[14]~0_combout  & ( !\CPU|Datapath|ALU|Selector0~3_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout  & (\CPU|Datapath|MDR|data [15])) # (\CPU|Datapath|marmux|Equal0~0_combout  & ((\CPU|Datapath|pc|data [15]))) ) ) ) # ( 
// !\CPU|Datapath|MAR|data[14]~0_combout  & ( !\CPU|Datapath|ALU|Selector0~3_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout  & \CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ) ) ) )

	.dataa(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datab(!\CPU|Datapath|MDR|data [15]),
	.datac(!\CPU|Datapath|pc|data [15]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ),
	.datae(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[15]~26 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[15]~26 .lut_mask = 64'h00AA272755FF2727;
defparam \CPU|Datapath|marmux|f[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N21
dffeas \CPU|Datapath|MAR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[15]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X23_Y26_N0
stratixiii_ram_block \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\CPU|Control|WideOr0~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|Datapath|MAR|data [15],\CPU|Datapath|MAR|data [14],\CPU|Datapath|MAR|data [13],\CPU|Datapath|MAR|data [12],\CPU|Datapath|MAR|data [11],\CPU|Datapath|MAR|data [10],\CPU|Datapath|MAR|data [9],\CPU|Datapath|MAR|data [8],\CPU|Datapath|MAR|data [7],\pmem_rdata[122]~input_o ,
\pmem_rdata[121]~input_o ,\pmem_rdata[120]~input_o ,\pmem_rdata[114]~input_o ,\pmem_rdata[113]~input_o ,\pmem_rdata[112]~input_o ,\pmem_rdata[98]~input_o ,\pmem_rdata[97]~input_o ,\pmem_rdata[96]~input_o ,\pmem_rdata[82]~input_o ,\pmem_rdata[81]~input_o ,
\pmem_rdata[80]~input_o ,\pmem_rdata[66]~input_o ,\pmem_rdata[65]~input_o ,\pmem_rdata[64]~input_o ,\pmem_rdata[50]~input_o ,\pmem_rdata[49]~input_o ,\pmem_rdata[48]~input_o ,\pmem_rdata[34]~input_o ,\pmem_rdata[33]~input_o ,\pmem_rdata[32]~input_o ,
\pmem_rdata[18]~input_o ,\pmem_rdata[17]~input_o ,\pmem_rdata[16]~input_o ,\pmem_rdata[2]~input_o ,\pmem_rdata[1]~input_o ,\pmem_rdata[0]~input_o }),
	.portaaddr({\CPU|Datapath|MAR|data [6],\CPU|Datapath|MAR|data [5],\CPU|Datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU|Datapath|marmux|f[6]~15_combout ,\CPU|Datapath|marmux|f[5]~13_combout ,\CPU|Datapath|marmux|f[4]~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_Array_471734f.hdl.mif";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:CACHE|cache_datapath:CACHE_DATAPATH|Array:data_array1|altsyncram:data_rtl_0|altsyncram_54o1:auto_generated|ALTSYNCRAM";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[251] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[122]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [251]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[251] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[251] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [251]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [252] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [251]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [252] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a122 )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [252]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a122 ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [251]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~5 .lut_mask = 64'h010B010B000F000F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout  & ( (!\CPU|Datapath|MAR|data [0]) # ((!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~5_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~5_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CPU|Datapath|MAR|data [0]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~5_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~4 .lut_mask = 64'h00CC00CCF0FCF0FC;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux5~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux5~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux5~4_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux13~11_combout  & (!\CPU|Datapath|MAR|data [1] & !\CACHE|CACHE_DATAPATH|datamux|Mux13~10_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux5~4_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux13~11_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux13~10_combout )) # (\CPU|Datapath|MAR|data [1]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux13~11_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux13~10_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~5 .lut_mask = 64'hAF0FAF0FA000A000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[10]~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout  = ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ( (!\CPU|Datapath|MAR|data [2] & (\CACHE|CACHE_DATAPATH|datamux|Mux5~3_combout )) # (\CPU|Datapath|MAR|data [2] & 
// ((!\CACHE|CACHE_DATAPATH|datamux|Mux5~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [2]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux5~3_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux5~5_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[10]~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[10]~9 .lut_mask = 64'h000000003F0C3F0C;
defparam \CACHE|CACHE_DATAPATH|datamux|out[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N0
stratixiii_lcell_comb \CPU|Datapath|marmux|f[10]~21 (
// Equation(s):
// \CPU|Datapath|marmux|f[10]~21_combout  = ( \CPU|Datapath|MAR|data[14]~0_combout  & ( \CPU|Datapath|ALU|Selector5~4_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout  & ((\CPU|Datapath|MDR|data [10]))) # (\CPU|Datapath|marmux|Equal0~0_combout  & 
// (\CPU|Datapath|pc|data [10])) ) ) ) # ( !\CPU|Datapath|MAR|data[14]~0_combout  & ( \CPU|Datapath|ALU|Selector5~4_combout  & ( (\CPU|Datapath|marmux|Equal0~0_combout ) # (\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ) ) ) ) # ( 
// \CPU|Datapath|MAR|data[14]~0_combout  & ( !\CPU|Datapath|ALU|Selector5~4_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout  & ((\CPU|Datapath|MDR|data [10]))) # (\CPU|Datapath|marmux|Equal0~0_combout  & (\CPU|Datapath|pc|data [10])) ) ) ) # ( 
// !\CPU|Datapath|MAR|data[14]~0_combout  & ( !\CPU|Datapath|ALU|Selector5~4_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout  & !\CPU|Datapath|marmux|Equal0~0_combout ) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ),
	.datab(!\CPU|Datapath|pc|data [10]),
	.datac(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datad(!\CPU|Datapath|MDR|data [10]),
	.datae(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[10]~21 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[10]~21 .lut_mask = 64'h505003F35F5F03F3;
defparam \CPU|Datapath|marmux|f[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \CPU|Datapath|MAR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[247] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[120]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [247]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[247] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[247] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [247]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [248] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [247]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [248] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a120 )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [248]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a120 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [247]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~6 .lut_mask = 64'h0123012300330033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout  & ( (!\CPU|Datapath|MAR|data [0]) # ((!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~3_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~3_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CPU|Datapath|MAR|data [0]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~3_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~4 .lut_mask = 64'h00CC00CCF0FCF0FC;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [216]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[216] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[215] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [215]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[215] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[215] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~11_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [215]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [216] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [215])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [216]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [215]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~11 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~11 .lut_mask = 64'h0030003000330033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[40]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~12 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~12_combout  = ( !\CPU|Datapath|MAR|data [3] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [88] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [87])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [88] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a40 ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [87]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [216] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a104  & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [216]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [87]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a104 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [88]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a40 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~12 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~12 .lut_mask = 64'h330F050533330000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~12_combout  & ( (\CPU|Datapath|MAR|data [1] & !\CACHE|CACHE_DATAPATH|datamux|Mux7~4_combout ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~12_combout  & ( 
// (!\CPU|Datapath|MAR|data [1] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~11_combout ))) # (\CPU|Datapath|MAR|data [1] & (!\CACHE|CACHE_DATAPATH|datamux|Mux7~4_combout )) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux7~4_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux15~11_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~5 .lut_mask = 64'hFA50FA5050505050;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [56] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a24 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [55]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [56] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [55] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [55]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~1 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[183] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[88]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [183]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[183] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[183] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [152]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[152] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [184]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[184] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a88  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a72  & ( (!\CPU|Datapath|MAR|data [1] & 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [152]))) # (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [184])) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a88  & ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a72  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [152] & !\CPU|Datapath|MAR|data [1]) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a88  & 
// ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a72  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [184] & \CPU|Datapath|MAR|data [1]) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [184]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [152]),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(gnd),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a88 ),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~0 .lut_mask = 64'h0000050530303535;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[151] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[72]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [151]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[151] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[151] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [152] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [151])) # (\CACHE|CACHE_DATAPATH|datamux|Mux7~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [151]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [183] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [184])) # (\CACHE|CACHE_DATAPATH|datamux|Mux7~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [183]))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [183]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [152]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [184]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux7~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [151]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~6 .lut_mask = 64'h0C0F5055FF0FFF55;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [24] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a8 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [23]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [24] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [23] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [23]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~2 .lut_mask = 64'h00FF00FF22772277;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux7~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux7~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & ((\CACHE|CACHE_DATAPATH|datamux|Mux7~2_combout ))) # (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|datamux|Mux7~6_combout )) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|datamux|Mux7~1_combout )) # (\CPU|Datapath|MAR|data [3] & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux7~6_combout ))) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux7~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux7~6_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~3 .lut_mask = 64'h2727272705AF05AF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N14
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[8]~0 (
// Equation(s):
// \CPU|Datapath|pcmux|f[8]~0_combout  = ( \CPU|Datapath|MAR|data [2] & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux7~5_combout  & \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ) ) ) # ( !\CPU|Datapath|MAR|data [2] & ( 
// (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & \CACHE|CACHE_DATAPATH|datamux|Mux7~3_combout ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux7~5_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux7~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[8]~0 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[8]~0 .lut_mask = 64'h000F000F0A0A0A0A;
defparam \CPU|Datapath|pcmux|f[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[8]~8 (
// Equation(s):
// \CPU|Datapath|pcmux|f[8]~8_combout  = ( \CPU|Datapath|pc|data[11]~1_combout  & ( \CPU|Datapath|REGFILE|data~324_combout  & ( (\CPU|Datapath|pc|data[11]~3_combout ) # (\CPU|Datapath|_adder2|Add0~29_sumout ) ) ) ) # ( !\CPU|Datapath|pc|data[11]~1_combout  & 
// ( \CPU|Datapath|REGFILE|data~324_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|pcmux|f[8]~0_combout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|_adder|Add0~29_sumout )) ) ) ) # ( \CPU|Datapath|pc|data[11]~1_combout 
//  & ( !\CPU|Datapath|REGFILE|data~324_combout  & ( (\CPU|Datapath|_adder2|Add0~29_sumout  & !\CPU|Datapath|pc|data[11]~3_combout ) ) ) ) # ( !\CPU|Datapath|pc|data[11]~1_combout  & ( !\CPU|Datapath|REGFILE|data~324_combout  & ( 
// (!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|pcmux|f[8]~0_combout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|_adder|Add0~29_sumout )) ) ) )

	.dataa(!\CPU|Datapath|_adder2|Add0~29_sumout ),
	.datab(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~29_sumout ),
	.datad(!\CPU|Datapath|pcmux|f[8]~0_combout ),
	.datae(!\CPU|Datapath|pc|data[11]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[8]~8 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[8]~8 .lut_mask = 64'h03CF444403CF7777;
defparam \CPU|Datapath|pcmux|f[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N15
dffeas \CPU|Datapath|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~29_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N16
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~33 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~33_sumout  = SUM(( \CPU|Datapath|pc|data [9] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~30  ))
// \CPU|Datapath|_plus2|Add0~34  = CARRY(( \CPU|Datapath|pc|data [9] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~33_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N14
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[9]~9 (
// Equation(s):
// \CPU|Datapath|pcmux|f[9]~9_combout  = ( \CPU|Datapath|_adder|Add0~33_sumout  & ( \CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout ) # ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~33_sumout 
// ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~332_combout ))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~33_sumout  & ( \CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & 
// (((!\CPU|Datapath|pc|data[11]~3_combout )))) # (\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~33_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~332_combout 
// )))) ) ) ) # ( \CPU|Datapath|_adder|Add0~33_sumout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & (((\CPU|Datapath|pc|data[11]~3_combout )))) # (\CPU|Datapath|pc|data[11]~1_combout  & 
// ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~33_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|REGFILE|data~332_combout )))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~33_sumout  & ( 
// !\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder2|Add0~33_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & 
// (\CPU|Datapath|REGFILE|data~332_combout )))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datac(!\CPU|Datapath|_adder2|Add0~33_sumout ),
	.datad(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datae(!\CPU|Datapath|_adder|Add0~33_sumout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[9]~9 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[9]~9 .lut_mask = 64'h051105BBAF11AFBB;
defparam \CPU|Datapath|pcmux|f[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \CPU|Datapath|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~33_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N16
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[10]~10 (
// Equation(s):
// \CPU|Datapath|pcmux|f[10]~10_combout  = ( \CPU|Datapath|REGFILE|data~340_combout  & ( \CPU|Datapath|_adder|Add0~37_sumout  & ( ((!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ))) # 
// (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~37_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~340_combout  & ( \CPU|Datapath|_adder|Add0~37_sumout  & ( 
// (!\CPU|Datapath|pc|data[11]~3_combout  & ((!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~37_sumout )))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~340_combout  & ( !\CPU|Datapath|_adder|Add0~37_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & 
// ((!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~37_sumout )))) # (\CPU|Datapath|pc|data[11]~3_combout  & 
// (((\CPU|Datapath|pc|data[11]~1_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~340_combout  & ( !\CPU|Datapath|_adder|Add0~37_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & ((!\CPU|Datapath|pc|data[11]~1_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~37_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datab(!\CPU|Datapath|_adder2|Add0~37_sumout ),
	.datac(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~340_combout ),
	.dataf(!\CPU|Datapath|_adder|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[10]~10 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[10]~10 .lut_mask = 64'h02A207A752F257F7;
defparam \CPU|Datapath|pcmux|f[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N19
dffeas \CPU|Datapath|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~37_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~35 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~35_combout  = ( \CPU|Datapath|regfilemux|f[11]~23_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & ((\CPU|Datapath|MDR|data [10]))) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & 
// (\CPU|Datapath|_adder|Add0~37_sumout )) ) ) # ( !\CPU|Datapath|regfilemux|f[11]~23_combout  & ( (\CPU|Datapath|pc|data [10] & !\CPU|Datapath|regfilemux|f[11]~24_combout ) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~37_sumout ),
	.datab(!\CPU|Datapath|MDR|data [10]),
	.datac(!\CPU|Datapath|pc|data [10]),
	.datad(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~35 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~35 .lut_mask = 64'h0F000F0033553355;
defparam \CPU|Datapath|regfilemux|f[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~36 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~36_combout  = ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( \CPU|Datapath|ALU_IMM|Add0~41_sumout  ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( \CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( 
// (!\CPU|Datapath|regfilemux|f[11]~8_combout  & (((\CPU|Datapath|ALU|Selector5~4_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout )) # (\CPU|Datapath|regfilemux|f[10]~35_combout ))) # (\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// (((\CPU|Datapath|ALU|Selector5~4_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout )))) ) ) ) # ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout  & 
// (((\CPU|Datapath|ALU|Selector5~4_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout )) # (\CPU|Datapath|regfilemux|f[10]~35_combout ))) # (\CPU|Datapath|regfilemux|f[11]~8_combout  & (((\CPU|Datapath|ALU|Selector5~4_combout  & 
// \CPU|Datapath|regfilemux|f[9]~13_combout )))) ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout  & (((\CPU|Datapath|ALU|Selector5~4_combout  & 
// \CPU|Datapath|regfilemux|f[9]~13_combout )) # (\CPU|Datapath|regfilemux|f[10]~35_combout ))) # (\CPU|Datapath|regfilemux|f[11]~8_combout  & (((\CPU|Datapath|ALU|Selector5~4_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout )))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~35_combout ),
	.datac(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~36 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~36 .lut_mask = 64'h222F222F222FFFFF;
defparam \CPU|Datapath|regfilemux|f[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \CPU|Datapath|REGFILE|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~90 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \CPU|Datapath|REGFILE|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~122 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \CPU|Datapath|REGFILE|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~106 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \CPU|Datapath|REGFILE|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~26 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N27
dffeas \CPU|Datapath|REGFILE|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~58 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N33
dffeas \CPU|Datapath|REGFILE|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~42 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \CPU|Datapath|REGFILE|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~10 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N34
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~216 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~216_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~10_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~26_q )))) # 
// (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~42_q ))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~58_q )))) # (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~26_q ),
	.datab(!\CPU|Datapath|REGFILE|data~58_q ),
	.datac(!\CPU|Datapath|REGFILE|data~42_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~216 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~216 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N29
dffeas \CPU|Datapath|REGFILE|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~74 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~220 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~220_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~216_combout  & (((\CPU|Datapath|REGFILE|data~74_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~216_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~90_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~216_combout  & (((\CPU|Datapath|REGFILE|data~106_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~216_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~122_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~90_q ),
	.datab(!\CPU|Datapath|REGFILE|data~122_q ),
	.datac(!\CPU|Datapath|REGFILE|data~106_q ),
	.datad(!\CPU|Datapath|REGFILE|data~216_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~220 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~220 .lut_mask = 64'h00FF00FF0F550F33;
defparam \CPU|Datapath|REGFILE|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~3 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~3_combout  = ( \CPU|Datapath|IR|data [5] & ( \CPU|Datapath|REGFILE|data~204_combout  & ( !\CPU|Control|WideOr17~combout  ) ) ) # ( !\CPU|Datapath|IR|data [5] & ( \CPU|Datapath|REGFILE|data~204_combout  & ( 
// (!\CPU|Control|WideOr18~combout  & !\CPU|Control|WideOr17~combout ) ) ) ) # ( \CPU|Datapath|IR|data [5] & ( !\CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|REGFILE|data~212_combout ) # 
// (\CPU|Control|WideOr18~combout )) # (\CPU|Datapath|REGFILE|data~220_combout ))) ) ) ) # ( !\CPU|Datapath|IR|data [5] & ( !\CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr18~combout  & (!\CPU|Control|WideOr17~combout  & 
// ((\CPU|Datapath|REGFILE|data~212_combout ) # (\CPU|Datapath|REGFILE|data~220_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~220_combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|REGFILE|data~212_combout ),
	.datad(!\CPU|Control|WideOr17~combout ),
	.datae(!\CPU|Datapath|IR|data [5]),
	.dataf(!\CPU|Datapath|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~3 .lut_mask = 64'h4C007F00CC00FF00;
defparam \CPU|Datapath|ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~0_combout  = ( \CPU|Datapath|alumux|f[3]~26_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~3_combout  ) ) # ( !\CPU|Datapath|alumux|f[3]~26_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~3_combout  ) ) # ( 
// \CPU|Datapath|alumux|f[3]~26_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~3_combout  ) ) # ( !\CPU|Datapath|alumux|f[3]~26_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~3_combout  & ( (((!\CPU|Datapath|ALU|ShiftLeft0~1_combout ) # 
// (\CPU|Datapath|ALU|ShiftLeft0~4_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~2_combout )) # (\CPU|Datapath|alumux|f[4]~19_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[4]~19_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.datae(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~0 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \CPU|Datapath|ALU|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~0_combout  = ( \CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|Equal0~4_combout  & ( \CPU|Datapath|ALU|Selector9~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datae(!\CPU|Control|truncate~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~0 .lut_mask = 64'h00000000000000FF;
defparam \CPU|Datapath|ALU|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~4_combout  = ( \CPU|Datapath|ALU|Selector10~0_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  ) ) ) # ( \CPU|Datapath|ALU|Selector10~0_combout  & ( 
// !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (!\CPU|Datapath|ALU|ShiftRight1~6_combout  & (\CPU|Datapath|REGFILE|data~292_combout )) # (\CPU|Datapath|ALU|ShiftRight1~6_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & 
// ((\CPU|Datapath|REGFILE|data~300_combout ))) # (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|REGFILE|data~292_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~4 .lut_mask = 64'h0000475500005555;
defparam \CPU|Datapath|ALU|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~12 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~12_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~332_combout )) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~332_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~12 .lut_mask = 64'h01010101CDCDCDCD;
defparam \CPU|Datapath|ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~9 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~9_combout  = ( \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~324_combout )) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~372_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~324_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~9 .lut_mask = 64'h01010101CDCDCDCD;
defparam \CPU|Datapath|ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~10 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~10_combout  = ( \CPU|Datapath|ALU|Selector10~2_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~9_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~12_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~10 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~10 .lut_mask = 64'h0000000003CF03CF;
defparam \CPU|Datapath|ALU|Selector9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~6_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~148_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~148_combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|Datapath|ALU|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~7_combout  = ( \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~2_combout ) # (\CPU|Datapath|ALU|Selector9~6_combout )))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Control|WideOr17~combout  & (\CPU|Control|Selector2~0_combout  & !\CPU|Control|Selector1~2_combout )) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~6_combout ),
	.datad(!\CPU|Control|Selector1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~7 .lut_mask = 64'h2200220088088808;
defparam \CPU|Datapath|ALU|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~7 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~7_combout  = ( \CPU|Control|Selector1~1_combout  & ( (\CPU|Control|Selector1~0_combout  & (!\CPU|Control|state.s_and~q  & (\CPU|Control|WideOr17~combout  & !\CPU|Control|state.rshfl~q ))) ) )

	.dataa(!\CPU|Control|Selector1~0_combout ),
	.datab(!\CPU|Control|state.s_and~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|state.rshfl~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~7 .lut_mask = 64'h0000000004000400;
defparam \CPU|Datapath|ALU|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~7_combout  = ( \CPU|Datapath|ALU|Equal0~7_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (!\CPU|Datapath|alumux|f[2]~25_combout  & !\CPU|Datapath|alumux|f[3]~26_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~7 .lut_mask = 64'h0000000088008800;
defparam \CPU|Datapath|ALU|Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~3_combout  = ( \CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~268_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~252_combout ))) ) ) # ( !\CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & 
// ((!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~268_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~252_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~3 .lut_mask = 64'h048C048C26AE26AE;
defparam \CPU|Datapath|ALU|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~4_combout  = ( \CPU|Datapath|ALU|Equal0~7_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & !\CPU|Datapath|alumux|f[3]~26_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~4 .lut_mask = 64'h0000000020202020;
defparam \CPU|Datapath|ALU|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~8_combout  = ( \CPU|Datapath|ALU|Selector10~4_combout  & ( (!\CPU|Datapath|ALU|Selector9~7_combout  & (!\CPU|Datapath|ALU|Selector9~3_combout  & ((!\CPU|Datapath|ALU|Selector10~7_combout ) # 
// (!\CPU|Datapath|ALU|ShiftLeft0~17_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector10~4_combout  & ( (!\CPU|Datapath|ALU|Selector9~7_combout  & ((!\CPU|Datapath|ALU|Selector10~7_combout ) # (!\CPU|Datapath|ALU|ShiftLeft0~17_combout ))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~7_combout ),
	.datab(!\CPU|Datapath|ALU|Selector10~7_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~8 .lut_mask = 64'hA8A8A8A8A800A800;
defparam \CPU|Datapath|ALU|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~3 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~3_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Control|truncate~0_combout )) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & 
// ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~300_combout  & \CPU|Control|truncate~0_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~3 .lut_mask = 64'h000A000A00220022;
defparam \CPU|Datapath|ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~2_combout  = (\CPU|Datapath|ALU|Selector9~0_combout  & \CPU|Datapath|ALU|Equal0~5_combout )

	.dataa(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~2 .lut_mask = 64'h1111111111111111;
defparam \CPU|Datapath|ALU|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~6_combout  = ( \CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|ALU|Selector9~0_combout  & (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|ALU|Equal0~4_combout ) # (\CPU|Datapath|ALU|Equal0~5_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~6 .lut_mask = 64'h00000000002A002A;
defparam \CPU|Datapath|ALU|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~8 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~8_combout  = ( \CPU|Datapath|REGFILE|data~348_combout  & ( \CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # ((!\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~308_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~316_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~348_combout  & ( \CPU|Datapath|REGFILE|data~340_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout ) # ((\CPU|Datapath|REGFILE|data~308_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|alumux|f[1]~21_combout  & 
// ((\CPU|Datapath|REGFILE|data~316_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~348_combout  & ( !\CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|alumux|f[1]~21_combout  & 
// (\CPU|Datapath|REGFILE|data~308_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout ) # ((\CPU|Datapath|REGFILE|data~316_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~348_combout  & ( 
// !\CPU|Datapath|REGFILE|data~340_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~308_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~316_combout 
// ))))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~348_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~8 .lut_mask = 64'h021346578A9BCEDF;
defparam \CPU|Datapath|ALU|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~9_combout  = ( \CPU|Datapath|ALU|Selector10~6_combout  & ( \CPU|Datapath|ALU|ShiftRight1~8_combout  ) ) # ( !\CPU|Datapath|ALU|Selector10~6_combout  & ( \CPU|Datapath|ALU|ShiftRight1~8_combout  & ( 
// (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|ShiftRight0~3_combout  & (\CPU|Datapath|ALU|Selector9~2_combout  & !\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) ) # ( \CPU|Datapath|ALU|Selector10~6_combout  & ( 
// !\CPU|Datapath|ALU|ShiftRight1~8_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|ShiftRight0~3_combout  & (\CPU|Datapath|ALU|Selector9~2_combout  & !\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector10~6_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~8_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|ShiftRight0~3_combout  & (\CPU|Datapath|ALU|Selector9~2_combout  & 
// !\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~2_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(!\CPU|Datapath|ALU|Selector10~6_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~9 .lut_mask = 64'h020002000200FFFF;
defparam \CPU|Datapath|ALU|Selector9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~11 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~11_combout  = ( \CPU|Datapath|ALU|Selector9~8_combout  & ( \CPU|Datapath|ALU|Selector9~9_combout  ) ) # ( !\CPU|Datapath|ALU|Selector9~8_combout  & ( \CPU|Datapath|ALU|Selector9~9_combout  ) ) # ( 
// \CPU|Datapath|ALU|Selector9~8_combout  & ( !\CPU|Datapath|ALU|Selector9~9_combout  & ( (((\CPU|Datapath|ALU|Add0~28_sumout  & \CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector9~10_combout )) # (\CPU|Datapath|ALU|Selector9~4_combout ) ) ) 
// ) # ( !\CPU|Datapath|ALU|Selector9~8_combout  & ( !\CPU|Datapath|ALU|Selector9~9_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~4_combout ),
	.datab(!\CPU|Datapath|ALU|Selector9~10_combout ),
	.datac(!\CPU|Datapath|ALU|Add0~28_sumout ),
	.datad(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datae(!\CPU|Datapath|ALU|Selector9~8_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~11 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~11 .lut_mask = 64'hFFFF777FFFFFFFFF;
defparam \CPU|Datapath|ALU|Selector9~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~14 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~14_combout  = ( \CPU|Datapath|regfilemux|f[1]~55_combout  & ( ((\CPU|Datapath|ALU|Selector9~11_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout )) # (\CPU|Datapath|MDR|data [14]) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[1]~55_combout  & ( (\CPU|Datapath|ALU|Selector9~11_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MDR|data [14]),
	.datac(!\CPU|Datapath|ALU|Selector9~11_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~14 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~14 .lut_mask = 64'h000F000F333F333F;
defparam \CPU|Datapath|regfilemux|f[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~12 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~12_combout  = ( \CPU|Datapath|pc|data [6] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[6]~10_combout ) # ((\CPU|Datapath|_adder|Add0~21_sumout )))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  
// & (((\CPU|Datapath|MDR|data [6])))) ) ) # ( !\CPU|Datapath|pc|data [6] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|regfilemux|f[6]~10_combout  & (\CPU|Datapath|_adder|Add0~21_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & 
// (((\CPU|Datapath|MDR|data [6])))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~21_sumout ),
	.datad(!\CPU|Datapath|MDR|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~12 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~12 .lut_mask = 64'h025702578ADF8ADF;
defparam \CPU|Datapath|regfilemux|f[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N4
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~15 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~15_combout  = ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( (((\CPU|Datapath|regfilemux|f[6]~12_combout  & \CPU|Datapath|regfilemux|f[6]~11_combout )) # (\CPU|Datapath|ALU_IMM|Add0~25_sumout )) # 
// (\CPU|Datapath|regfilemux|f[6]~14_combout ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( ((\CPU|Datapath|regfilemux|f[6]~12_combout  & \CPU|Datapath|regfilemux|f[6]~11_combout )) # (\CPU|Datapath|regfilemux|f[6]~14_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[6]~14_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~12_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~25_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~15 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~15 .lut_mask = 64'h557755775F7F5F7F;
defparam \CPU|Datapath|regfilemux|f[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N21
dffeas \CPU|Datapath|REGFILE|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~86 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~86 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~368 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~368_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (!\CPU|Datapath|storemux|f[2]~0_combout  & (\CPU|Datapath|REGFILE|data~6_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & 
// ((((\CPU|Datapath|REGFILE|data~22_q ))) # (\CPU|Datapath|storemux|f[2]~0_combout ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (!\CPU|Datapath|storemux|f[2]~0_combout  & (\CPU|Datapath|REGFILE|data~38_q 
// ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|REGFILE|data~54_q ))) # (\CPU|Datapath|storemux|f[2]~0_combout ))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~38_q ),
	.datad(!\CPU|Datapath|REGFILE|data~54_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~22_q ),
	.datag(!\CPU|Datapath|REGFILE|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~368 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~368 .lut_mask = 64'h1919195D5D5D195D;
defparam \CPU|Datapath|REGFILE|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~372 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~372_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~368_combout  & (((\CPU|Datapath|REGFILE|data~70_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # 
// (\CPU|Datapath|REGFILE|data~368_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~86_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|REGFILE|data~368_combout  & 
// (\CPU|Datapath|REGFILE|data~102_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~368_combout  & (((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~118_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~86_q ),
	.datab(!\CPU|Datapath|REGFILE|data~368_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~102_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~118_q ),
	.datag(!\CPU|Datapath|REGFILE|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~372 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~372 .lut_mask = 64'h331D330C331D333F;
defparam \CPU|Datapath|REGFILE|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~17 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~17_combout  = ( \CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( ((!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~372_combout )) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~21_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~372_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout 
// ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~372_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~380_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~372_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~364_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~17 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \CPU|Datapath|ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~0_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~300_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// (\CPU|Datapath|REGFILE|data~300_combout  & !\CPU|Datapath|alumux|f[1]~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \CPU|Datapath|ALU|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~1_combout  = ( \CPU|Datapath|ALU|Selector1~0_combout  & ( \CPU|Datapath|ALU|Selector2~1_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[2]~25_combout )) ) ) ) # 
// ( !\CPU|Datapath|ALU|Selector1~0_combout  & ( \CPU|Datapath|ALU|Selector2~1_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) ) 
// # ( \CPU|Datapath|ALU|Selector1~0_combout  & ( !\CPU|Datapath|ALU|Selector2~1_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[2]~25_combout ))) ) 
// ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(!\CPU|Datapath|ALU|Selector1~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~1 .lut_mask = 64'h0000080002000A00;
defparam \CPU|Datapath|ALU|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~13 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~13_combout  = ( \CPU|Datapath|REGFILE|data~132_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~268_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~132_combout  & ( 
// (\CPU|Datapath|REGFILE|data~268_combout  & !\CPU|Datapath|alumux|f[1]~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~13 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~22 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~22_combout  = ( \CPU|Datapath|REGFILE|data~324_combout  & ( (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|REGFILE|data~340_combout ) # (\CPU|Datapath|alumux|f[1]~21_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~324_combout  & ( (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~340_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~22 .lut_mask = 64'h0030003003330333;
defparam \CPU|Datapath|ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~31 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~31_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~22_combout )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & 
// ((((\CPU|Datapath|ALU|ShiftLeft0~13_combout ))))) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftLeft0~21_combout )) # (\CPU|Datapath|alumux|f[3]~26_combout  & 
// (((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~252_combout )))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftLeft0~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~31 .extended_lut = "on";
defparam \CPU|Datapath|ALU|ShiftLeft0~31 .lut_mask = 64'h0A5F22220A5F7272;
defparam \CPU|Datapath|ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~2_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|ALU|Selector1~1_combout  & ((!\CPU|Datapath|alumux|f[3]~26_combout ) # 
// (!\CPU|Datapath|ALU|ShiftLeft0~17_combout )))) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( (!\CPU|Datapath|ALU|Selector1~1_combout  & ((!\CPU|Datapath|alumux|f[3]~26_combout ) # ((!\CPU|Datapath|ALU|ShiftLeft0~17_combout ) # 
// (\CPU|Datapath|alumux|f[2]~25_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.datad(!\CPU|Datapath|ALU|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~2 .lut_mask = 64'hFB00FB00C800C800;
defparam \CPU|Datapath|ALU|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|alumux|f[14]~34 (
// Equation(s):
// \CPU|Datapath|alumux|f[14]~34_combout  = (!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~228_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5]))

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Datapath|REGFILE|data~228_combout ),
	.datac(gnd),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[14]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[14]~34 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[14]~34 .lut_mask = 64'h3355335533553355;
defparam \CPU|Datapath|alumux|f[14]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~60 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~60_sumout  = SUM(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~300_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[14]~34_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~57  ))
// \CPU|Datapath|ALU|Add0~61  = CARRY(( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~300_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[14]~34_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~57  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[14]~34_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~57 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~60_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~61 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~60 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~60 .lut_mask = 64'h0000FF55000000C0;
defparam \CPU|Datapath|ALU|Add0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~3_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~228_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~2_combout ) # 
// (\CPU|Datapath|IR|data [5])))) ) ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~228_combout  & ( (!\CPU|Control|WideOr17~combout  & !\CPU|Control|Selector2~0_combout ) ) ) ) # ( \CPU|Control|WideOr18~combout  & ( 
// !\CPU|Datapath|REGFILE|data~228_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~2_combout ) # (\CPU|Datapath|IR|data [5])))) ) ) ) # ( !\CPU|Control|WideOr18~combout  & ( 
// !\CPU|Datapath|REGFILE|data~228_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~2_combout  & !\CPU|Control|Selector2~0_combout )) ) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector1~2_combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(!\CPU|Control|WideOr18~combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~3 .lut_mask = 64'hC000C400CC00C400;
defparam \CPU|Datapath|ALU|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~4_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( (((\CPU|Datapath|ALU|ShiftRight1~6_combout  & \CPU|Datapath|ALU|Selector14~3_combout )) # (\CPU|Datapath|ALU|Selector1~3_combout 
// )) # (\CPU|Datapath|REGFILE|data~292_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Equal0~4_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|ALU|Selector1~3_combout  ) ) ) # ( \CPU|Datapath|ALU|Equal0~4_combout  & ( 
// !\CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & ((!\CPU|Datapath|ALU|ShiftRight1~6_combout ) # (!\CPU|Datapath|ALU|Selector14~3_combout ))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datac(!\CPU|Datapath|ALU|Selector1~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~4 .lut_mask = 64'h000055440F0F5F7F;
defparam \CPU|Datapath|ALU|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~5_combout  = ( \CPU|Datapath|ALU|Equal0~5_combout  & ( \CPU|Datapath|ALU|Selector14~3_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~5 .lut_mask = 64'h0000000055555555;
defparam \CPU|Datapath|ALU|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~6_combout  = ( \CPU|Datapath|ALU|Selector1~5_combout  & ( \CPU|Datapath|ALU|Equal0~6_combout  & ( (\CPU|Datapath|REGFILE|data~300_combout  & (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|ALU|Selector1~4_combout  & 
// !\CPU|Datapath|ALU|ShiftRight0~3_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector1~5_combout  & ( \CPU|Datapath|ALU|Equal0~6_combout  & ( (\CPU|Datapath|REGFILE|data~300_combout  & (\CPU|Control|truncate~0_combout  & 
// !\CPU|Datapath|ALU|Selector1~4_combout )) ) ) ) # ( \CPU|Datapath|ALU|Selector1~5_combout  & ( !\CPU|Datapath|ALU|Equal0~6_combout  & ( (!\CPU|Datapath|ALU|ShiftRight0~3_combout  & ((!\CPU|Control|truncate~0_combout ) # 
// (!\CPU|Datapath|ALU|Selector1~4_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector1~5_combout  & ( !\CPU|Datapath|ALU|Equal0~6_combout  & ( (!\CPU|Control|truncate~0_combout ) # (!\CPU|Datapath|ALU|Selector1~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector1~4_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datae(!\CPU|Datapath|ALU|Selector1~5_combout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~6 .lut_mask = 64'hFCFCFC0010101000;
defparam \CPU|Datapath|ALU|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~7_combout  = ( \CPU|Datapath|ALU|Selector1~6_combout  & ( (!\CPU|Datapath|ALU|Equal0~3_combout  & (\CPU|Datapath|ALU|Selector3~0_combout  & (!\CPU|Datapath|ALU|Selector1~2_combout ))) # (\CPU|Datapath|ALU|Equal0~3_combout  & 
// (((\CPU|Datapath|ALU|Selector3~0_combout  & !\CPU|Datapath|ALU|Selector1~2_combout )) # (\CPU|Datapath|ALU|Add0~60_sumout ))) ) ) # ( !\CPU|Datapath|ALU|Selector1~6_combout  )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector1~2_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~60_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~7 .lut_mask = 64'hFFFFFFFF30753075;
defparam \CPU|Datapath|ALU|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~57 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~57_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector1~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~54  ))
// \CPU|Datapath|ALU_IMM|Add0~58  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector1~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~54  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~57_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~57 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|ALU_IMM|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[14]~37 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[14]~37_combout  = ( \CPU|Datapath|MDR|data [14] & ( \CPU|Datapath|regfilemux|f[11]~23_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout ) # (\CPU|Datapath|_adder|Add0~53_sumout ) ) ) ) # ( !\CPU|Datapath|MDR|data [14] & ( 
// \CPU|Datapath|regfilemux|f[11]~23_combout  & ( (\CPU|Datapath|regfilemux|f[11]~24_combout  & \CPU|Datapath|_adder|Add0~53_sumout ) ) ) ) # ( \CPU|Datapath|MDR|data [14] & ( !\CPU|Datapath|regfilemux|f[11]~23_combout  & ( 
// (!\CPU|Datapath|regfilemux|f[11]~24_combout  & \CPU|Datapath|pc|data [14]) ) ) ) # ( !\CPU|Datapath|MDR|data [14] & ( !\CPU|Datapath|regfilemux|f[11]~23_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~24_combout  & \CPU|Datapath|pc|data [14]) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datab(!\CPU|Datapath|pc|data [14]),
	.datac(gnd),
	.datad(!\CPU|Datapath|_adder|Add0~53_sumout ),
	.datae(!\CPU|Datapath|MDR|data [14]),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[14]~37 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[14]~37 .lut_mask = 64'h222222220055AAFF;
defparam \CPU|Datapath|regfilemux|f[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[14]~38 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[14]~38_combout  = ( \CPU|Datapath|ALU|Selector1~7_combout  & ( \CPU|Datapath|regfilemux|f[14]~37_combout  & ( ((!\CPU|Datapath|regfilemux|f[11]~8_combout ) # ((\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~57_sumout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector1~7_combout  & ( \CPU|Datapath|regfilemux|f[14]~37_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout ) # 
// ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~57_sumout )) ) ) ) # ( \CPU|Datapath|ALU|Selector1~7_combout  & ( !\CPU|Datapath|regfilemux|f[14]~37_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~57_sumout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector1~7_combout  & ( !\CPU|Datapath|regfilemux|f[14]~37_combout  & ( (\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~57_sumout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~57_sumout ),
	.datae(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[14]~38 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[14]~38 .lut_mask = 64'h00335577F0F3F5F7;
defparam \CPU|Datapath|regfilemux|f[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N25
dffeas \CPU|Datapath|REGFILE|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~126 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~296 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~296_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~14_q  & !\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (((\CPU|Datapath|storemux|f[2]~0_combout )) # (\CPU|Datapath|REGFILE|data~30_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~46_q  & 
// !\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|storemux|f[2]~0_combout )) # (\CPU|Datapath|REGFILE|data~62_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~30_q ),
	.datab(!\CPU|Datapath|REGFILE|data~62_q ),
	.datac(!\CPU|Datapath|REGFILE|data~46_q ),
	.datad(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~296 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~296 .lut_mask = 64'h0F550F3300FF00FF;
defparam \CPU|Datapath|REGFILE|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~300 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~300_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|REGFILE|data~296_combout  & (\CPU|Datapath|REGFILE|data~78_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~296_combout  
// & (((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~94_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~296_combout  & (((\CPU|Datapath|REGFILE|data~110_q  & 
// (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~296_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~126_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~126_q ),
	.datab(!\CPU|Datapath|REGFILE|data~296_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~110_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~94_q ),
	.datag(!\CPU|Datapath|REGFILE|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~300 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~300 .lut_mask = 64'h330C331D333F331D;
defparam \CPU|Datapath|REGFILE|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y25_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~64 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~64_sumout  = SUM(( (!\CPU|Control|state.stb1_odd~q  & (\CPU|Datapath|REGFILE|data~292_combout  & !\CPU|Control|state.stb1_even~q )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[15]~35_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~61  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Control|state.stb1_even~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[15]~35_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~61 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~64_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~64 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~64 .lut_mask = 64'h0000FF5500000C00;
defparam \CPU|Datapath|ALU|Add0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~1_combout  = ( \CPU|Datapath|alumux|f[15]~35_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout )) # (\CPU|Control|WideOr17~combout  & (\CPU|Control|Selector2~0_combout  & 
// !\CPU|Control|Selector1~2_combout )) ) ) # ( !\CPU|Datapath|alumux|f[15]~35_combout  & ( (!\CPU|Control|Selector1~2_combout  & (!\CPU|Control|WideOr17~combout  $ (\CPU|Control|Selector2~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector2~0_combout ),
	.datad(!\CPU|Control|Selector1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[15]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~1 .lut_mask = 64'hC300C300C3C0C3C0;
defparam \CPU|Datapath|ALU|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~2_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( !\CPU|Datapath|ALU|Selector0~1_combout  ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (!\CPU|Datapath|ALU|Selector0~1_combout  & 
// ((!\CPU|Datapath|ALU|Equal0~5_combout ) # ((!\CPU|Datapath|ALU|ShiftRight1~0_combout ) # (!\CPU|Datapath|ALU|ShiftRight1~6_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~2 .lut_mask = 64'hFE00FE00FF00FF00;
defparam \CPU|Datapath|ALU|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~18 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~18_combout  = ( \CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # ((!\CPU|Datapath|alumux|f[1]~21_combout  & 
// ((\CPU|Datapath|REGFILE|data~372_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~380_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~356_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~21_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout ) # ((\CPU|Datapath|REGFILE|data~372_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~380_combout 
// ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~372_combout )))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout ) # ((\CPU|Datapath|REGFILE|data~380_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~356_combout  & ( 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~380_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~364_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~18 .lut_mask = 64'h0123456789ABCDEF;
defparam \CPU|Datapath|ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~29 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~29_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~316_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # ((!\CPU|Datapath|alumux|f[1]~21_combout  & 
// (\CPU|Datapath|REGFILE|data~300_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~308_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~316_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~300_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # 
// (\CPU|Datapath|REGFILE|data~308_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|REGFILE|data~316_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~300_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~308_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( 
// !\CPU|Datapath|REGFILE|data~316_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~300_combout )) # (\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~308_combout 
// ))))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~29 .lut_mask = 64'h0047CC473347FF47;
defparam \CPU|Datapath|ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~30 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~30_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~29_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Control|truncate~0_combout )) # (\CPU|Datapath|alumux|f[3]~26_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~18_combout 
// ))) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~29_combout  & ( (\CPU|Datapath|alumux|f[3]~26_combout  & \CPU|Datapath|ALU|ShiftLeft0~18_combout ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~30 .lut_mask = 64'h000F000F505F505F;
defparam \CPU|Datapath|ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~0_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~24_combout  & ( (\CPU|Datapath|ALU|Selector3~0_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~30_combout ) # (\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~24_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|ShiftLeft0~30_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~30_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~0 .lut_mask = 64'h000A000A050F050F;
defparam \CPU|Datapath|ALU|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~5 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~5_combout  = ( \CPU|Control|truncate~0_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~5 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|Datapath|ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~3_combout  = ( \CPU|Datapath|ALU|Selector0~0_combout  & ( \CPU|Datapath|ALU|ShiftRight0~5_combout  ) ) # ( !\CPU|Datapath|ALU|Selector0~0_combout  & ( \CPU|Datapath|ALU|ShiftRight0~5_combout  & ( 
// (!\CPU|Datapath|ALU|Selector0~2_combout ) # ((\CPU|Datapath|ALU|Add0~64_sumout  & \CPU|Datapath|ALU|Equal0~3_combout )) ) ) ) # ( \CPU|Datapath|ALU|Selector0~0_combout  & ( !\CPU|Datapath|ALU|ShiftRight0~5_combout  ) ) # ( 
// !\CPU|Datapath|ALU|Selector0~0_combout  & ( !\CPU|Datapath|ALU|ShiftRight0~5_combout  & ( ((\CPU|Datapath|ALU|Add0~64_sumout  & \CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Equal0~6_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Add0~64_sumout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector0~2_combout ),
	.datae(!\CPU|Datapath|ALU|Selector0~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~3 .lut_mask = 64'h1F1FFFFFFF11FFFF;
defparam \CPU|Datapath|ALU|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[15]~39 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[15]~39_combout  = ( \CPU|Datapath|pc|data [15] & ( (!\CPU|Datapath|regfilemux|f[11]~23_combout  & (((!\CPU|Datapath|regfilemux|f[11]~24_combout )))) # (\CPU|Datapath|regfilemux|f[11]~23_combout  & 
// ((!\CPU|Datapath|regfilemux|f[11]~24_combout  & (\CPU|Datapath|MDR|data [15])) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & ((\CPU|Datapath|_adder|Add0~57_sumout ))))) ) ) # ( !\CPU|Datapath|pc|data [15] & ( (\CPU|Datapath|regfilemux|f[11]~23_combout  
// & ((!\CPU|Datapath|regfilemux|f[11]~24_combout  & (\CPU|Datapath|MDR|data [15])) # (\CPU|Datapath|regfilemux|f[11]~24_combout  & ((\CPU|Datapath|_adder|Add0~57_sumout ))))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datab(!\CPU|Datapath|MDR|data [15]),
	.datac(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[15]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[15]~39 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[15]~39 .lut_mask = 64'h10151015B0B5B0B5;
defparam \CPU|Datapath|regfilemux|f[15]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N30
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~61 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~61_sumout  = SUM(( \CPU|Datapath|ALU|Selector0~3_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector0~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~61 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~61 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N30
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[15]~40 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[15]~40_combout  = ( \CPU|Datapath|regfilemux|f[15]~39_combout  & ( \CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout ) # (((\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector0~3_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~39_combout  & ( \CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( ((\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector0~3_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[15]~39_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout ) # 
// ((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector0~3_combout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~39_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector0~3_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|ALU|Selector0~3_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[15]~39_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[15]~40 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[15]~40 .lut_mask = 64'h0055CCDD0F5FCFDF;
defparam \CPU|Datapath|regfilemux|f[15]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~63feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~63feeder_combout  = ( \CPU|Datapath|regfilemux|f[15]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~63feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N33
dffeas \CPU|Datapath|REGFILE|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~63 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~288 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~288_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~15_q  & !\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (((\CPU|Datapath|storemux|f[2]~0_combout )) # (\CPU|Datapath|REGFILE|data~31_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~47_q  & 
// !\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|storemux|f[2]~0_combout )) # (\CPU|Datapath|REGFILE|data~63_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~63_q ),
	.datab(!\CPU|Datapath|REGFILE|data~31_q ),
	.datac(!\CPU|Datapath|REGFILE|data~47_q ),
	.datad(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~288 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~288 .lut_mask = 64'h0F330F5500FF00FF;
defparam \CPU|Datapath|REGFILE|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~292 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~292_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~288_combout  & (((\CPU|Datapath|REGFILE|data~79_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # 
// (\CPU|Datapath|REGFILE|data~288_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~95_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~288_combout  & 
// (((\CPU|Datapath|REGFILE|data~111_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~288_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~127_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~288_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~127_q ),
	.datac(!\CPU|Datapath|REGFILE|data~111_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~95_q ),
	.datag(!\CPU|Datapath|REGFILE|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~292 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~292 .lut_mask = 64'h550A551B555F551B;
defparam \CPU|Datapath|REGFILE|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~9_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~5_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~292_combout ))))) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & (((\CPU|Datapath|REGFILE|data~300_combout  & 
// (!\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|ALU|Equal0~5_combout ))))) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~316_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~9 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector2~9 .lut_mask = 64'h0000000005110500;
defparam \CPU|Datapath|ALU|Selector2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~5_combout  = ( \CPU|Datapath|alumux|f[5]~27_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector2~0_combout  & ((\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Control|Selector1~2_combout  & !\CPU|Datapath|REGFILE|data~364_combout )))) ) ) # ( !\CPU|Datapath|alumux|f[5]~27_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~2_combout  & (!\CPU|Control|Selector2~0_combout  $ 
// (!\CPU|Datapath|REGFILE|data~364_combout )))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Control|Selector1~2_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[5]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~5 .lut_mask = 64'h2080208020882088;
defparam \CPU|Datapath|ALU|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~11 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~11_combout  = ( !\CPU|Datapath|alumux|f[3]~26_combout  & ( ((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|Equal0~7_combout  & \CPU|Datapath|ALU|ShiftLeft0~10_combout 
// )))) # (\CPU|Datapath|ALU|Selector10~5_combout ) ) ) # ( \CPU|Datapath|alumux|f[3]~26_combout  & ( (((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (!\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|ALU|Selector2~9_combout ))) # 
// (\CPU|Datapath|ALU|Selector10~5_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~9_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.datae(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector10~5_combout ),
	.datag(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~11 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector10~11 .lut_mask = 64'h00020808FFFFFFFF;
defparam \CPU|Datapath|ALU|Selector10~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~1_combout  = ( \CPU|Datapath|ALU|Selector10~0_combout  & ( \CPU|Datapath|alumux|f[2]~25_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  ) ) ) # ( \CPU|Datapath|ALU|Selector10~0_combout  & ( 
// !\CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (((\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|alumux|f[1]~21_combout )) # (\CPU|Datapath|ALU|ShiftRight0~4_combout ))) # 
// (\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (((\CPU|Datapath|REGFILE|data~292_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight0~4_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~1 .lut_mask = 64'h0000537300003333;
defparam \CPU|Datapath|ALU|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~7 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~7_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~364_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( 
// (\CPU|Datapath|REGFILE|data~364_combout  & !\CPU|Datapath|alumux|f[1]~21_combout ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~7 .lut_mask = 64'h5500550055FF55FF;
defparam \CPU|Datapath|ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~3_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~7_combout  & ( \CPU|Datapath|ALU|Add0~24_sumout  & ( ((\CPU|Datapath|ALU|Selector10~2_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~9_combout 
// )))) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~7_combout  & ( \CPU|Datapath|ALU|Add0~24_sumout  & ( ((\CPU|Datapath|ALU|ShiftLeft0~9_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & 
// \CPU|Datapath|ALU|Selector10~2_combout ))) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~7_combout  & ( !\CPU|Datapath|ALU|Add0~24_sumout  & ( (\CPU|Datapath|ALU|Selector10~2_combout  & 
// ((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~9_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~7_combout  & ( !\CPU|Datapath|ALU|Add0~24_sumout  & ( (\CPU|Datapath|ALU|ShiftLeft0~9_combout  & 
// (\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|ALU|Selector10~2_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~2_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~24_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~3 .lut_mask = 64'h000300F3555755F7;
defparam \CPU|Datapath|ALU|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [49] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [50] & ( ((\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & 
// !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout )) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a21 ) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [49] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [50] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a21  & ((!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ))) ) ) ) # ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [49] & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [50] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a21 ),
	.datad(gnd),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [49]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~4 .lut_mask = 64'h0000FFFF0B0B4F4F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [18] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a5 )) # (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [17]))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a5 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [18] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [17] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~5 .lut_mask = 64'h00FF00FF0D2F0D2F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~6_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|datamux|Mux10~5_combout ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( 
// (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|datamux|Mux10~4_combout ) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux10~4_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux10~5_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~6 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [242]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[242] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[241] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[117]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [241]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[241] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[241] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~12 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~12_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a117  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [242] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout )))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [241]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a117  & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [241] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [242]) # ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & \CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [242]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [241]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~12 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~12 .lut_mask = 64'h00F200F20DFF0DFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [258]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[258] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[257] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[125]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [257]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[257] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[257] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [257] & ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [258]) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125 ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [257] & ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [258] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125 )) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [257] & ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [258]) # ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125 ) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [257] & ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [258] & (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125 ))) ) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [258]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a125 ),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [257]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~11 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~11 .lut_mask = 64'h0010455500114455;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[53]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~13 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [114] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a53 )) # (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [113]))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a53 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [114] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [113] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a53 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [113]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [114]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~13 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~13 .lut_mask = 64'h00FF00FF0D2F0D2F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~14 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~14_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout  & ( \CPU|Datapath|MAR|data [3] & ( (\CPU|Datapath|MAR|data [1] & ((!\CPU|Datapath|MAR|data [0] & (\CACHE|CACHE_DATAPATH|datamux|Mux10~12_combout )) # 
// (\CPU|Datapath|MAR|data [0] & ((\CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout ))))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout  & ( \CPU|Datapath|MAR|data [3] & ( (\CPU|Datapath|MAR|data [1] & ((!\CPU|Datapath|MAR|data [0] & 
// (\CACHE|CACHE_DATAPATH|datamux|Mux10~12_combout )) # (\CPU|Datapath|MAR|data [0] & ((\CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout ))))) ) ) ) # ( \CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout  & ( !\CPU|Datapath|MAR|data [3] & ( \CPU|Datapath|MAR|data 
// [1] ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout  & ( !\CPU|Datapath|MAR|data [3] & ( (\CPU|Datapath|MAR|data [1] & (\CPU|Datapath|MAR|data [0] & \CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout )) ) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(!\CPU|Datapath|MAR|data [0]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux10~12_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|Mux10~13_combout ),
	.dataf(!\CPU|Datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~14 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~14 .lut_mask = 64'h0011555504150415;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[210] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82] & ( (!\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a37 )))) # (\CPU|Datapath|MAR|data [3] 
// & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a101 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82] & ( (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a101 )) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a37 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a101 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~7 .lut_mask = 64'h001100110A1B0A1B;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~9_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82] & (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [81])) 
// ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [81] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82]) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [82]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [81]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~9 .lut_mask = 64'h00B000B000A000A0;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[209] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [209]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[209] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[209] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~8_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [209])) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [209] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210]) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [210]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [209]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~8 .lut_mask = 64'h0045004500440044;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~10_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux10~8_combout  & ( !\CPU|Datapath|MAR|data [1] ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux10~8_combout  & ( (!\CPU|Datapath|MAR|data [1] & 
// (((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|datamux|Mux10~7_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~9_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux10~7_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux10~9_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~10 .lut_mask = 64'h08CC08CCCCCCCCCC;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [146]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[146] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[145] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[69]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [145]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[145] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CPU|Datapath|MAR|data [1] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [146] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [145])) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [145] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [146]) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [146]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [145]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~2 .lut_mask = 64'h008A008A00880088;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[178] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a69  & ( (!\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [146])) # (\CPU|Datapath|MAR|data [1] & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a85 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a69  & ( (\CPU|Datapath|MAR|data 
// [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a85 )) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [146]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a85 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~0 .lut_mask = 64'h0005000522272227;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[177] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[85]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [177]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[177] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[177] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout  = ( \CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [177] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [177]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~1 .lut_mask = 64'h0000000000FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178] & ( (\CPU|Datapath|MAR|data [3] & ((\CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout ) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178] & ( (\CPU|Datapath|MAR|data [3] & ((\CACHE|CACHE_DATAPATH|datamux|Mux10~0_combout 
// ) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ))) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178] & ( (\CPU|Datapath|MAR|data [3] & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178] & ( (\CPU|Datapath|MAR|data 
// [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~0_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ))) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux10~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux10~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux10~1_combout ),
	.datad(!\CPU|Datapath|MAR|data [3]),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [178]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~3 .lut_mask = 64'h007F005F0077005F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[5]~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout  = ( \CPU|Datapath|MAR|data [2] & ( \CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux10~10_combout ) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux10~14_combout ))) ) ) ) # ( !\CPU|Datapath|MAR|data [2] & ( \CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout  & ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  ) ) ) # ( \CPU|Datapath|MAR|data [2] & ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux10~10_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~14_combout ))) ) ) ) # ( !\CPU|Datapath|MAR|data [2] & ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|Mux10~6_combout  & \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux10~6_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux10~14_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux10~10_combout ),
	.datae(!\CPU|Datapath|MAR|data [2]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[5]~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[5]~5 .lut_mask = 64'h1111033333330333;
defparam \CACHE|CACHE_DATAPATH|datamux|out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N36
stratixiii_lcell_comb \CPU|Datapath|marmux|f[5]~12 (
// Equation(s):
// \CPU|Datapath|marmux|f[5]~12_combout  = ( \CPU|Datapath|marmux|f[4]~2_combout  & ( \CPU|Datapath|pc|data [5] & ( (!\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|IR|data [4])) # (\CPU|Datapath|marmux|f[4]~1_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ))) ) ) ) # ( !\CPU|Datapath|marmux|f[4]~2_combout  & ( \CPU|Datapath|pc|data [5] & ( (!\CPU|Datapath|marmux|f[4]~1_combout ) # (\CPU|Datapath|MDR|data [5]) ) ) ) # ( \CPU|Datapath|marmux|f[4]~2_combout  & 
// ( !\CPU|Datapath|pc|data [5] & ( (!\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|IR|data [4])) # (\CPU|Datapath|marmux|f[4]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ))) ) ) ) # ( !\CPU|Datapath|marmux|f[4]~2_combout  & ( 
// !\CPU|Datapath|pc|data [5] & ( (\CPU|Datapath|MDR|data [5] & \CPU|Datapath|marmux|f[4]~1_combout ) ) ) )

	.dataa(!\CPU|Datapath|MDR|data [5]),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ),
	.datae(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.dataf(!\CPU|Datapath|pc|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[5]~12 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[5]~12 .lut_mask = 64'h0505303FF5F5303F;
defparam \CPU|Datapath|marmux|f[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~8_combout  = ( \CPU|Datapath|ALU|ShiftRight1~7_combout  & ( ((\CPU|Datapath|ALU|Selector10~7_combout  & \CPU|Datapath|ALU|ShiftLeft0~16_combout )) # (\CPU|Datapath|ALU|Selector10~6_combout ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight1~7_combout  & ( (\CPU|Datapath|ALU|Selector10~7_combout  & \CPU|Datapath|ALU|ShiftLeft0~16_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|Selector10~7_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~8 .lut_mask = 64'h0303030303FF03FF;
defparam \CPU|Datapath|ALU|Selector10~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N28
stratixiii_lcell_comb \CPU|Datapath|marmux|f[5]~13 (
// Equation(s):
// \CPU|Datapath|marmux|f[5]~13_combout  = ( \CPU|Datapath|marmux|f[5]~12_combout  & ( \CPU|Datapath|ALU|Selector10~8_combout  ) ) # ( !\CPU|Datapath|marmux|f[5]~12_combout  & ( \CPU|Datapath|ALU|Selector10~8_combout  & ( 
// \CPU|Datapath|marmux|Equal0~1_combout  ) ) ) # ( \CPU|Datapath|marmux|f[5]~12_combout  & ( !\CPU|Datapath|ALU|Selector10~8_combout  & ( (((!\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|ALU|Selector10~3_combout )) # 
// (\CPU|Datapath|ALU|Selector10~1_combout )) # (\CPU|Datapath|ALU|Selector10~11_combout ) ) ) ) # ( !\CPU|Datapath|marmux|f[5]~12_combout  & ( !\CPU|Datapath|ALU|Selector10~8_combout  & ( (\CPU|Datapath|marmux|Equal0~1_combout  & 
// (((\CPU|Datapath|ALU|Selector10~3_combout ) # (\CPU|Datapath|ALU|Selector10~1_combout )) # (\CPU|Datapath|ALU|Selector10~11_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector10~11_combout ),
	.datab(!\CPU|Datapath|ALU|Selector10~1_combout ),
	.datac(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~3_combout ),
	.datae(!\CPU|Datapath|marmux|f[5]~12_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[5]~13 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[5]~13 .lut_mask = 64'h070FF7FF0F0FFFFF;
defparam \CPU|Datapath|marmux|f[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \CPU|Datapath|MAR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[5]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y28_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[43]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~11_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [94] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [93]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [94] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a43 ))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [93]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [222] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a107 ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [222]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a107 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [94]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [93]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a43 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~11 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~11 .lut_mask = 64'h000A0202FF5F0202;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[221] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[107]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [221]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[221] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[221] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~10_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [222] & ( (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [221])) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [222] & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [221]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [221]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [222]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~10 .lut_mask = 64'h000F000F00050005;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [126]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[126] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[59]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [125]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[125] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~6_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [125] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [126] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [125]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [126] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a59 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [126]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [125]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~6 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [254]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[254] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[253] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[123]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [253]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[253] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[253] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [253]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [254] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [253]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [254] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a123 )))) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [254]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a123 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [253]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~5 .lut_mask = 64'h0145014500550055;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout  & ( (!\CPU|Datapath|MAR|data [0]) # ((!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~6_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~6_combout ) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\CPU|Datapath|MAR|data [0]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~6_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~4 .lut_mask = 64'h00AA00AAF0FAF0FA;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux4~4_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux12~11_combout  & (!\CPU|Datapath|MAR|data [1] & !\CACHE|CACHE_DATAPATH|datamux|Mux12~10_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux4~4_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux12~11_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux12~10_combout )) # (\CPU|Datapath|MAR|data [1]) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux12~11_combout ),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux12~10_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~5 .lut_mask = 64'hCF0FCF0FC000C000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y28_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y28_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y28_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a11  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [30] & !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [29]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a11  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [29] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [30]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [30]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [29]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~2 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y28_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [61] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [62] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [61]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [62] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a27 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [62]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [61]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~1 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder_combout  = ( \pmem_rdata[91]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[91]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [189]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [190]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[190] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N23
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [158]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [158] & ( (!\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a75 )) # (\CPU|Datapath|MAR|data [1] & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [190] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a91 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [158] & ( (\CPU|Datapath|MAR|data [1] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [190] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a91 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a75 ),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [190]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a91 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [158]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~0 .lut_mask = 64'h0003000344474447;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[157] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[75]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [157]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[157] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [157] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [158])) # (\CACHE|CACHE_DATAPATH|datamux|Mux4~0_combout )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [157])))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [189] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [190])) # (\CACHE|CACHE_DATAPATH|datamux|Mux4~0_combout )))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [189])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [189]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [190]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [158]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux4~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [157]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~6 .lut_mask = 64'h0F053131AFAFBBBB;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux4~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux4~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux4~6_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux4~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// (\CACHE|CACHE_DATAPATH|datamux|Mux4~2_combout ))) # (\CPU|Datapath|MAR|data [3]) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux4~6_combout  & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux4~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux4~2_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux4~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~3 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[11]~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout  = ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ( (!\CPU|Datapath|MAR|data [2] & ((\CACHE|CACHE_DATAPATH|datamux|Mux4~3_combout ))) # (\CPU|Datapath|MAR|data [2] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux4~5_combout )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux4~5_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux4~3_combout ),
	.datad(!\CPU|Datapath|MAR|data [2]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[11]~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[11]~10 .lut_mask = 64'h000000000FAA0FAA;
defparam \CACHE|CACHE_DATAPATH|datamux|out[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N8
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[11]~3 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[11]~3_combout  = ( \CPU|Datapath|ALU|Selector4~5_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout )))) # (\CPU|Control|WideOr4~0_combout  & ((!\CPU|Control|state.stb1_odd~q ) # 
// ((\CPU|Datapath|ALU|Selector12~8_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector4~5_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout )))) # (\CPU|Control|WideOr4~0_combout  & 
// (\CPU|Control|state.stb1_odd~q  & ((\CPU|Datapath|ALU|Selector12~8_combout )))) ) )

	.dataa(!\CPU|Control|WideOr4~0_combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[11]~10_combout ),
	.datad(!\CPU|Datapath|ALU|Selector12~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[11]~3 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[11]~3 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|Datapath|mdrmux|f[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \CPU|Datapath|MDR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[11]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N35
dffeas \CPU|Datapath|IR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~384 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~384_combout  = ( \CPU|Control|state.trap1~q  & ( (!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [11]) ) ) # ( !\CPU|Control|state.trap1~q  & ( (!\CPU|Datapath|IR|always1~0_combout  & ((!\CPU|Datapath|IR|data 
// [11]) # ((!\CPU|Control|state.jsr1~q  & \CPU|Control|WideOr12~2_combout )))) # (\CPU|Datapath|IR|always1~0_combout  & (!\CPU|Control|state.jsr1~q  & (\CPU|Control|WideOr12~2_combout ))) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Control|state.jsr1~q ),
	.datac(!\CPU|Control|WideOr12~2_combout ),
	.datad(!\CPU|Datapath|IR|data [11]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~384 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~384 .lut_mask = 64'hAE0CAE0CAA00AA00;
defparam \CPU|Datapath|REGFILE|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N30
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~385 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~385_combout  = ( !\CPU|Datapath|IR|data [10] & ( !\CPU|Datapath|REGFILE|data~384_combout  & ( (!\CPU|Datapath|IR|always1~0_combout  & \CPU|Datapath|IR|data [9]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|always1~0_combout ),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(gnd),
	.datae(!\CPU|Datapath|IR|data [10]),
	.dataf(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~385 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~385 .lut_mask = 64'h0C0C000000000000;
defparam \CPU|Datapath|REGFILE|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N11
dffeas \CPU|Datapath|REGFILE|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~84 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N15
dffeas \CPU|Datapath|REGFILE|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~100 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N35
dffeas \CPU|Datapath|REGFILE|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~20 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N37
dffeas \CPU|Datapath|REGFILE|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~36 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N37
dffeas \CPU|Datapath|REGFILE|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~52 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N27
dffeas \CPU|Datapath|REGFILE|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~4 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N38
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~168 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~168_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~4_q )))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~20_q )))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~36_q )) # (\CPU|Datapath|IR|data [0] & 
// ((\CPU|Datapath|REGFILE|data~52_q ))))) # (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~20_q ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~36_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~52_q ),
	.datag(!\CPU|Datapath|REGFILE|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~168 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~168 .lut_mask = 64'h0C770C330C770CFF;
defparam \CPU|Datapath|REGFILE|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N1
dffeas \CPU|Datapath|REGFILE|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~68 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~172 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~172_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~168_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~168_combout  & 
// ((\CPU|Datapath|REGFILE|data~68_q ))) # (\CPU|Datapath|REGFILE|data~168_combout  & (\CPU|Datapath|REGFILE|data~84_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~168_combout )))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~168_combout  & ((\CPU|Datapath|REGFILE|data~100_q ))) # (\CPU|Datapath|REGFILE|data~168_combout  & (\CPU|Datapath|REGFILE|data~116_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~116_q ),
	.datab(!\CPU|Datapath|REGFILE|data~84_q ),
	.datac(!\CPU|Datapath|REGFILE|data~100_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~168_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~172 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~172 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N38
stratixiii_lcell_comb \CPU|Datapath|alumux|f[4]~19 (
// Equation(s):
// \CPU|Datapath|alumux|f[4]~19_combout  = ( \CPU|Datapath|IR|data [3] & ( \CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & ((\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|REGFILE|data~172_combout ))) ) ) ) # ( 
// !\CPU|Datapath|IR|data [3] & ( \CPU|Control|Selector4~0_combout  & ( (\CPU|Datapath|REGFILE|data~172_combout  & (!\CPU|Control|WideOr18~combout  & !\CPU|Control|WideOr17~combout )) ) ) ) # ( \CPU|Datapath|IR|data [3] & ( !\CPU|Control|Selector4~0_combout  
// & ( (\CPU|Datapath|IR|data [4] & !\CPU|Control|WideOr17~combout ) ) ) ) # ( !\CPU|Datapath|IR|data [3] & ( !\CPU|Control|Selector4~0_combout  & ( (\CPU|Datapath|IR|data [4] & !\CPU|Control|WideOr17~combout ) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~172_combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Control|WideOr17~combout ),
	.datae(!\CPU|Datapath|IR|data [3]),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[4]~19 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[4]~19 .lut_mask = 64'h0F000F0044007700;
defparam \CPU|Datapath|alumux|f[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~5_combout  = ( \CPU|Datapath|alumux|f[4]~19_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector2~0_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Datapath|REGFILE|data~380_combout  & !\CPU|Control|Selector1~2_combout )))) ) ) # ( !\CPU|Datapath|alumux|f[4]~19_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~2_combout  & (!\CPU|Control|Selector2~0_combout  $ 
// (!\CPU|Datapath|REGFILE|data~380_combout )))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datad(!\CPU|Control|Selector1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~5 .lut_mask = 64'h2800280028082808;
defparam \CPU|Datapath|ALU|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~4_combout  = ( \CPU|Datapath|REGFILE|data~132_combout  & ( (\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftRight1~6_combout  & \CPU|Datapath|ALU|Selector3~0_combout 
// ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~4 .lut_mask = 64'h0000000000040004;
defparam \CPU|Datapath|ALU|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~3_combout  = ( \CPU|Datapath|alumux|f[3]~26_combout  & ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|REGFILE|data~292_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~5_combout ) # 
// (\CPU|Datapath|alumux|f[2]~25_combout )))) ) ) ) # ( !\CPU|Datapath|alumux|f[3]~26_combout  & ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|ShiftLeft0~5_combout  & \CPU|Datapath|REGFILE|data~292_combout 
// )) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~3 .lut_mask = 64'h0000000000030013;
defparam \CPU|Datapath|ALU|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~6_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~15_combout  & ( (!\CPU|Datapath|ALU|Selector11~5_combout  & (!\CPU|Datapath|ALU|Selector11~4_combout  & (!\CPU|Datapath|ALU|Selector11~0_combout  & 
// !\CPU|Datapath|ALU|Selector11~3_combout ))) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~15_combout  & ( (!\CPU|Datapath|ALU|Selector11~5_combout  & (!\CPU|Datapath|ALU|Selector11~4_combout  & !\CPU|Datapath|ALU|Selector11~3_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|Selector11~5_combout ),
	.datab(!\CPU|Datapath|ALU|Selector11~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector11~0_combout ),
	.datad(!\CPU|Datapath|ALU|Selector11~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~6 .lut_mask = 64'h8800880080008000;
defparam \CPU|Datapath|ALU|Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~1_combout  = (\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~20_sumout )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|Add0~20_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~1 .lut_mask = 64'h1111111111111111;
defparam \CPU|Datapath|ALU|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N23
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [208]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[208] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[207] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[100]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [207]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[207] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[207] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~8_combout  = ( \CPU|Datapath|MAR|data [3] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [207] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [208]) # 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & \CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [208]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [207]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~8 .lut_mask = 64'h0000000000CE00CE;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[36]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~9_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [80] & (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [79])) 
// ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [79] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [80]) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [80]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [79]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~9 .lut_mask = 64'h008C008C00880088;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a36  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [80])) # (\CPU|Datapath|MAR|data [3] & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a100  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [208])))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a36  & ( (\CPU|Datapath|MAR|data 
// [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a100  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [208])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [80]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a100 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [208]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~7 .lut_mask = 64'h0003000344474447;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux11~7_combout  & ( (!\CPU|Datapath|MAR|data [1] & (((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~9_combout )) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux11~8_combout ))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux11~7_combout  & ( (!\CPU|Datapath|MAR|data [1] & ((\CACHE|CACHE_DATAPATH|datamux|Mux11~9_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~8_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux11~8_combout ),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux11~9_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~10 .lut_mask = 64'h44CC44CCC4CCC4CC;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [256]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[256] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[255] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[124]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [255]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[255] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[255] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [255] & ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [256]) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124 ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [255] & ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [256])) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [255] & ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (\CPU|Datapath|MAR|data [3] & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [256]) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [255] & ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & 
// (\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [256]))) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a124 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [256]),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [255]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~11 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~11 .lut_mask = 64'h0002331300033303;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [240]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[240] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[239] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[116]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [239]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[239] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[239] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~12 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~12_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [240] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [239]))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [240] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a116 )) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  
// & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [240] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [239]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [240] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a116 )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [239])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [240]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a116 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [239]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~12 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~12 .lut_mask = 64'h02DF02DF03CF03CF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[52]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~13 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~13_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [112] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [111]))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [112] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a52 )) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [112] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [111]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [112] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a52 )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [111])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [112]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a52 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [111]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~13 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~13 .lut_mask = 64'h02DF02DF03CF03CF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~14 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux11~13_combout  & ( \CPU|Datapath|MAR|data [1] & ( (!\CPU|Datapath|MAR|data [3]) # ((!\CPU|Datapath|MAR|data [0] & ((\CACHE|CACHE_DATAPATH|datamux|Mux11~12_combout ))) # 
// (\CPU|Datapath|MAR|data [0] & (\CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux11~13_combout  & ( \CPU|Datapath|MAR|data [1] & ( (!\CPU|Datapath|MAR|data [0] & (\CPU|Datapath|MAR|data [3] & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux11~12_combout )))) # (\CPU|Datapath|MAR|data [0] & (((\CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout )))) ) ) )

	.dataa(!\CPU|Datapath|MAR|data [0]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux11~12_combout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|Mux11~13_combout ),
	.dataf(!\CPU|Datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~14 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~14 .lut_mask = 64'h000000000527CDEF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [15])))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [16] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [15]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [16] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a4 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [16] & 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [15]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [16] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a4 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [16]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [15]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~5 .lut_mask = 64'h05F505F501FD01FD;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [48] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [47])))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [48] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [47]))) # (\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a20 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [48] & 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [47]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [48] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a20 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [48]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [47]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~4 .lut_mask = 64'h11DD11DD01FD01FD;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|datamux|Mux11~5_combout ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( 
// (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|datamux|Mux11~4_combout ) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux11~5_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~6 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[175] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[84]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [175]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[175] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [176]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[176] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [176] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [175]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [176] & ( (\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [175]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [175]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [176]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~1 .lut_mask = 64'h0033003300020002;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [144]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[144] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[143] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[68]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [143]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[143] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [143] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [144]) # (!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~1_combout  & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [144] & (!\CPU|Datapath|MAR|data [1] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [143])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [144]),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [143]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~2 .lut_mask = 64'h0088008800C800C8;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [176] & ( (!\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [144] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a68 ))) # (\CPU|Datapath|MAR|data [1] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a84 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [176] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [144] & (!\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a68 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [144]),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a68 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a84 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [176]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~0 .lut_mask = 64'h0404040404370437;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux11~0_combout  & ( (\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ) # ((\CACHE|CACHE_DATAPATH|datamux|Mux11~2_combout ) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux11~1_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux11~0_combout  & ( (\CPU|Datapath|MAR|data [3] & ((\CACHE|CACHE_DATAPATH|datamux|Mux11~2_combout ) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~1_combout ))) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux11~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux11~2_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~3 .lut_mask = 64'h0555055545554555;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[4]~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & (((!\CPU|Datapath|MAR|data [2]) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout ))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout  & ( \CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout  & ( 
// (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & (((!\CPU|Datapath|MAR|data [2]) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout ))) ) ) ) # ( \CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout  & ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & (((!\CPU|Datapath|MAR|data [2]) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout ))) ) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout  & ( (\CPU|Datapath|MAR|data [2] & (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout ) # 
// (\CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout )))) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux11~10_combout ),
	.datab(!\CPU|Datapath|MAR|data [2]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux11~14_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|Mux11~6_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[4]~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[4]~4 .lut_mask = 64'h001300DF00DF00DF;
defparam \CACHE|CACHE_DATAPATH|datamux|out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N26
stratixiii_lcell_comb \CPU|Datapath|marmux|f[4]~10 (
// Equation(s):
// \CPU|Datapath|marmux|f[4]~10_combout  = ( \CPU|Datapath|IR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( ((!\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|pc|data [4])) # (\CPU|Datapath|marmux|f[4]~1_combout  & 
// ((\CPU|Datapath|MDR|data [4])))) # (\CPU|Datapath|marmux|f[4]~2_combout ) ) ) ) # ( !\CPU|Datapath|IR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & ((!\CPU|Datapath|marmux|f[4]~1_combout  & 
// (\CPU|Datapath|pc|data [4])) # (\CPU|Datapath|marmux|f[4]~1_combout  & ((\CPU|Datapath|MDR|data [4]))))) # (\CPU|Datapath|marmux|f[4]~2_combout  & (((\CPU|Datapath|marmux|f[4]~1_combout )))) ) ) ) # ( \CPU|Datapath|IR|data [3] & ( 
// !\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & ((!\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|pc|data [4])) # (\CPU|Datapath|marmux|f[4]~1_combout  & ((\CPU|Datapath|MDR|data [4]))))) # 
// (\CPU|Datapath|marmux|f[4]~2_combout  & (((!\CPU|Datapath|marmux|f[4]~1_combout )))) ) ) ) # ( !\CPU|Datapath|IR|data [3] & ( !\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & 
// ((!\CPU|Datapath|marmux|f[4]~1_combout  & (\CPU|Datapath|pc|data [4])) # (\CPU|Datapath|marmux|f[4]~1_combout  & ((\CPU|Datapath|MDR|data [4]))))) ) ) )

	.dataa(!\CPU|Datapath|pc|data [4]),
	.datab(!\CPU|Datapath|MDR|data [4]),
	.datac(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datad(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datae(!\CPU|Datapath|IR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[4]~10 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[4]~10 .lut_mask = 64'h50305F30503F5F3F;
defparam \CPU|Datapath|marmux|f[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~3_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  ) ) # ( !\CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Datapath|ALU|Equal0~5_combout  & !\CPU|Datapath|ALU|ShiftLeft0~5_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~3 .lut_mask = 64'h0F000F00FF00FF00;
defparam \CPU|Datapath|ALU|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~4 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~4_combout  = ( \CPU|Datapath|REGFILE|data~372_combout  & ( \CPU|Datapath|REGFILE|data~380_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # ((!\CPU|Datapath|alumux|f[1]~21_combout  & 
// ((\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~356_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~372_combout  & ( \CPU|Datapath|REGFILE|data~380_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~364_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~356_combout  & (\CPU|Datapath|alumux|f[0]~22_combout 
// ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~372_combout  & ( !\CPU|Datapath|REGFILE|data~380_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~364_combout )))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~356_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~372_combout  & ( !\CPU|Datapath|REGFILE|data~380_combout  & ( 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~356_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~372_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \CPU|Datapath|ALU|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~3 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~3_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( \CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~324_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~348_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( 
// \CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~324_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & 
// (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~348_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~332_combout  & ( !\CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & 
// (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~324_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~348_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~332_combout  & ( !\CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~324_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout )))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|REGFILE|data~348_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~332_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~3 .lut_mask = 64'h220522AF770577AF;
defparam \CPU|Datapath|ALU|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~2_combout  = ( \CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|alumux|f[2]~25_combout ) # (\CPU|Datapath|ALU|ShiftRight1~4_combout 
// )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftRight1~2_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout )))) ) ) ) # ( !\CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|ShiftRight1~3_combout  & ( 
// (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftRight1~4_combout  & !\CPU|Datapath|alumux|f[2]~25_combout )) ) ) ) # ( \CPU|Control|truncate~0_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~3_combout  & ( 
// (!\CPU|Datapath|alumux|f[2]~25_combout  & ((!\CPU|Datapath|alumux|f[3]~26_combout  & ((\CPU|Datapath|ALU|ShiftRight1~4_combout ))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftRight1~2_combout )))) ) ) ) # ( 
// !\CPU|Control|truncate~0_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftRight1~4_combout  & !\CPU|Datapath|alumux|f[2]~25_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~4_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(!\CPU|Control|truncate~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~2 .lut_mask = 64'h0C001D000C001DCC;
defparam \CPU|Datapath|ALU|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|marmux|f[4]~11 (
// Equation(s):
// \CPU|Datapath|marmux|f[4]~11_combout  = ( \CPU|Datapath|ALU|Selector15~3_combout  & ( \CPU|Datapath|ALU|Selector11~2_combout  & ( (\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|marmux|f[4]~10_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector15~3_combout  & ( \CPU|Datapath|ALU|Selector11~2_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|marmux|f[4]~10_combout )))) # (\CPU|Datapath|marmux|Equal0~1_combout  & 
// ((!\CPU|Datapath|ALU|Selector11~6_combout ) # ((\CPU|Datapath|ALU|Selector11~1_combout )))) ) ) ) # ( \CPU|Datapath|ALU|Selector15~3_combout  & ( !\CPU|Datapath|ALU|Selector11~2_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & 
// (((\CPU|Datapath|marmux|f[4]~10_combout )))) # (\CPU|Datapath|marmux|Equal0~1_combout  & ((!\CPU|Datapath|ALU|Selector11~6_combout ) # ((\CPU|Datapath|ALU|Selector11~1_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|Selector15~3_combout  & ( 
// !\CPU|Datapath|ALU|Selector11~2_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|marmux|f[4]~10_combout )))) # (\CPU|Datapath|marmux|Equal0~1_combout  & ((!\CPU|Datapath|ALU|Selector11~6_combout ) # 
// ((\CPU|Datapath|ALU|Selector11~1_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector11~6_combout ),
	.datab(!\CPU|Datapath|ALU|Selector11~1_combout ),
	.datac(!\CPU|Datapath|marmux|f[4]~10_combout ),
	.datad(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datae(!\CPU|Datapath|ALU|Selector15~3_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[4]~11 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[4]~11 .lut_mask = 64'h0FBB0FBB0FBB0FFF;
defparam \CPU|Datapath|marmux|f[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N11
dffeas \CPU|Datapath|MAR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[4]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~11_combout  = ( !\CPU|Datapath|MAR|data [3] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [90] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [89])) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [90] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a41 ))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [89]))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [218] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a105  & 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [89]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [218]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a105 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [90]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a41 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~11 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~11 .lut_mask = 64'h555503000F550300;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [122]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[122] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[57]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [121]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[121] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [121] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [122] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [121]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [122] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a57 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [122]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a57 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [121]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~4 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [250]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[250] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[249] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[121]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [249]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[249] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[249] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a121  & ( (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [250] & 
// !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [249]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a121  & ( (\CPU|Datapath|MAR|data [3] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [249] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [250]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [250]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [249]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~5 .lut_mask = 64'h0023002310331033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout  & ( (!\CPU|Datapath|MAR|data [0]) # ((!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~4_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data~4_combout ) ) )

	.dataa(!\CPU|Datapath|MAR|data [0]),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~4 .lut_mask = 64'h0C0C0C0CAEAEAEAE;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux6~4_combout  & ( (!\CPU|Datapath|MAR|data [1] & (!\CACHE|CACHE_DATAPATH|datamux|Mux14~10_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux14~11_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux6~4_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux14~10_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux14~11_combout )) # (\CPU|Datapath|MAR|data [1]) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux14~10_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux14~11_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~5 .lut_mask = 64'hF555F555A000A000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [26] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a9 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [25]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [26] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [25] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [25]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~2 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [58] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a25 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [57]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [58] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [57] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [57]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [58]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~1 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[154] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[185] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[89]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [185]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[185] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[185] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[186] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154] & ( (!\CPU|Datapath|MAR|data [1]) # 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186])) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73  & ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186] & \CPU|Datapath|MAR|data [1])) ) ) ) # ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73  & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186] & \CPU|Datapath|MAR|data [1])) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73  & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154] & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186] & \CPU|Datapath|MAR|data [1])) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a89 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186]),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(gnd),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a73 ),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~0 .lut_mask = 64'h010101010101F1F1;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[153] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[73]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [153]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[153] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[153] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [153])) # (\CACHE|CACHE_DATAPATH|datamux|Mux6~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [153]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [185] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186])) # (\CACHE|CACHE_DATAPATH|datamux|Mux6~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [185]))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [154]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [185]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [186]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux6~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [153]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~6 .lut_mask = 64'h0A0F3033FF0FFF33;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux6~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux6~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|datamux|Mux6~2_combout )) # (\CPU|Datapath|MAR|data [3] & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux6~6_combout ))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|datamux|Mux6~1_combout )) # (\CPU|Datapath|MAR|data [3] & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux6~6_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux6~2_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux6~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux6~6_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~3 .lut_mask = 64'h0C3F0C3F44774477;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[9]~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  = ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ( (!\CPU|Datapath|MAR|data [2] & ((\CACHE|CACHE_DATAPATH|datamux|Mux6~3_combout ))) # (\CPU|Datapath|MAR|data [2] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux6~5_combout )) ) )

	.dataa(!\CPU|Datapath|MAR|data [2]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux6~5_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux6~3_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[9]~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[9]~8 .lut_mask = 64'h0000000050FA50FA;
defparam \CACHE|CACHE_DATAPATH|datamux|out[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N6
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[9]~1 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[9]~1_combout  = ( \CPU|Datapath|ALU|Selector14~7_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout )) # (\CPU|Control|WideOr4~0_combout  & (((\CPU|Datapath|ALU|Selector6~6_combout ) # 
// (\CPU|Control|state.stb1_odd~q )))) ) ) # ( !\CPU|Datapath|ALU|Selector14~7_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout )) # (\CPU|Control|WideOr4~0_combout  & (((!\CPU|Control|state.stb1_odd~q  & 
// \CPU|Datapath|ALU|Selector6~6_combout )))) ) )

	.dataa(!\CPU|Control|WideOr4~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout ),
	.datac(!\CPU|Control|state.stb1_odd~q ),
	.datad(!\CPU|Datapath|ALU|Selector6~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[9]~1 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[9]~1 .lut_mask = 64'h2272227227772777;
defparam \CPU|Datapath|mdrmux|f[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \CPU|Datapath|MDR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N35
dffeas \CPU|Datapath|IR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N14
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~386 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~386_combout  = ( !\CPU|Datapath|REGFILE|data~384_combout  & ( ((\CPU|Datapath|IR|data [10] & \CPU|Datapath|IR|data [9])) # (\CPU|Datapath|IR|always1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|always1~0_combout ),
	.datac(!\CPU|Datapath|IR|data [10]),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~386 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~386 .lut_mask = 64'h333F333F00000000;
defparam \CPU|Datapath|REGFILE|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N21
dffeas \CPU|Datapath|REGFILE|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~115 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~280 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~280_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~3_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~19_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~35_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~51_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~19_q ),
	.datab(!\CPU|Datapath|REGFILE|data~51_q ),
	.datac(!\CPU|Datapath|REGFILE|data~35_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~280 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~280 .lut_mask = 64'h0F550F3300FF00FF;
defparam \CPU|Datapath|REGFILE|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~284 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~284_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~280_combout ))))) # (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~280_combout  & 
// (\CPU|Datapath|REGFILE|data~67_q )) # (\CPU|Datapath|REGFILE|data~280_combout  & ((\CPU|Datapath|REGFILE|data~83_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~280_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~280_combout  & ((\CPU|Datapath|REGFILE|data~99_q ))) # (\CPU|Datapath|REGFILE|data~280_combout  & (\CPU|Datapath|REGFILE|data~115_q ))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~115_q ),
	.datac(!\CPU|Datapath|REGFILE|data~99_q ),
	.datad(!\CPU|Datapath|REGFILE|data~83_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~280_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~284 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~284 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|Datapath|REGFILE|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N10
stratixiii_lcell_comb \CPU|Datapath|alumux|f[3]~26 (
// Equation(s):
// \CPU|Datapath|alumux|f[3]~26_combout  = ( \CPU|Datapath|REGFILE|data~284_combout  & ( (\CPU|Datapath|alumux|f[3]~24_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~0_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~284_combout  & ( 
// (!\CPU|Datapath|ALU|ShiftLeft0~0_combout  & \CPU|Datapath|alumux|f[3]~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[3]~26 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[3]~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Datapath|alumux|f[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~5_combout  = ( !\CPU|Datapath|alumux|f[2]~25_combout  & ( (\CPU|Datapath|ALU|Selector3~0_combout  & (((!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftLeft0~19_combout  & !\CPU|Datapath|alumux|f[0]~22_combout 
// ))) # (\CPU|Datapath|ALU|ShiftLeft0~20_combout ))) ) ) # ( \CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|Selector3~0_combout  & (\CPU|Datapath|ALU|ShiftLeft0~15_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~20_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~5 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector7~5 .lut_mask = 64'h0233020200330202;
defparam \CPU|Datapath|ALU|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~2_combout  = ( \CPU|Datapath|alumux|f[8]~28_combout  & ( (!\CPU|Control|Selector2~0_combout  & !\CPU|Control|WideOr17~combout ) ) ) # ( !\CPU|Datapath|alumux|f[8]~28_combout  & ( (!\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Control|WideOr17~combout  & !\CPU|Control|Selector1~2_combout )) ) )

	.dataa(!\CPU|Control|Selector2~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[8]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~2 .lut_mask = 64'hA000A000A0A0A0A0;
defparam \CPU|Datapath|ALU|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~1_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & (\CPU|Datapath|ALU|Selector9~0_combout  & \CPU|Control|truncate~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~1 .lut_mask = 64'h0000000000030003;
defparam \CPU|Datapath|ALU|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~3_combout  = ( !\CPU|Datapath|ALU|Selector7~1_combout  & ( (!\CPU|Datapath|REGFILE|data~324_combout  & (((!\CPU|Datapath|ALU|Equal0~6_combout )))) # (\CPU|Datapath|REGFILE|data~324_combout  & ((!\CPU|Control|truncate~0_combout  
// & ((!\CPU|Datapath|ALU|Equal0~6_combout ))) # (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|ALU|Selector7~2_combout )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector7~2_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~3 .lut_mask = 64'hFE10FE1000000000;
defparam \CPU|Datapath|ALU|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~1_combout  = (!\CPU|Datapath|ALU|Selector9~0_combout  & ((\CPU|Datapath|ALU|Equal0~5_combout ) # (\CPU|Datapath|ALU|Equal0~4_combout )))

	.dataa(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~1 .lut_mask = 64'h0AAA0AAA0AAA0AAA;
defparam \CPU|Datapath|ALU|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~0_combout  = ( \CPU|Datapath|ALU|Selector9~1_combout  & ( (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftRight1~3_combout )) # (\CPU|Datapath|alumux|f[2]~25_combout  & 
// ((\CPU|Datapath|ALU|ShiftRight1~2_combout ))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~0 .lut_mask = 64'h0000000002130213;
defparam \CPU|Datapath|ALU|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~4_combout  = ( \CPU|Datapath|ALU|Selector7~0_combout  ) # ( !\CPU|Datapath|ALU|Selector7~0_combout  & ( ((!\CPU|Datapath|ALU|Selector7~3_combout ) # ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~36_sumout ))) # 
// (\CPU|Datapath|ALU|Selector7~5_combout ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector7~5_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Add0~36_sumout ),
	.datad(!\CPU|Datapath|ALU|Selector7~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~4 .lut_mask = 64'hFF57FF57FFFFFFFF;
defparam \CPU|Datapath|ALU|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N16
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[8]~0 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[8]~0_combout  = ( \CPU|Datapath|pcmux|f[8]~0_combout  & ( (!\CPU|Control|WideOr4~0_combout ) # ((!\CPU|Control|state.stb1_odd~q  & ((\CPU|Datapath|ALU|Selector7~4_combout ))) # (\CPU|Control|state.stb1_odd~q  & 
// (\CPU|Datapath|ALU|Selector15~7_combout ))) ) ) # ( !\CPU|Datapath|pcmux|f[8]~0_combout  & ( (\CPU|Control|WideOr4~0_combout  & ((!\CPU|Control|state.stb1_odd~q  & ((\CPU|Datapath|ALU|Selector7~4_combout ))) # (\CPU|Control|state.stb1_odd~q  & 
// (\CPU|Datapath|ALU|Selector15~7_combout )))) ) )

	.dataa(!\CPU|Control|WideOr4~0_combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datad(!\CPU|Datapath|ALU|Selector7~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pcmux|f[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[8]~0 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[8]~0 .lut_mask = 64'h01450145ABEFABEF;
defparam \CPU|Datapath|mdrmux|f[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \CPU|Datapath|MDR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N17
dffeas \CPU|Datapath|IR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N34
stratixiii_lcell_comb \CPU|Datapath|storemux|f[2]~0 (
// Equation(s):
// \CPU|Datapath|storemux|f[2]~0_combout  = ( \CPU|Datapath|IR|always1~0_combout  & ( (!\CPU|Control|WideOr6~0_combout ) # (\CPU|Datapath|IR|data [8]) ) ) # ( !\CPU|Datapath|IR|always1~0_combout  & ( (!\CPU|Control|WideOr6~0_combout  & 
// ((\CPU|Datapath|IR|data [11]))) # (\CPU|Control|WideOr6~0_combout  & (\CPU|Datapath|IR|data [8])) ) )

	.dataa(!\CPU|Control|WideOr6~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [8]),
	.datad(!\CPU|Datapath|IR|data [11]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|storemux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|storemux|f[2]~0 .extended_lut = "off";
defparam \CPU|Datapath|storemux|f[2]~0 .lut_mask = 64'h05AF05AFAFAFAFAF;
defparam \CPU|Datapath|storemux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~336 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~336_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~10_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~26_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~42_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~58_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~26_q ),
	.datab(!\CPU|Datapath|REGFILE|data~58_q ),
	.datac(!\CPU|Datapath|REGFILE|data~42_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~336 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~336 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~340 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~340_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~336_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~336_combout  & (((\CPU|Datapath|REGFILE|data~74_q )))) # (\CPU|Datapath|REGFILE|data~336_combout  & (\CPU|Datapath|REGFILE|data~90_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~336_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~336_combout  & (\CPU|Datapath|REGFILE|data~106_q )) # 
// (\CPU|Datapath|REGFILE|data~336_combout  & ((\CPU|Datapath|REGFILE|data~122_q )))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~90_q ),
	.datac(!\CPU|Datapath|REGFILE|data~106_q ),
	.datad(!\CPU|Datapath|REGFILE|data~336_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~122_q ),
	.datag(!\CPU|Datapath|REGFILE|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~340 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~340 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \CPU|Datapath|REGFILE|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~5_combout  = ( \CPU|Datapath|alumux|f[10]~30_combout  & ( (!\CPU|Control|Selector2~0_combout  & (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|REGFILE|data~340_combout )) ) ) # ( !\CPU|Datapath|alumux|f[10]~30_combout  & ( 
// (!\CPU|Control|Selector2~0_combout  & (!\CPU|Control|WideOr17~combout  & (\CPU|Datapath|REGFILE|data~340_combout  & !\CPU|Control|Selector1~2_combout ))) ) )

	.dataa(!\CPU|Control|Selector2~0_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datad(!\CPU|Control|Selector1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[10]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~5 .lut_mask = 64'h0800080008080808;
defparam \CPU|Datapath|ALU|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~6_combout  = ( \CPU|Datapath|alumux|f[1]~21_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  ) ) # ( !\CPU|Datapath|alumux|f[1]~21_combout  & ( (!\CPU|Datapath|ALU|Selector9~0_combout  & 
// ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~300_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ))))) # (\CPU|Datapath|ALU|Selector9~0_combout  & 
// (((\CPU|Datapath|REGFILE|data~292_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~6 .lut_mask = 64'h207F207F00FF00FF;
defparam \CPU|Datapath|ALU|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~2_combout  = ( !\CPU|Datapath|ALU|Selector5~5_combout  & ( \CPU|Datapath|ALU|Selector5~6_combout  & ( (!\CPU|Datapath|ALU|Equal0~4_combout ) # ((!\CPU|Datapath|ALU|Selector9~0_combout  & 
// (!\CPU|Datapath|ALU|ShiftRight1~8_combout  & !\CPU|Datapath|alumux|f[2]~25_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector5~5_combout  & ( !\CPU|Datapath|ALU|Selector5~6_combout  & ( ((!\CPU|Datapath|ALU|ShiftRight1~8_combout ) # 
// ((!\CPU|Datapath|ALU|Equal0~4_combout ) # (\CPU|Datapath|alumux|f[2]~25_combout ))) # (\CPU|Datapath|ALU|Selector9~0_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(!\CPU|Datapath|ALU|Selector5~5_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~2 .lut_mask = 64'hFDFF0000F8F00000;
defparam \CPU|Datapath|ALU|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~1_combout  = ( \CPU|Datapath|ALU|Selector3~0_combout  & ( (\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|alumux|f[3]~26_combout  & \CPU|Datapath|ALU|ShiftLeft0~17_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~1 .lut_mask = 64'h0000000000300030;
defparam \CPU|Datapath|ALU|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~7_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~5_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout ) # 
// (\CPU|Datapath|REGFILE|data~292_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~5_combout  & 
// ((!\CPU|Datapath|alumux|f[2]~25_combout ) # (\CPU|Datapath|REGFILE|data~292_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~300_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & 
// \CPU|Datapath|ALU|Equal0~5_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~5_combout  & !\CPU|Datapath|alumux|f[2]~25_combout )) ) ) 
// )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~300_combout ),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~7 .lut_mask = 64'h1010111110111011;
defparam \CPU|Datapath|ALU|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~0_combout  = ( !\CPU|Datapath|ALU|Selector9~0_combout  & ( (\CPU|Datapath|ALU|Selector5~7_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftRight1~8_combout ))) # 
// (\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datad(!\CPU|Datapath|ALU|Selector5~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~0 .lut_mask = 64'h002E002E00000000;
defparam \CPU|Datapath|ALU|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~3_combout  = ( !\CPU|Datapath|ALU|Selector5~1_combout  & ( !\CPU|Datapath|ALU|Selector5~0_combout  & ( (!\CPU|Control|truncate~0_combout  & (((!\CPU|Datapath|ALU|Equal0~6_combout )))) # (\CPU|Control|truncate~0_combout  & 
// (\CPU|Datapath|ALU|Selector5~2_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ) # (\CPU|Datapath|REGFILE|data~340_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector5~2_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datae(!\CPU|Datapath|ALU|Selector5~1_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~3 .lut_mask = 64'hDD01000000000000;
defparam \CPU|Datapath|ALU|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~4_combout  = ( \CPU|Datapath|ALU|Selector6~1_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~31_combout  ) ) # ( !\CPU|Datapath|ALU|Selector6~1_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( 
// (!\CPU|Datapath|ALU|Selector5~3_combout ) # ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~44_sumout )) ) ) ) # ( \CPU|Datapath|ALU|Selector6~1_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( 
// (!\CPU|Datapath|ALU|Selector5~3_combout ) # ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~44_sumout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~1_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( 
// (!\CPU|Datapath|ALU|Selector5~3_combout ) # ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~44_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Add0~44_sumout ),
	.datad(!\CPU|Datapath|ALU|Selector5~3_combout ),
	.datae(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~4 .lut_mask = 64'hFF03FF03FF03FFFF;
defparam \CPU|Datapath|ALU|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N10
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[10]~2 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[10]~2_combout  = ( \CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout )))) # (\CPU|Control|WideOr4~0_combout  & (((\CPU|Datapath|ALU|Selector5~4_combout 
// )) # (\CPU|Control|state.stb1_odd~q ))) ) ) # ( !\CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout )))) # (\CPU|Control|WideOr4~0_combout  & (!\CPU|Control|state.stb1_odd~q  
// & (\CPU|Datapath|ALU|Selector5~4_combout ))) ) )

	.dataa(!\CPU|Control|WideOr4~0_combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[10]~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[10]~2 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[10]~2 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|Datapath|mdrmux|f[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \CPU|Datapath|MDR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~50 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~50_combout  = ( \CPU|Datapath|IR|data [2] & ( (!\CPU|Control|state.lshf~q  & (\CPU|Datapath|IR|data [5] & \CPU|Control|state.s_add~q )) ) ) # ( !\CPU|Datapath|IR|data [2] & ( (!\CPU|Control|state.lshf~q  & 
// (\CPU|Datapath|IR|data [5] & ((\CPU|Control|state.s_and~q ) # (\CPU|Control|state.s_add~q )))) ) )

	.dataa(!\CPU|Control|state.lshf~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.s_add~q ),
	.datad(!\CPU|Control|state.s_and~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~50 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~50 .lut_mask = 64'h0222022202020202;
defparam \CPU|Datapath|regfilemux|f[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~51 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~51_combout  = ( \CPU|Datapath|regfilemux|f[2]~50_combout  & ( \CPU|Datapath|regfilemux|f[1]~55_combout  & ( \CPU|Datapath|MDR|data [10] ) ) ) # ( !\CPU|Datapath|regfilemux|f[2]~50_combout  & ( 
// \CPU|Datapath|regfilemux|f[1]~55_combout  & ( ((\CPU|Datapath|ALU|Selector13~5_combout  & \CPU|Datapath|regfilemux|f[11]~8_combout )) # (\CPU|Datapath|MDR|data [10]) ) ) ) # ( !\CPU|Datapath|regfilemux|f[2]~50_combout  & ( 
// !\CPU|Datapath|regfilemux|f[1]~55_combout  & ( (\CPU|Datapath|ALU|Selector13~5_combout  & \CPU|Datapath|regfilemux|f[11]~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MDR|data [10]),
	.datac(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~51 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~51 .lut_mask = 64'h000F0000333F3333;
defparam \CPU|Datapath|regfilemux|f[2]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~49 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~49_combout  = ( \CPU|Datapath|regfilemux|f[6]~10_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((\CPU|Datapath|_adder|Add0~5_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|MDR|data [2])) ) 
// ) # ( !\CPU|Datapath|regfilemux|f[6]~10_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|pc|data [2])) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & ((\CPU|Datapath|MDR|data [2]))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|pc|data [2]),
	.datac(!\CPU|Datapath|MDR|data [2]),
	.datad(!\CPU|Datapath|_adder|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~49 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~49 .lut_mask = 64'h2727272705AF05AF;
defparam \CPU|Datapath|regfilemux|f[2]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~52 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~52_combout  = ( \CPU|Datapath|ALU_IMM|Add0~9_sumout  & ( (((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[2]~49_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout )) # 
// (\CPU|Datapath|regfilemux|f[2]~51_combout ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~9_sumout  & ( ((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[2]~49_combout )) # (\CPU|Datapath|regfilemux|f[2]~51_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[2]~51_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[2]~49_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~52 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~52 .lut_mask = 64'h555F555F777F777F;
defparam \CPU|Datapath|regfilemux|f[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \CPU|Datapath|REGFILE|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~114 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \CPU|Datapath|REGFILE|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~82 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N3
dffeas \CPU|Datapath|REGFILE|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~98 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~18feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~18feeder_combout  = ( \CPU|Datapath|regfilemux|f[2]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~18feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \CPU|Datapath|REGFILE|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~18 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N31
dffeas \CPU|Datapath|REGFILE|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~50 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \CPU|Datapath|REGFILE|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~34 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N37
dffeas \CPU|Datapath|REGFILE|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~2 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~264 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~264_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~2_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~18_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~34_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~50_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~18_q ),
	.datab(!\CPU|Datapath|REGFILE|data~50_q ),
	.datac(!\CPU|Datapath|REGFILE|data~34_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~264 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~264 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N29
dffeas \CPU|Datapath|REGFILE|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~66 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~268 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~268_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~264_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~264_combout  & ((\CPU|Datapath|REGFILE|data~66_q ))) # (\CPU|Datapath|REGFILE|data~264_combout  & (\CPU|Datapath|REGFILE|data~82_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~264_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~264_combout  & ((\CPU|Datapath|REGFILE|data~98_q ))) # 
// (\CPU|Datapath|REGFILE|data~264_combout  & (\CPU|Datapath|REGFILE|data~114_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~114_q ),
	.datab(!\CPU|Datapath|REGFILE|data~82_q ),
	.datac(!\CPU|Datapath|REGFILE|data~98_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~264_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~268 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~268 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [204]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[204] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[203] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[98]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [203]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[203] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[203] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~4_combout  = ( \CPU|Datapath|MAR|data [3] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [203] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [204]) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [204]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [203]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~4 .lut_mask = 64'h0000000000F500F5;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[34]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~15_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [76] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [75]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [76] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a34 ))))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [75]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [204] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a98 ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [204]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a98 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [75]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [76]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a34 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~15 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~15 .lut_mask = 64'h00FF02020A5F0202;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[50]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [107] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [108] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [107]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [108] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a50 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [108]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a50 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [107]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~7 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [236]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[236] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[235] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [235]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[235] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[235] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~6_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [235] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [236] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [235]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [236] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a114 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [236]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a114 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [235]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~6 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~8_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux13~6_combout  & ( (!\CPU|Datapath|MAR|data [0] & (((!\CPU|Datapath|MAR|data [3] & !\CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout )))) # (\CPU|Datapath|MAR|data [0] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout  & ((!\CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout ) # (\CPU|Datapath|MAR|data [3])))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux13~6_combout  & ( (!\CPU|Datapath|MAR|data [0] & 
// (((!\CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout ) # (\CPU|Datapath|MAR|data [3])))) # (\CPU|Datapath|MAR|data [0] & (!\CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout  & ((!\CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout ) # (\CPU|Datapath|MAR|data [3])))) ) 
// )

	.dataa(!\CPU|Datapath|MAR|data [0]),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux13~5_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux13~7_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~8 .lut_mask = 64'hEE0EEE0EE404E404;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~9_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux13~8_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux13~4_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux13~15_combout )) # (\CPU|Datapath|MAR|data [1]) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux13~8_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux13~4_combout  & (!\CACHE|CACHE_DATAPATH|datamux|Mux13~15_combout  & !\CPU|Datapath|MAR|data [1])) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux13~4_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux13~15_combout ),
	.datad(!\CPU|Datapath|MAR|data [1]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~9 .lut_mask = 64'hC000C000C0FFC0FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a18  & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [44])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [43]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a18  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [43] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [44]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [44]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [43]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~1 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a2  & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [12])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [11]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a2  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [11] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [12]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [12]),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~2 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [140]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[140] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[171] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[82]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [171]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[171] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[171] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [172]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[172] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~0_combout  = ( \CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a66  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [172] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a82 ) ) ) ) # ( !\CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a66  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [140] 
// ) ) ) # ( \CPU|Datapath|MAR|data [1] & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a66  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [172] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a82 
// ) ) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [172]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a82 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [140]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~0 .lut_mask = 64'h0000030300FF0303;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[139] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[66]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [139]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[139] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~19 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~19_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [140] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [139])) # (\CACHE|CACHE_DATAPATH|datamux|Mux13~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [139]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [171] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [172])) # (\CACHE|CACHE_DATAPATH|datamux|Mux13~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [171]))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [140]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [171]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [172]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux13~0_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [139]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~19 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~19 .lut_mask = 64'h0AFF30FF0F0F3333;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux13~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux13~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux13~19_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux13~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  
// & ((\CACHE|CACHE_DATAPATH|datamux|Mux13~2_combout )))) # (\CPU|Datapath|MAR|data [3]) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux13~19_combout  & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// (\CACHE|CACHE_DATAPATH|datamux|Mux13~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux13~2_combout ))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux13~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux13~2_combout ),
	.datad(!\CPU|Datapath|MAR|data [3]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux13~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~3 .lut_mask = 64'h2700270027FF27FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[2]~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux13~3_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((!\CPU|Datapath|MAR|data [2]) # (!\CACHE|CACHE_DATAPATH|datamux|Mux13~9_combout ))) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux13~3_combout  & ( (\CPU|Datapath|MAR|data [2] & (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux13~9_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [2]),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux13~9_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[2]~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[2]~2 .lut_mask = 64'h030003000F0C0F0C;
defparam \CACHE|CACHE_DATAPATH|datamux|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[2]~2 (
// Equation(s):
// \CPU|Datapath|pcmux|f[2]~2_combout  = ( \CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout  & ( \CPU|Datapath|_adder2|Add0~5_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout ) # ((!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder|Add0~5_sumout )) 
// # (\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|REGFILE|data~268_combout )))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout  & ( \CPU|Datapath|_adder2|Add0~5_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & 
// (((\CPU|Datapath|pc|data[11]~1_combout )))) # (\CPU|Datapath|pc|data[11]~3_combout  & ((!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder|Add0~5_sumout )) # (\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|REGFILE|data~268_combout ))))) 
// ) ) ) # ( \CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout  & ( !\CPU|Datapath|_adder2|Add0~5_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout )))) # (\CPU|Datapath|pc|data[11]~3_combout  & 
// ((!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder|Add0~5_sumout )) # (\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|REGFILE|data~268_combout ))))) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout  & ( 
// !\CPU|Datapath|_adder2|Add0~5_sumout  & ( (\CPU|Datapath|pc|data[11]~3_combout  & ((!\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder|Add0~5_sumout )) # (\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|REGFILE|data~268_combout ))))) ) ) 
// )

	.dataa(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datab(!\CPU|Datapath|_adder|Add0~5_sumout ),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[2]~2 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[2]~2 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \CPU|Datapath|pcmux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N3
dffeas \CPU|Datapath|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~5_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N4
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~9 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~9_sumout  = SUM(( \CPU|Datapath|pc|data [3] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~6  ))
// \CPU|Datapath|_plus2|Add0~10  = CARRY(( \CPU|Datapath|pc|data [3] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~9_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N12
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[3]~3 (
// Equation(s):
// \CPU|Datapath|pcmux|f[3]~3_combout  = ( \CPU|Datapath|pc|data[11]~1_combout  & ( \CPU|Datapath|_adder2|Add0~9_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout ) # (\CPU|Datapath|REGFILE|data~260_combout ) ) ) ) # ( !\CPU|Datapath|pc|data[11]~1_combout  & 
// ( \CPU|Datapath|_adder2|Add0~9_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout )) # (\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder|Add0~9_sumout ))) ) ) ) # ( 
// \CPU|Datapath|pc|data[11]~1_combout  & ( !\CPU|Datapath|_adder2|Add0~9_sumout  & ( (\CPU|Datapath|pc|data[11]~3_combout  & \CPU|Datapath|REGFILE|data~260_combout ) ) ) ) # ( !\CPU|Datapath|pc|data[11]~1_combout  & ( !\CPU|Datapath|_adder2|Add0~9_sumout  & 
// ( (!\CPU|Datapath|pc|data[11]~3_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout )) # (\CPU|Datapath|pc|data[11]~3_combout  & ((\CPU|Datapath|_adder|Add0~9_sumout ))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~9_sumout ),
	.datae(!\CPU|Datapath|pc|data[11]~1_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[3]~3 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[3]~3 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \CPU|Datapath|pcmux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N5
dffeas \CPU|Datapath|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~9_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N6
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~13 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~13_sumout  = SUM(( \CPU|Datapath|pc|data [4] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~10  ))
// \CPU|Datapath|_plus2|Add0~14  = CARRY(( \CPU|Datapath|pc|data [4] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~13_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N18
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[4]~4 (
// Equation(s):
// \CPU|Datapath|pcmux|f[4]~4_combout  = ( \CPU|Datapath|REGFILE|data~380_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout )) # 
// (\CPU|Datapath|_adder2|Add0~13_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (((\CPU|Datapath|_adder|Add0~13_sumout ) # (\CPU|Datapath|pc|data[11]~1_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~380_combout  & ( 
// \CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout )) # (\CPU|Datapath|_adder2|Add0~13_sumout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & 
// (((!\CPU|Datapath|pc|data[11]~1_combout  & \CPU|Datapath|_adder|Add0~13_sumout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~380_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & 
// (\CPU|Datapath|_adder2|Add0~13_sumout  & (\CPU|Datapath|pc|data[11]~1_combout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & (((\CPU|Datapath|_adder|Add0~13_sumout ) # (\CPU|Datapath|pc|data[11]~1_combout )))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~380_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|_adder2|Add0~13_sumout  & (\CPU|Datapath|pc|data[11]~1_combout ))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (((!\CPU|Datapath|pc|data[11]~1_combout  & \CPU|Datapath|_adder|Add0~13_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datab(!\CPU|Datapath|_adder2|Add0~13_sumout ),
	.datac(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~13_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~380_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[4]~4 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[4]~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \CPU|Datapath|pcmux|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \CPU|Datapath|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~13_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~17 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~17_sumout  = SUM(( \CPU|Datapath|pc|data [5] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~14  ))
// \CPU|Datapath|_plus2|Add0~18  = CARRY(( \CPU|Datapath|pc|data [5] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~17_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Datapath|_plus2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N22
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[5]~5 (
// Equation(s):
// \CPU|Datapath|pcmux|f[5]~5_combout  = ( \CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|_adder2|Add0~17_sumout  & ( ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ))) # 
// (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|_adder|Add0~17_sumout ))) # (\CPU|Datapath|pc|data[11]~1_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|_adder2|Add0~17_sumout  & ( 
// (!\CPU|Datapath|pc|data[11]~3_combout  & (((\CPU|Datapath|pc|data[11]~1_combout ) # (\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout )))) # (\CPU|Datapath|pc|data[11]~3_combout  & (\CPU|Datapath|_adder|Add0~17_sumout  & 
// ((!\CPU|Datapath|pc|data[11]~1_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|_adder2|Add0~17_sumout  & ( (!\CPU|Datapath|pc|data[11]~3_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout  & 
// !\CPU|Datapath|pc|data[11]~1_combout )))) # (\CPU|Datapath|pc|data[11]~3_combout  & (((\CPU|Datapath|pc|data[11]~1_combout )) # (\CPU|Datapath|_adder|Add0~17_sumout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( 
// !\CPU|Datapath|_adder2|Add0~17_sumout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & ((!\CPU|Datapath|pc|data[11]~3_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ))) # (\CPU|Datapath|pc|data[11]~3_combout  & 
// (\CPU|Datapath|_adder|Add0~17_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datab(!\CPU|Datapath|_adder|Add0~17_sumout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ),
	.datad(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~364_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[5]~5 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[5]~5 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \CPU|Datapath|pcmux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N9
dffeas \CPU|Datapath|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~17_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N18
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[6]~6 (
// Equation(s):
// \CPU|Datapath|pcmux|f[6]~6_combout  = ( \CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout  & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|_adder|Add0~21_sumout ))) # (\CPU|Datapath|pc|data[11]~1_combout  
// & (\CPU|Datapath|REGFILE|data~372_combout )) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout  & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & ((\CPU|Datapath|_adder|Add0~21_sumout ))) # 
// (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|REGFILE|data~372_combout )) ) ) ) # ( \CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout ) # 
// (\CPU|Datapath|_adder2|Add0~21_sumout ) ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( (\CPU|Datapath|pc|data[11]~1_combout  & \CPU|Datapath|_adder2|Add0~21_sumout ) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datab(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~21_sumout ),
	.datad(!\CPU|Datapath|_adder2|Add0~21_sumout ),
	.datae(!\CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout ),
	.dataf(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[6]~6 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[6]~6 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \CPU|Datapath|pcmux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N11
dffeas \CPU|Datapath|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~21_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N28
stratixiii_lcell_comb \CPU|Datapath|marmux|f[6]~14 (
// Equation(s):
// \CPU|Datapath|marmux|f[6]~14_combout  = ( \CPU|Datapath|marmux|f[4]~1_combout  & ( \CPU|Datapath|marmux|f[4]~2_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout  ) ) ) # ( !\CPU|Datapath|marmux|f[4]~1_combout  & ( 
// \CPU|Datapath|marmux|f[4]~2_combout  & ( \CPU|Datapath|IR|data [5] ) ) ) # ( \CPU|Datapath|marmux|f[4]~1_combout  & ( !\CPU|Datapath|marmux|f[4]~2_combout  & ( \CPU|Datapath|MDR|data [6] ) ) ) # ( !\CPU|Datapath|marmux|f[4]~1_combout  & ( 
// !\CPU|Datapath|marmux|f[4]~2_combout  & ( \CPU|Datapath|pc|data [6] ) ) )

	.dataa(!\CPU|Datapath|pc|data [6]),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Datapath|MDR|data [6]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[6]~6_combout ),
	.datae(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.dataf(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[6]~14 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[6]~14 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU|Datapath|marmux|f[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~5_combout  = ( \CPU|Datapath|ALU|Equal0~3_combout  & ( \CPU|Datapath|ALU|Add0~28_sumout  ) ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( \CPU|Datapath|ALU|Add0~28_sumout  & ( (\CPU|Datapath|ALU|Selector10~2_combout  & 
// ((!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~9_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~12_combout )))) ) ) ) # ( \CPU|Datapath|ALU|Equal0~3_combout  & ( 
// !\CPU|Datapath|ALU|Add0~28_sumout  & ( (\CPU|Datapath|ALU|Selector10~2_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~9_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~12_combout 
// )))) ) ) ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( !\CPU|Datapath|ALU|Add0~28_sumout  & ( (\CPU|Datapath|ALU|Selector10~2_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~9_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~12_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector10~2_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~28_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~5 .lut_mask = 64'h014501450145FFFF;
defparam \CPU|Datapath|ALU|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N4
stratixiii_lcell_comb \CPU|Datapath|marmux|f[6]~15 (
// Equation(s):
// \CPU|Datapath|marmux|f[6]~15_combout  = ( \CPU|Datapath|ALU|Selector9~8_combout  & ( \CPU|Datapath|ALU|Selector9~9_combout  & ( (\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|marmux|f[6]~14_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector9~8_combout  & ( \CPU|Datapath|ALU|Selector9~9_combout  & ( (\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|marmux|f[6]~14_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector9~8_combout  & ( 
// !\CPU|Datapath|ALU|Selector9~9_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (\CPU|Datapath|marmux|f[6]~14_combout )) # (\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|ALU|Selector9~5_combout ) # (\CPU|Datapath|ALU|Selector9~4_combout 
// )))) ) ) ) # ( !\CPU|Datapath|ALU|Selector9~8_combout  & ( !\CPU|Datapath|ALU|Selector9~9_combout  & ( (\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|marmux|f[6]~14_combout ) ) ) )

	.dataa(!\CPU|Datapath|marmux|f[6]~14_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~5_combout ),
	.datae(!\CPU|Datapath|ALU|Selector9~8_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[6]~15 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[6]~15 .lut_mask = 64'h7777477777777777;
defparam \CPU|Datapath|marmux|f[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \CPU|Datapath|MAR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [6] & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [5] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [6] & ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [5]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  = ( !\CACHE|CACHE_DATAPATH|data_array1|data~0_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data~0_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data~2 .lut_mask = 64'h00000000FFFF0000;
defparam \CACHE|CACHE_DATAPATH|data_array1|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [206]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[206] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[35]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~15_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [78] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [77])))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [78] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a35 )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [77]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a99  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [206]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [78]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [206]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [77]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a35 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~15 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~15 .lut_mask = 64'h0202000ADFDF000A;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [238]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[238] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[237] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[115]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [237]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[237] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[237] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~6_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [237] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [238] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [237]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [238] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a115 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [238]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a115 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [237]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~6 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[51]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [109] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [110] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [109]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [110] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a51 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [110]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a51 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [109]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~7 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~8_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout  & ( (!\CPU|Datapath|MAR|data [0] & ((!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux12~7_combout ))) # (\CPU|Datapath|MAR|data [3] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux12~6_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout  & ( (!\CPU|Datapath|MAR|data [3] & (((!\CACHE|CACHE_DATAPATH|datamux|Mux12~7_combout )))) # (\CPU|Datapath|MAR|data [3] & 
// ((!\CACHE|CACHE_DATAPATH|datamux|Mux12~6_combout ) # ((\CPU|Datapath|MAR|data [0])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux12~6_combout ),
	.datab(!\CPU|Datapath|MAR|data [0]),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux12~7_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~8 .lut_mask = 64'hFB0BFB0BC808C808;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[205] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[99]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [205]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[205] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[205] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [205]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [206] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [205])) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [206]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [205]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~4 .lut_mask = 64'h0050005000550055;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y23_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~9_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux12~4_combout  & ( (\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|datamux|Mux12~8_combout ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux12~4_combout  & ( 
// (!\CPU|Datapath|MAR|data [1] & (!\CACHE|CACHE_DATAPATH|datamux|Mux12~15_combout )) # (\CPU|Datapath|MAR|data [1] & ((\CACHE|CACHE_DATAPATH|datamux|Mux12~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux12~15_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux12~8_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~9 .lut_mask = 64'hC0F3C0F300330033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [14] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3~portbdataout )) 
// # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [13]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [14] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [13] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~2 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a19  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [46] & !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [45]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a19  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [45] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [46]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [46]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [45]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~1 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[174] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[142] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142] & ( (!\CPU|Datapath|MAR|data [1]) # 
// ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67  & ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142] & ( (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67  & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142] & ( (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67  & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142] & ( (\CPU|Datapath|MAR|data 
// [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83 )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a83 ),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a67 ),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~0 .lut_mask = 64'h000300030003CCCF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N23
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[173] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[83]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [173]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[173] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[173] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N9
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[141] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[67]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [141]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[141] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~19 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~19_combout  = ( !\CPU|Datapath|MAR|data [1] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [141] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [142])))) # (\CACHE|CACHE_DATAPATH|datamux|Mux12~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [141])))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [173]))) # (\CACHE|CACHE_DATAPATH|datamux|Mux12~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [173]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux12~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [174]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [173]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [142]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [141]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~19 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~19 .lut_mask = 64'h4F4F44F7474744F7;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux12~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux12~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux12~19_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux12~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout 
//  & (\CACHE|CACHE_DATAPATH|datamux|Mux12~2_combout ))) # (\CPU|Datapath|MAR|data [3]) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux12~19_combout  & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux12~1_combout ))) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux12~2_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux12~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux12~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~3 .lut_mask = 64'h048C048C37BF37BF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[3]~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout  = ( \CPU|Datapath|MAR|data [2] & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux12~9_combout  & \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ) ) ) # ( !\CPU|Datapath|MAR|data [2] & ( 
// (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & \CACHE|CACHE_DATAPATH|datamux|Mux12~3_combout ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux12~9_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux12~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[3]~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[3]~3 .lut_mask = 64'h0303030322222222;
defparam \CACHE|CACHE_DATAPATH|datamux|out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \CPU|Datapath|MDR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector12~8_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N39
dffeas \CPU|Datapath|IR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N18
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~46 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~46_combout  = ( \CPU|Datapath|IR|data [3] & ( (!\CPU|Control|state.lshf~q  & (\CPU|Datapath|IR|data [5] & \CPU|Control|state.s_add~q )) ) ) # ( !\CPU|Datapath|IR|data [3] & ( (!\CPU|Control|state.lshf~q  & 
// (\CPU|Datapath|IR|data [5] & ((\CPU|Control|state.s_and~q ) # (\CPU|Control|state.s_add~q )))) ) )

	.dataa(!\CPU|Control|state.lshf~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.s_add~q ),
	.datad(!\CPU|Control|state.s_and~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~46 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~46 .lut_mask = 64'h0222022202020202;
defparam \CPU|Datapath|regfilemux|f[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~47 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~47_combout  = ( \CPU|Datapath|ALU|Selector12~8_combout  & ( (!\CPU|Datapath|regfilemux|f[3]~46_combout  & (((\CPU|Datapath|regfilemux|f[1]~55_combout  & \CPU|Datapath|MDR|data [11])) # 
// (\CPU|Datapath|regfilemux|f[11]~8_combout ))) # (\CPU|Datapath|regfilemux|f[3]~46_combout  & (\CPU|Datapath|regfilemux|f[1]~55_combout  & ((\CPU|Datapath|MDR|data [11])))) ) ) # ( !\CPU|Datapath|ALU|Selector12~8_combout  & ( 
// (\CPU|Datapath|regfilemux|f[1]~55_combout  & \CPU|Datapath|MDR|data [11]) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[3]~46_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datad(!\CPU|Datapath|MDR|data [11]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~47 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~47 .lut_mask = 64'h003300330A3B0A3B;
defparam \CPU|Datapath|regfilemux|f[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~45 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~45_combout  = ( \CPU|Datapath|pc|data [3] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[6]~10_combout ) # ((\CPU|Datapath|_adder|Add0~9_sumout )))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  
// & (((\CPU|Datapath|MDR|data [3])))) ) ) # ( !\CPU|Datapath|pc|data [3] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|regfilemux|f[6]~10_combout  & ((\CPU|Datapath|_adder|Add0~9_sumout )))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & 
// (((\CPU|Datapath|MDR|data [3])))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datac(!\CPU|Datapath|MDR|data [3]),
	.datad(!\CPU|Datapath|_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~45 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~45 .lut_mask = 64'h052705278DAF8DAF;
defparam \CPU|Datapath|regfilemux|f[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N2
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~48 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~48_combout  = ( \CPU|Datapath|ALU_IMM|Add0~13_sumout  & ( (((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[3]~45_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout )) # 
// (\CPU|Datapath|regfilemux|f[3]~47_combout ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~13_sumout  & ( ((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[3]~45_combout )) # (\CPU|Datapath|regfilemux|f[3]~47_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[3]~47_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[3]~45_combout ),
	.datae(!\CPU|Datapath|ALU_IMM|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~48 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~48 .lut_mask = 64'h33773F7F33773F7F;
defparam \CPU|Datapath|regfilemux|f[3]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~2 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~2_combout  = ( !\CPU|Datapath|regfilemux|f[12]~28_combout  & ( !\CPU|Datapath|regfilemux|f[5]~21_combout  & ( (!\CPU|Datapath|regfilemux|f[1]~44_combout  & (!\CPU|Datapath|regfilemux|f[3]~48_combout  & 
// (!\CPU|Datapath|regfilemux|f[11]~26_combout  & !\CPU|Datapath|regfilemux|f[8]~32_combout ))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[3]~48_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[8]~32_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[12]~28_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~2 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~2 .lut_mask = 64'h8000000000000000;
defparam \CPU|Datapath|GENCC|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N28
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~1 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~1_combout  = ( !\CPU|Datapath|regfilemux|f[7]~18_combout  & ( !\CPU|Datapath|regfilemux|f[2]~52_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~7_combout  & (!\CPU|Datapath|regfilemux|f[6]~15_combout  & 
// !\CPU|Datapath|regfilemux|f[10]~36_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~36_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~1 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~1 .lut_mask = 64'hC000000000000000;
defparam \CPU|Datapath|GENCC|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~3 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~3_combout  = ( \CPU|Datapath|ALU|Selector6~6_combout  & ( \CPU|Datapath|regfilemux|f[9]~33_combout  & ( (\CPU|Datapath|regfilemux|f[11]~8_combout  & !\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector6~6_combout  & ( \CPU|Datapath|regfilemux|f[9]~33_combout  & ( (\CPU|Datapath|regfilemux|f[11]~8_combout  & ((!\CPU|Datapath|regfilemux|f[9]~13_combout ) # (!\CPU|Datapath|ALU|Selector2~8_combout ))) ) ) ) # ( 
// \CPU|Datapath|ALU|Selector6~6_combout  & ( !\CPU|Datapath|regfilemux|f[9]~33_combout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & ((!\CPU|Datapath|regfilemux|f[13]~29_combout ) # (\CPU|Datapath|regfilemux|f[11]~8_combout ))) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector6~6_combout  & ( !\CPU|Datapath|regfilemux|f[9]~33_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout  & (!\CPU|Datapath|regfilemux|f[13]~29_combout  & ((!\CPU|Datapath|regfilemux|f[9]~13_combout ) # 
// (!\CPU|Datapath|ALU|Selector2~8_combout )))) # (\CPU|Datapath|regfilemux|f[11]~8_combout  & ((!\CPU|Datapath|regfilemux|f[9]~13_combout ) # ((!\CPU|Datapath|ALU|Selector2~8_combout )))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[13]~29_combout ),
	.datae(!\CPU|Datapath|ALU|Selector6~6_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[9]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~3 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~3 .lut_mask = 64'hFC54CC4454544444;
defparam \CPU|Datapath|GENCC|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N32
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~0 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~0_combout  = ( \CPU|Datapath|GENCC|WideOr0~3_combout  & ( (!\CPU|Datapath|regfilemux|f[4]~22_combout  & ((!\CPU|Datapath|regfilemux|f[15]~9_combout ) # ((!\CPU|Datapath|ALU_IMM|Add0~37_sumout  & 
// !\CPU|Datapath|ALU_IMM|Add0~53_sumout )))) ) )

	.dataa(!\CPU|Datapath|ALU_IMM|Add0~37_sumout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|GENCC|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~0 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~0 .lut_mask = 64'h00000000E0C0E0C0;
defparam \CPU|Datapath|GENCC|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N36
stratixiii_lcell_comb \CPU|Datapath|GENCC|out[0]~0 (
// Equation(s):
// \CPU|Datapath|GENCC|out[0]~0_combout  = ( \CPU|Datapath|GENCC|WideOr0~0_combout  & ( (!\CPU|Datapath|regfilemux|f[15]~40_combout  & ((!\CPU|Datapath|GENCC|WideOr0~2_combout ) # ((!\CPU|Datapath|GENCC|WideOr0~1_combout ) # 
// (\CPU|Datapath|regfilemux|f[14]~38_combout )))) ) ) # ( !\CPU|Datapath|GENCC|WideOr0~0_combout  & ( !\CPU|Datapath|regfilemux|f[15]~40_combout  ) )

	.dataa(!\CPU|Datapath|GENCC|WideOr0~2_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.datad(!\CPU|Datapath|GENCC|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|GENCC|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|out[0]~0 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|out[0]~0 .lut_mask = 64'hCCCCCCCCCC8CCC8C;
defparam \CPU|Datapath|GENCC|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N37
dffeas \CPU|Datapath|CC|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|GENCC|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|Control|WideOr12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|CC|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|CC|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|CC|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N31
dffeas \CPU|Datapath|CC|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|Control|WideOr12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|CC|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|CC|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|CC|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N38
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~combout  = ( \CPU|Datapath|GENCC|WideOr0~0_combout  & ( (\CPU|Datapath|GENCC|WideOr0~2_combout  & (!\CPU|Datapath|regfilemux|f[15]~40_combout  & (\CPU|Datapath|GENCC|WideOr0~1_combout  & 
// !\CPU|Datapath|regfilemux|f[14]~38_combout ))) ) )

	.dataa(!\CPU|Datapath|GENCC|WideOr0~2_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~40_combout ),
	.datac(!\CPU|Datapath|GENCC|WideOr0~1_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[14]~38_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|GENCC|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0 .lut_mask = 64'h0000000004000400;
defparam \CPU|Datapath|GENCC|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N39
dffeas \CPU|Datapath|CC|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|GENCC|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|Control|WideOr12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|CC|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|CC|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|CC|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N32
stratixiii_lcell_comb \CPU|Datapath|CCCOMP|out~0 (
// Equation(s):
// \CPU|Datapath|CCCOMP|out~0_combout  = ( !\CPU|Datapath|IR|data [10] & ( \CPU|Datapath|CC|data [1] & ( (!\CPU|Datapath|IR|always1~0_combout  & ((!\CPU|Datapath|IR|data [11]) # (!\CPU|Datapath|CC|data [2]))) ) ) ) # ( \CPU|Datapath|IR|data [10] & ( 
// !\CPU|Datapath|CC|data [1] & ( (!\CPU|Datapath|CC|data [2]) # ((!\CPU|Datapath|IR|data [11] & !\CPU|Datapath|IR|always1~0_combout )) ) ) ) # ( !\CPU|Datapath|IR|data [10] & ( !\CPU|Datapath|CC|data [1] & ( (!\CPU|Datapath|CC|data [2]) # 
// ((!\CPU|Datapath|IR|data [11] & !\CPU|Datapath|IR|always1~0_combout )) ) ) )

	.dataa(!\CPU|Datapath|IR|data [11]),
	.datab(!\CPU|Datapath|IR|always1~0_combout ),
	.datac(!\CPU|Datapath|CC|data [2]),
	.datad(gnd),
	.datae(!\CPU|Datapath|IR|data [10]),
	.dataf(!\CPU|Datapath|CC|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|CCCOMP|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|CCCOMP|out~0 .extended_lut = "off";
defparam \CPU|Datapath|CCCOMP|out~0 .lut_mask = 64'hF8F8F8F8C8C80000;
defparam \CPU|Datapath|CCCOMP|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N30
stratixiii_lcell_comb \CPU|Datapath|CCCOMP|out (
// Equation(s):
// \CPU|Datapath|CCCOMP|out~combout  = ( \CPU|Datapath|CCCOMP|out~0_combout  & ( (!\CPU|Datapath|CC|data [0]) # ((!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|CC|data [0]),
	.datac(!\CPU|Datapath|IR|always1~0_combout ),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|CCCOMP|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|CCCOMP|out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|CCCOMP|out .extended_lut = "off";
defparam \CPU|Datapath|CCCOMP|out .lut_mask = 64'h00000000FCCCFCCC;
defparam \CPU|Datapath|CCCOMP|out .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N16
stratixiii_lcell_comb \CPU|Control|Selector23~0 (
// Equation(s):
// \CPU|Control|Selector23~0_combout  = (\CPU|Control|state.br~q  & !\CPU|Datapath|CCCOMP|out~combout )

	.dataa(gnd),
	.datab(!\CPU|Control|state.br~q ),
	.datac(gnd),
	.datad(!\CPU|Datapath|CCCOMP|out~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector23~0 .extended_lut = "off";
defparam \CPU|Control|Selector23~0 .lut_mask = 64'h3300330033003300;
defparam \CPU|Control|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N17
dffeas \CPU|Control|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.br_taken .is_wysiwyg = "true";
defparam \CPU|Control|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N30
stratixiii_lcell_comb \CPU|Control|Selector0~0 (
// Equation(s):
// \CPU|Control|Selector0~0_combout  = ( \CPU|Datapath|IR|data [11] & ( (!\CPU|Control|state.br_taken~q  & (!\CPU|Control|state.jsr1~q  & !\CPU|Control|state.jsr2~q )) ) ) # ( !\CPU|Datapath|IR|data [11] & ( (!\CPU|Control|state.br_taken~q  & 
// !\CPU|Control|state.jsr1~q ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.br_taken~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector0~0 .extended_lut = "off";
defparam \CPU|Control|Selector0~0 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \CPU|Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N36
stratixiii_lcell_comb \CPU|Datapath|pc|data[11]~3 (
// Equation(s):
// \CPU|Datapath|pc|data[11]~3_combout  = ( \CPU|Control|state.trap4~q  & ( (!\CPU|Control|state.jmp~q  & (!\CPU|Control|state.jsr2~q  & (!\CPU|Control|state.jsr1~q  & !\CPU|Control|Selector0~0_combout ))) ) ) # ( !\CPU|Control|state.trap4~q  & ( 
// !\CPU|Control|Selector0~0_combout  $ ((((\CPU|Control|state.jsr1~q ) # (\CPU|Control|state.jsr2~q )) # (\CPU|Control|state.jmp~q ))) ) )

	.dataa(!\CPU|Control|state.jmp~q ),
	.datab(!\CPU|Control|state.jsr2~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[11]~3 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[11]~3 .lut_mask = 64'h807F807F80008000;
defparam \CPU|Datapath|pc|data[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N30
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[1]~1 (
// Equation(s):
// \CPU|Datapath|pcmux|f[1]~1_combout  = ( \CPU|Datapath|_adder|Add0~1_sumout  & ( \CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout ) # (\CPU|Datapath|REGFILE|data~252_combout ) ) ) ) # ( !\CPU|Datapath|_adder|Add0~1_sumout  & ( 
// \CPU|Datapath|pc|data[11]~3_combout  & ( (\CPU|Datapath|REGFILE|data~252_combout  & \CPU|Datapath|pc|data[11]~1_combout ) ) ) ) # ( \CPU|Datapath|_adder|Add0~1_sumout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( (!\CPU|Datapath|pc|data[11]~1_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~1_sumout )) ) ) ) # ( !\CPU|Datapath|_adder|Add0~1_sumout  & ( !\CPU|Datapath|pc|data[11]~3_combout  & ( 
// (!\CPU|Datapath|pc|data[11]~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ))) # (\CPU|Datapath|pc|data[11]~1_combout  & (\CPU|Datapath|_adder2|Add0~1_sumout )) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datab(!\CPU|Datapath|_adder2|Add0~1_sumout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ),
	.datad(!\CPU|Datapath|pc|data[11]~1_combout ),
	.datae(!\CPU|Datapath|_adder|Add0~1_sumout ),
	.dataf(!\CPU|Datapath|pc|data[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[1]~1 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[1]~1 .lut_mask = 64'h0F330F330055FF55;
defparam \CPU|Datapath|pcmux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N1
dffeas \CPU|Datapath|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|_plus2|Add0~1_sumout ),
	.asdata(\CPU|Datapath|pcmux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Datapath|pcmux|Equal0~0_combout ),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|marmux|f[1]~4 (
// Equation(s):
// \CPU|Datapath|marmux|f[1]~4_combout  = ( \CPU|Datapath|marmux|f[4]~1_combout  & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & (\CPU|Datapath|MDR|data [1])) # (\CPU|Datapath|marmux|f[4]~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ))) ) ) # ( 
// !\CPU|Datapath|marmux|f[4]~1_combout  & ( (\CPU|Datapath|pc|data [1] & !\CPU|Datapath|marmux|f[4]~2_combout ) ) )

	.dataa(!\CPU|Datapath|MDR|data [1]),
	.datab(!\CPU|Datapath|pc|data [1]),
	.datac(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[1]~4 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[1]~4 .lut_mask = 64'h30303030505F505F;
defparam \CPU|Datapath|marmux|f[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N2
stratixiii_lcell_comb \CPU|Datapath|marmux|f[1]~5 (
// Equation(s):
// \CPU|Datapath|marmux|f[1]~5_combout  = ( \CPU|Datapath|ALU|Selector14~7_combout  & ( (((\CPU|Datapath|marmux|f[4]~3_combout  & \CPU|Datapath|IR|data [0])) # (\CPU|Datapath|marmux|f[1]~4_combout )) # (\CPU|Datapath|marmux|Equal0~1_combout ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector14~7_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|marmux|f[4]~3_combout  & \CPU|Datapath|IR|data [0])) # (\CPU|Datapath|marmux|f[1]~4_combout ))) ) )

	.dataa(!\CPU|Datapath|marmux|f[4]~3_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Datapath|marmux|f[1]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[1]~5 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[1]~5 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \CPU|Datapath|marmux|f[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N3
dffeas \CPU|Datapath|MAR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  = (!\CPU|Datapath|MAR|data [1] & !\CPU|Datapath|MAR|data [0])

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(!\CPU|Datapath|MAR|data [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~2 .lut_mask = 64'h8888888888888888;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [42] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a17 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [41]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [42] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [41] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [41]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~1 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [138]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[138] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [170]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[170] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a65  & ( \CPU|Datapath|MAR|data [1] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a81  & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [170]) ) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a65  & ( \CPU|Datapath|MAR|data [1] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a81  
// & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [170]) ) ) ) # ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a65  & ( !\CPU|Datapath|MAR|data [1] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [138] ) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a81 ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [138]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [170]),
	.datae(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a65 ),
	.dataf(!\CPU|Datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~0 .lut_mask = 64'h00000F0F00330033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[169] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[81]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [169]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[169] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[169] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[137] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[65]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [137]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~19 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~19_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [137] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [138])) # (\CACHE|CACHE_DATAPATH|datamux|Mux14~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [137]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [169] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [170])) # (\CACHE|CACHE_DATAPATH|datamux|Mux14~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [169]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux14~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [169]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [170]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [138]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [137]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~19 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~19 .lut_mask = 64'h5F5575750F0F3333;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a1  & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [10])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [9]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a1  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [9] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [10]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [10]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~2 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux14~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux14~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ))) # 
// (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux14~19_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux14~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// (\CACHE|CACHE_DATAPATH|datamux|Mux14~1_combout ))) # (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux14~19_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux14~1_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux14~19_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~3 .lut_mask = 64'h202F202F707F707F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[233] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[113]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [233]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[233] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[233] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [234]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[234] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~6_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [234] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a113 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [233]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [234] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [233] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a113 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [233]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [234]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~6 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[49]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a49  & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [106])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [105]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a49  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [105] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [106]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [106]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [105]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~7 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~8_combout  = ( \CPU|Datapath|MAR|data [0] & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout  & ((!\CACHE|CACHE_DATAPATH|datamux|Mux14~7_combout ) # (\CPU|Datapath|MAR|data [3]))) ) ) # ( !\CPU|Datapath|MAR|data [0] & 
// ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux14~7_combout ))) # (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|datamux|Mux14~6_combout )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux14~6_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux14~5_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux14~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~8 .lut_mask = 64'hFA0AFA0ACC0CCC0C;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[33]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N7
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [202]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[202] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~15_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [74] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [73])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [74] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a33 )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [73])))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a97  & (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [202])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [73]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [74]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a97 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [202]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a33 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~15 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~15 .lut_mask = 64'h4755000047550F00;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[201] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[97]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [201]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[201] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[201] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [202] & ( (\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [201])) 
// ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [202] & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [201]) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [201]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [202]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~4 .lut_mask = 64'h0055005500050005;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux14~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux14~9_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux14~4_combout  & ( (\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|datamux|Mux14~8_combout ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux14~4_combout  & ( 
// (!\CPU|Datapath|MAR|data [1] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux14~15_combout ))) # (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|datamux|Mux14~8_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux14~8_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux14~15_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~9 .lut_mask = 64'hCF03CF0303030303;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[1]~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout  = ( \CPU|Datapath|MAR|data [2] & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & !\CACHE|CACHE_DATAPATH|datamux|Mux14~9_combout ) ) ) # ( !\CPU|Datapath|MAR|data [2] & ( 
// (\CACHE|CACHE_DATAPATH|datamux|Mux14~3_combout  & \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux14~3_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux14~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[1]~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[1]~1 .lut_mask = 64'h030303030F000F00;
defparam \CACHE|CACHE_DATAPATH|datamux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \CPU|Datapath|MDR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector14~7_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N1
dffeas \CPU|Datapath|IR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N8
stratixiii_lcell_comb \CPU|Datapath|marmux|f[2]~6 (
// Equation(s):
// \CPU|Datapath|marmux|f[2]~6_combout  = ( \CPU|Datapath|pc|data [2] & ( (!\CPU|Datapath|marmux|f[4]~2_combout  & ((!\CPU|Datapath|marmux|f[4]~1_combout ) # ((\CPU|Datapath|MDR|data [2])))) # (\CPU|Datapath|marmux|f[4]~2_combout  & 
// (\CPU|Datapath|marmux|f[4]~1_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout ))) ) ) # ( !\CPU|Datapath|pc|data [2] & ( (\CPU|Datapath|marmux|f[4]~1_combout  & ((!\CPU|Datapath|marmux|f[4]~2_combout  & ((\CPU|Datapath|MDR|data [2]))) # 
// (\CPU|Datapath|marmux|f[4]~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout )))) ) )

	.dataa(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datab(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout ),
	.datad(!\CPU|Datapath|MDR|data [2]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[2]~6 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[2]~6 .lut_mask = 64'h0123012389AB89AB;
defparam \CPU|Datapath|marmux|f[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N6
stratixiii_lcell_comb \CPU|Datapath|marmux|f[2]~7 (
// Equation(s):
// \CPU|Datapath|marmux|f[2]~7_combout  = ( \CPU|Datapath|ALU|Selector13~5_combout  & ( (((\CPU|Datapath|marmux|f[4]~3_combout  & \CPU|Datapath|IR|data [1])) # (\CPU|Datapath|marmux|f[2]~6_combout )) # (\CPU|Datapath|marmux|Equal0~1_combout ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|marmux|f[4]~3_combout  & \CPU|Datapath|IR|data [1])) # (\CPU|Datapath|marmux|f[2]~6_combout ))) ) )

	.dataa(!\CPU|Datapath|marmux|f[4]~3_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datac(!\CPU|Datapath|IR|data [1]),
	.datad(!\CPU|Datapath|marmux|f[2]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[2]~7 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[2]~7 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \CPU|Datapath|marmux|f[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N7
dffeas \CPU|Datapath|MAR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~3_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [8] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0~portbdataout )) 
// # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [7]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [8] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [7] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [7]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~3 .lut_mask = 64'h00FF00FF303F303F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [136]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [168]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[168] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder_combout  = ( \pmem_rdata[80]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[80]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [167]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[167] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~0_combout  = ( \CPU|Datapath|MAR|data [1] & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a80  & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [168]) ) ) # ( !\CPU|Datapath|MAR|data [1] 
// & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [136] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a64 ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a80 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [168]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [136]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a64 ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~0 .lut_mask = 64'h000F000F11111111;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[135] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[64]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [135]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[135] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~20 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~20_combout  = ( !\CPU|Datapath|MAR|data [1] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [136] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [135])) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~0_combout )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [135])))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [168] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [167])) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~0_combout )))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [167]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [136]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [168]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [167]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [135]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~20 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~20 .lut_mask = 64'h0D0D00F5AFAFAAFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [39] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [40] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [39]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [40] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a16 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [40]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [39]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~1 .lut_mask = 64'h05F505F500FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~4_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~1_combout  & ( (!\CPU|Datapath|MAR|data [3] & (((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~3_combout ))) # 
// (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux15~20_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~1_combout  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|datamux|Mux15~3_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout )))) # (\CPU|Datapath|MAR|data [3] & (((\CACHE|CACHE_DATAPATH|datamux|Mux15~20_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux15~3_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux15~20_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~4 .lut_mask = 64'h03530353F353F353;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[231] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[112]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [231]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[231] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[231] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [232]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[232] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~7_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [232] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a112 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [231]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [232] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [231] ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a112 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [231]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [232]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~7 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[48]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~8_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [103] ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [104] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [103]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [104] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a48 )) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [104]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a48 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [103]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~8 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~9 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~9_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout  & ( (!\CPU|Datapath|MAR|data [0] & ((!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~8_combout ))) # (\CPU|Datapath|MAR|data [3] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux15~7_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout  & ( (!\CPU|Datapath|MAR|data [3] & (((!\CACHE|CACHE_DATAPATH|datamux|Mux15~8_combout )))) # (\CPU|Datapath|MAR|data [3] & 
// ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~7_combout ) # ((\CPU|Datapath|MAR|data [0])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux15~7_combout ),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~8_combout ),
	.datad(!\CPU|Datapath|MAR|data [0]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~9 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~9 .lut_mask = 64'hE2F3E2F3E200E200;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [200]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[200] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[199] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[96]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [199]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[199] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[199] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~5_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [199]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (\CPU|Datapath|MAR|data [3] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [200] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [199])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MAR|data [3]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [200]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [199]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~5 .lut_mask = 64'h0030003000330033;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N25
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[32]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y26_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~16 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~16_combout  = ( !\CPU|Datapath|MAR|data [3] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [72] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [71])) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [72] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a32 ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [71]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [200] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a96  & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [71]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [200]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a96 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [72]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a32 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~16 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~16 .lut_mask = 64'h550F030355550000;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux15~10 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux15~10_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux15~16_combout  & ( (\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|datamux|Mux15~9_combout ) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux15~16_combout  & ( 
// (!\CPU|Datapath|MAR|data [1] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~5_combout ))) # (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|datamux|Mux15~9_combout )) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~9_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux15~5_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux15~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~10 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~10 .lut_mask = 64'hAF05AF0505050505;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y30_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[0]~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout  = ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ( (!\CPU|Datapath|MAR|data [2] & (\CACHE|CACHE_DATAPATH|datamux|Mux15~4_combout )) # (\CPU|Datapath|MAR|data [2] & 
// ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~10_combout ))) ) )

	.dataa(!\CPU|Datapath|MAR|data [2]),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~4_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux15~10_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[0]~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[0]~0 .lut_mask = 64'h000000005F0A5F0A;
defparam \CACHE|CACHE_DATAPATH|datamux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \CPU|Datapath|MDR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector15~7_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N31
dffeas \CPU|Datapath|IR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~3 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~3_combout  = ( \CPU|Datapath|MDR|data [0] & ( (\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Control|state.ldb2~q ) # (!\CPU|Datapath|ALU|Selector15~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.ldb2~q ),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~3 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~3 .lut_mask = 64'h000000000F0C0F0C;
defparam \CPU|Datapath|regfilemux|f[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N6
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~4 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~4_combout  = ( \CPU|Control|state.s_add~q  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|state.s_add~q  & ( (\CPU|Control|state.s_and~q  & (\CPU|Datapath|IR|data [5] & (!\CPU|Datapath|IR|data [0] & 
// !\CPU|Control|state.lshf~q ))) ) )

	.dataa(!\CPU|Control|state.s_and~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Control|state.lshf~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~4 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~4 .lut_mask = 64'h1000100033333333;
defparam \CPU|Datapath|regfilemux|f[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~5 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~5_combout  = ( \CPU|Datapath|regfilemux|f[0]~4_combout  & ( (\CPU|Control|state.ldb2~q  & \CPU|Datapath|MDR|data [8]) ) ) # ( !\CPU|Datapath|regfilemux|f[0]~4_combout  & ( ((\CPU|Control|state.ldb2~q  & \CPU|Datapath|MDR|data 
// [8])) # (\CPU|Control|WideOr14~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.ldb2~q ),
	.datac(!\CPU|Control|WideOr14~0_combout ),
	.datad(!\CPU|Datapath|MDR|data [8]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~5 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~5 .lut_mask = 64'h0F3F0F3F00330033;
defparam \CPU|Datapath|regfilemux|f[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~6 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~6_combout  = ( \CPU|Datapath|regfilemux|f[0]~5_combout  & ( (!\CPU|Control|WideOr13~combout  & ((\CPU|Datapath|pc|data [0]))) # (\CPU|Control|WideOr13~combout  & (\CPU|Datapath|ALU|Selector15~7_combout )) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[0]~5_combout  & ( (!\CPU|Control|WideOr13~combout  & \CPU|Datapath|pc|data [0]) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr13~combout ),
	.datac(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datad(!\CPU|Datapath|pc|data [0]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~6 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~6 .lut_mask = 64'h00CC00CC03CF03CF;
defparam \CPU|Datapath|regfilemux|f[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~7 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~7_combout  = ( \CPU|Datapath|regfilemux|f[0]~6_combout  ) # ( !\CPU|Datapath|regfilemux|f[0]~6_combout  & ( ((\CPU|Datapath|regfilemux|f[0]~1_combout  & (\CPU|Control|WideOr14~0_combout  & \CPU|Datapath|ALU_IMM|Add0~1_sumout 
// ))) # (\CPU|Datapath|regfilemux|f[0]~3_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~1_combout ),
	.datab(!\CPU|Control|WideOr14~0_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~1_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[0]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~7 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~7 .lut_mask = 64'h01FF01FFFFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \CPU|Datapath|REGFILE|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~112 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~136 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~136_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~0_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~16_q ))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~32_q )) # (\CPU|Datapath|IR|data [0] & 
// ((\CPU|Datapath|REGFILE|data~48_q )))))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~16_q ),
	.datac(!\CPU|Datapath|REGFILE|data~32_q ),
	.datad(!\CPU|Datapath|REGFILE|data~48_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~136 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~136 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \CPU|Datapath|REGFILE|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~140 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~140_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~136_combout  & (((\CPU|Datapath|REGFILE|data~64_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~136_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~80_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~136_combout  & (((\CPU|Datapath|REGFILE|data~96_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~136_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~112_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~112_q ),
	.datab(!\CPU|Datapath|REGFILE|data~80_q ),
	.datac(!\CPU|Datapath|REGFILE|data~96_q ),
	.datad(!\CPU|Datapath|REGFILE|data~136_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~140 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~140 .lut_mask = 64'h00FF00FF0F330F55;
defparam \CPU|Datapath|REGFILE|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N28
stratixiii_lcell_comb \CPU|Datapath|alumux|f[0]~22 (
// Equation(s):
// \CPU|Datapath|alumux|f[0]~22_combout  = ( \CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & (\CPU|Datapath|REGFILE|data~140_combout  & ((!\CPU|Control|WideOr18~combout )))) # (\CPU|Control|WideOr17~combout  & 
// (((\CPU|Datapath|IR|data [0])))) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & (\CPU|Datapath|REGFILE|data~140_combout )) # (\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|IR|data 
// [0]))))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|IR|data [0])))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~140_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[0]~22 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[0]~22 .lut_mask = 64'h470F470F47034703;
defparam \CPU|Datapath|alumux|f[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~6 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~6_combout  = ( \CPU|Datapath|alumux|f[1]~21_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  ) ) # ( !\CPU|Datapath|alumux|f[1]~21_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( 
// \CPU|Datapath|REGFILE|data~252_combout  ) ) ) # ( !\CPU|Datapath|alumux|f[1]~21_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( \CPU|Datapath|REGFILE|data~252_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datae(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~6 .lut_mask = 64'h00FF000000FFFFFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~8 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~8_combout  = ( \CPU|Datapath|REGFILE|data~268_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~380_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~268_combout  & ( 
// (\CPU|Datapath|REGFILE|data~380_combout  & \CPU|Datapath|alumux|f[1]~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|Datapath|ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~0_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~8_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( ((!\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))) # 
// (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftLeft0~7_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~8_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))) # (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftLeft0~7_combout )))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|alumux|f[2]~25_combout )))) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~8_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((!\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))) # (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftLeft0~7_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (((!\CPU|Datapath|alumux|f[2]~25_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~8_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & 
// ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))) # (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftLeft0~7_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~6_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~8_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~0 .lut_mask = 64'h0A225F220A775F77;
defparam \CPU|Datapath|ALU|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~2_combout  = ( \CPU|Datapath|ALU|Selector6~0_combout  & ( (\CPU|Datapath|ALU|Selector9~2_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftRight1~7_combout )) # (\CPU|Datapath|alumux|f[2]~25_combout 
//  & ((\CPU|Datapath|ALU|ShiftRight0~1_combout ))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~2_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~2 .lut_mask = 64'h0000000002070207;
defparam \CPU|Datapath|ALU|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~4_combout  = (\CPU|Datapath|ALU|Selector14~3_combout  & \CPU|Datapath|ALU|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~4 .lut_mask = 64'h000F000F000F000F;
defparam \CPU|Datapath|ALU|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~4_combout  = ( \CPU|Control|truncate~0_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & (\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|ALU|ShiftLeft0~5_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~4 .lut_mask = 64'h0000000000030003;
defparam \CPU|Datapath|ALU|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~5_combout  = ( \CPU|Datapath|REGFILE|data~252_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~2_combout ) # (\CPU|Datapath|alumux|f[1]~21_combout )))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~252_combout  & ( (!\CPU|Control|Selector1~2_combout  & (!\CPU|Control|WideOr17~combout  & \CPU|Control|Selector2~0_combout )) ) )

	.dataa(!\CPU|Control|Selector1~2_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector2~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~5 .lut_mask = 64'h0808080880C080C0;
defparam \CPU|Datapath|ALU|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~6_combout  = ( !\CPU|Datapath|ALU|Selector15~4_combout  & ( !\CPU|Datapath|ALU|Selector14~5_combout  & ( (!\CPU|Datapath|ALU|Selector14~4_combout  & ((!\CPU|Datapath|ALU|Equal0~3_combout ) # ((!\CPU|Datapath|ALU|Add0~8_sumout 
// )))) # (\CPU|Datapath|ALU|Selector14~4_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~10_combout  & ((!\CPU|Datapath|ALU|Equal0~3_combout ) # (!\CPU|Datapath|ALU|Add0~8_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~4_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~8_sumout ),
	.datae(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~6 .lut_mask = 64'hFAC8000000000000;
defparam \CPU|Datapath|ALU|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~1_combout  = ( \CPU|Datapath|ALU|ShiftRight0~0_combout  & ( \CPU|Datapath|ALU|Selector10~0_combout  ) ) # ( !\CPU|Datapath|ALU|ShiftRight0~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & 
// (\CPU|Datapath|ALU|Selector10~0_combout  & \CPU|Datapath|ALU|ShiftRight1~7_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~1 .lut_mask = 64'h000A000A0F0F0F0F;
defparam \CPU|Datapath|ALU|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~7_combout  = ( \CPU|Datapath|ALU|Selector14~6_combout  & ( \CPU|Datapath|ALU|Selector14~1_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout ) # ((\CPU|Datapath|ALU|Selector14~0_combout  & 
// \CPU|Datapath|ALU|Selector9~1_combout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector14~6_combout  & ( \CPU|Datapath|ALU|Selector14~1_combout  ) ) # ( \CPU|Datapath|ALU|Selector14~6_combout  & ( !\CPU|Datapath|ALU|Selector14~1_combout  & ( 
// (!\CPU|Datapath|ALU|Selector14~0_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|Selector14~2_combout ))) # (\CPU|Datapath|ALU|Selector14~0_combout  & (((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & 
// \CPU|Datapath|ALU|Selector14~2_combout )) # (\CPU|Datapath|ALU|Selector9~1_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector14~6_combout  & ( !\CPU|Datapath|ALU|Selector14~1_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~0_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~1_combout ),
	.datae(!\CPU|Datapath|ALU|Selector14~6_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~7 .lut_mask = 64'hFFFF0C5DFFFFCCDD;
defparam \CPU|Datapath|ALU|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~41 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~41_combout  = ( \CPU|Datapath|regfilemux|f[6]~10_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((\CPU|Datapath|_adder|Add0~1_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|MDR|data [1])) ) 
// ) # ( !\CPU|Datapath|regfilemux|f[6]~10_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((\CPU|Datapath|pc|data [1]))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|MDR|data [1])) ) )

	.dataa(!\CPU|Datapath|MDR|data [1]),
	.datab(!\CPU|Datapath|pc|data [1]),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~41 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~41 .lut_mask = 64'h3535353505F505F5;
defparam \CPU|Datapath|regfilemux|f[1]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N4
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~42 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~42_combout  = ( \CPU|Control|state.s_add~q  & ( (\CPU|Datapath|IR|data [5] & !\CPU|Control|state.lshf~q ) ) ) # ( !\CPU|Control|state.s_add~q  & ( (\CPU|Control|state.s_and~q  & (\CPU|Datapath|IR|data [5] & 
// (!\CPU|Control|state.lshf~q  & !\CPU|Datapath|IR|data [1]))) ) )

	.dataa(!\CPU|Control|state.s_and~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.lshf~q ),
	.datad(!\CPU|Datapath|IR|data [1]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~42 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~42 .lut_mask = 64'h1000100030303030;
defparam \CPU|Datapath|regfilemux|f[1]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~43 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~43_combout  = ( \CPU|Datapath|regfilemux|f[1]~55_combout  & ( ((!\CPU|Datapath|regfilemux|f[1]~42_combout  & (\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|ALU|Selector14~7_combout ))) # (\CPU|Datapath|MDR|data 
// [9]) ) ) # ( !\CPU|Datapath|regfilemux|f[1]~55_combout  & ( (!\CPU|Datapath|regfilemux|f[1]~42_combout  & (\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|ALU|Selector14~7_combout )) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[1]~42_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datac(!\CPU|Datapath|MDR|data [9]),
	.datad(!\CPU|Datapath|ALU|Selector14~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~43 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~43 .lut_mask = 64'h002200220F2F0F2F;
defparam \CPU|Datapath|regfilemux|f[1]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~44 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~44_combout  = ( \CPU|Datapath|regfilemux|f[1]~43_combout  ) # ( !\CPU|Datapath|regfilemux|f[1]~43_combout  & ( (!\CPU|Datapath|regfilemux|f[6]~11_combout  & (\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// (\CPU|Datapath|ALU_IMM|Add0~5_sumout ))) # (\CPU|Datapath|regfilemux|f[6]~11_combout  & (((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~5_sumout )) # (\CPU|Datapath|regfilemux|f[1]~41_combout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~5_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[1]~41_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[1]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~44 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~44 .lut_mask = 64'h03570357FFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[1]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N33
dffeas \CPU|Datapath|REGFILE|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~113 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~248 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~248_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~1_q  & ((!\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (((\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~17_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~33_q  & 
// ((!\CPU|Datapath|storemux|f[2]~0_combout )))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~49_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~49_q ),
	.datab(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~33_q ),
	.datad(!\CPU|Datapath|REGFILE|data~17_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~248 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~248 .lut_mask = 64'h0C3F1D1D33333333;
defparam \CPU|Datapath|REGFILE|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~252 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~252_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|REGFILE|data~248_combout  & (\CPU|Datapath|REGFILE|data~65_q  & ((\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|REGFILE|data~248_combout 
//  & (((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~81_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~248_combout  & (((\CPU|Datapath|REGFILE|data~97_q  & 
// ((\CPU|Datapath|storemux|f[2]~0_combout )))))) # (\CPU|Datapath|REGFILE|data~248_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~113_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~113_q ),
	.datab(!\CPU|Datapath|REGFILE|data~248_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~97_q ),
	.datad(!\CPU|Datapath|REGFILE|data~81_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~252 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~252 .lut_mask = 64'h333333330C3F1D1D;
defparam \CPU|Datapath|REGFILE|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~14 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~14_combout  = ( \CPU|Datapath|alumux|f[1]~21_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( \CPU|Datapath|REGFILE|data~252_combout  ) ) ) # ( !\CPU|Datapath|alumux|f[1]~21_combout  & ( 
// \CPU|Datapath|REGFILE|data~260_combout  ) ) # ( \CPU|Datapath|alumux|f[1]~21_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( \CPU|Datapath|REGFILE|data~252_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datae(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~14 .lut_mask = 64'h000000FFFFFF00FF;
defparam \CPU|Datapath|ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~23 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~23_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|REGFILE|data~348_combout ) # (\CPU|Datapath|alumux|f[1]~21_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~332_combout  & ( (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~348_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~23 .lut_mask = 64'h0050005005550555;
defparam \CPU|Datapath|ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~24 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~24_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # 
// (\CPU|Datapath|ALU|ShiftLeft0~22_combout )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~14_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( 
// \CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~22_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & 
// (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~14_combout ))) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & 
// (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~22_combout )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftLeft0~14_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~22_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) # 
// (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftLeft0~14_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~22_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~23_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~24 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \CPU|Datapath|ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~1_combout  = ( !\CPU|Control|Selector2~0_combout  & ( (\CPU|Datapath|REGFILE|data~348_combout  & (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector1~2_combout ) # (\CPU|Datapath|alumux|f[11]~31_combout )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector1~2_combout ),
	.datad(!\CPU|Datapath|alumux|f[11]~31_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~1 .lut_mask = 64'h4044404400000000;
defparam \CPU|Datapath|ALU|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~9 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~9_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~308_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~348_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & 
// (\CPU|Datapath|REGFILE|data~316_combout )) ) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|REGFILE|data~308_combout  & !\CPU|Datapath|alumux|f[1]~21_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~348_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & 
// (\CPU|Datapath|REGFILE|data~316_combout )) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~9 .lut_mask = 64'h0F5533000F5533FF;
defparam \CPU|Datapath|ALU|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~2_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (!\CPU|Datapath|ALU|Selector4~1_combout  & ((!\CPU|Datapath|ALU|Selector14~3_combout  & (!\CPU|Datapath|REGFILE|data~292_combout )) # 
// (\CPU|Datapath|ALU|Selector14~3_combout  & ((!\CPU|Datapath|ALU|ShiftRight1~9_combout ))))) ) ) # ( !\CPU|Datapath|ALU|Equal0~4_combout  & ( !\CPU|Datapath|ALU|Selector4~1_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datab(!\CPU|Datapath|ALU|Selector4~1_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~2 .lut_mask = 64'hCCCCCCCCC480C480;
defparam \CPU|Datapath|ALU|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~9_combout  = ( \CPU|Datapath|alumux|f[2]~25_combout  & ( !\CPU|Datapath|alumux|f[3]~26_combout  ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \CPU|Datapath|ALU|Selector4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~3_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~18_combout  & ( \CPU|Datapath|ALU|Equal0~6_combout  & ( (!\CPU|Control|truncate~0_combout ) # ((!\CPU|Datapath|REGFILE|data~348_combout ) # ((\CPU|Datapath|ALU|Selector3~0_combout  & 
// \CPU|Datapath|ALU|Selector4~9_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~18_combout  & ( \CPU|Datapath|ALU|Equal0~6_combout  & ( (!\CPU|Control|truncate~0_combout ) # (!\CPU|Datapath|REGFILE|data~348_combout ) ) ) ) # ( 
// \CPU|Datapath|ALU|ShiftLeft0~18_combout  & ( !\CPU|Datapath|ALU|Equal0~6_combout  & ( (\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|Selector4~9_combout ) ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector4~9_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~3 .lut_mask = 64'h00000303FFAAFFAB;
defparam \CPU|Datapath|ALU|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~7_combout  = ( \CPU|Datapath|REGFILE|data~308_combout  & ( \CPU|Datapath|ALU|Equal0~5_combout  & ( ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~348_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  
// & (\CPU|Datapath|REGFILE|data~316_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~308_combout  & ( \CPU|Datapath|ALU|Equal0~5_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & 
// (((!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~348_combout )))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~316_combout ))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~308_combout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~7 .lut_mask = 64'h0000000015B51FBF;
defparam \CPU|Datapath|ALU|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~8_combout  = ( \CPU|Datapath|ALU|Equal0~5_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # ((!\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~300_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~8 .lut_mask = 64'h00000000FCFFFCFF;
defparam \CPU|Datapath|ALU|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~0_combout  = ( \CPU|Datapath|ALU|Selector4~7_combout  & ( \CPU|Datapath|ALU|Selector4~8_combout  & ( (!\CPU|Datapath|ALU|Selector9~0_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout ) # 
// ((\CPU|Datapath|ALU|ShiftRight1~6_combout  & \CPU|Datapath|REGFILE|data~292_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|Selector4~7_combout  & ( \CPU|Datapath|ALU|Selector4~8_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~6_combout  & 
// (!\CPU|Datapath|ALU|Selector9~0_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|REGFILE|data~292_combout ))) ) ) ) # ( \CPU|Datapath|ALU|Selector4~7_combout  & ( !\CPU|Datapath|ALU|Selector4~8_combout  & ( 
// (\CPU|Datapath|ALU|ShiftRight1~6_combout  & (!\CPU|Datapath|ALU|Selector9~0_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|REGFILE|data~292_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datab(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Datapath|ALU|Selector4~7_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~0 .lut_mask = 64'h000000040004C0C4;
defparam \CPU|Datapath|ALU|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~4_combout  = ( \CPU|Datapath|ALU|Selector4~0_combout  & ( (!\CPU|Control|truncate~0_combout  & !\CPU|Datapath|ALU|Selector4~3_combout ) ) ) # ( !\CPU|Datapath|ALU|Selector4~0_combout  & ( (!\CPU|Datapath|ALU|Selector4~3_combout 
//  & ((!\CPU|Control|truncate~0_combout ) # (\CPU|Datapath|ALU|Selector4~2_combout ))) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector4~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector4~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~4 .lut_mask = 64'hAF00AF00AA00AA00;
defparam \CPU|Datapath|ALU|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~5_combout  = ( \CPU|Datapath|ALU|Equal0~3_combout  & ( (!\CPU|Datapath|ALU|Selector4~4_combout ) # (((\CPU|Datapath|ALU|ShiftLeft0~24_combout  & \CPU|Datapath|ALU|Selector6~1_combout )) # (\CPU|Datapath|ALU|Add0~48_sumout )) ) 
// ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( (!\CPU|Datapath|ALU|Selector4~4_combout ) # ((\CPU|Datapath|ALU|ShiftLeft0~24_combout  & \CPU|Datapath|ALU|Selector6~1_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~24_combout ),
	.datab(!\CPU|Datapath|ALU|Selector4~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~48_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~5 .lut_mask = 64'hCDCDCDCDCDFFCDFF;
defparam \CPU|Datapath|ALU|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~25 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~25_combout  = ( \CPU|Datapath|regfilemux|f[11]~24_combout  & ( (\CPU|Datapath|_adder|Add0~41_sumout  & \CPU|Datapath|regfilemux|f[11]~23_combout ) ) ) # ( !\CPU|Datapath|regfilemux|f[11]~24_combout  & ( 
// (!\CPU|Datapath|regfilemux|f[11]~23_combout  & (\CPU|Datapath|pc|data [11])) # (\CPU|Datapath|regfilemux|f[11]~23_combout  & ((\CPU|Datapath|MDR|data [11]))) ) )

	.dataa(!\CPU|Datapath|pc|data [11]),
	.datab(!\CPU|Datapath|_adder|Add0~41_sumout ),
	.datac(!\CPU|Datapath|MDR|data [11]),
	.datad(!\CPU|Datapath|regfilemux|f[11]~23_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~25 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~25 .lut_mask = 64'h550F550F00330033;
defparam \CPU|Datapath|regfilemux|f[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~26 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~26_combout  = ( \CPU|Datapath|regfilemux|f[11]~25_combout  & ( \CPU|Datapath|ALU|Selector4~5_combout  & ( ((!\CPU|Datapath|regfilemux|f[11]~8_combout ) # ((\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~45_sumout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[11]~25_combout  & ( \CPU|Datapath|ALU|Selector4~5_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~45_sumout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[11]~25_combout  & ( !\CPU|Datapath|ALU|Selector4~5_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout ) # 
// ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~45_sumout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[11]~25_combout  & ( !\CPU|Datapath|ALU|Selector4~5_combout  & ( (\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~45_sumout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~45_sumout ),
	.datae(!\CPU|Datapath|regfilemux|f[11]~25_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~26 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~26 .lut_mask = 64'h000FCCCF555FDDDF;
defparam \CPU|Datapath|regfilemux|f[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N21
dffeas \CPU|Datapath|REGFILE|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~123 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~176 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~176_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~11_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~27_q )))) # 
// (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~43_q ))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~59_q )))) # (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~27_q ),
	.datab(!\CPU|Datapath|REGFILE|data~59_q ),
	.datac(!\CPU|Datapath|REGFILE|data~43_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~176 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~176 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~180 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~180_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~176_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~176_combout  & 
// ((\CPU|Datapath|REGFILE|data~75_q ))) # (\CPU|Datapath|REGFILE|data~176_combout  & (\CPU|Datapath|REGFILE|data~91_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~176_combout )))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~176_combout  & ((\CPU|Datapath|REGFILE|data~107_q ))) # (\CPU|Datapath|REGFILE|data~176_combout  & (\CPU|Datapath|REGFILE|data~123_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~123_q ),
	.datab(!\CPU|Datapath|REGFILE|data~91_q ),
	.datac(!\CPU|Datapath|REGFILE|data~107_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~176_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~180 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~180 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~2 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~2_combout  = ( \CPU|Datapath|REGFILE|data~188_combout  & ( \CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~188_combout  & ( \CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( \CPU|Datapath|REGFILE|data~188_combout  & ( 
// !\CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~188_combout  & ( !\CPU|Datapath|REGFILE|data~196_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~180_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Datapath|REGFILE|data~180_combout ),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(!\CPU|Datapath|REGFILE|data~188_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~2 .lut_mask = 64'h0C44CC44CC44CC44;
defparam \CPU|Datapath|ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~0_combout  = ( \CPU|Datapath|ALU|Equal0~7_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~1_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~2_combout  & (!\CPU|Datapath|alumux|f[4]~19_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~3_combout  
// & !\CPU|Datapath|ALU|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.datab(!\CPU|Datapath|alumux|f[4]~19_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~0 .lut_mask = 64'h0000000000008000;
defparam \CPU|Datapath|ALU|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~0_combout  = ( \CPU|Datapath|ALU|ShiftRight1~0_combout  & ( \CPU|Datapath|ALU|Selector3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU|Datapath|ALU|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~5_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Control|Selector2~0_combout  & !\CPU|Control|WideOr17~combout ) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Control|Selector1~2_combout  & !\CPU|Control|WideOr17~combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Control|Selector1~2_combout ),
	.datad(!\CPU|Control|WideOr17~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~5 .lut_mask = 64'hC000C000CC00CC00;
defparam \CPU|Datapath|ALU|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~6_combout  = ( !\CPU|Datapath|ALU|Selector15~5_combout  & ( \CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|ALU|Selector15~4_combout  & ((!\CPU|Datapath|ALU|Selector11~0_combout ) # 
// (!\CPU|Datapath|ALU|ShiftRight1~6_combout ))) ) ) ) # ( \CPU|Datapath|ALU|Selector15~5_combout  & ( !\CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout  & !\CPU|Datapath|ALU|Selector15~4_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector15~5_combout  & ( !\CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout  & !\CPU|Datapath|ALU|Selector15~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector11~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datac(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datae(!\CPU|Datapath|ALU|Selector15~5_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~6 .lut_mask = 64'hC0C0C0C0F0A00000;
defparam \CPU|Datapath|ALU|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~5 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~5_combout  = ( \CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (((\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|ALU|ShiftRight1~4_combout 
// )))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (((!\CPU|Datapath|alumux|f[2]~25_combout )) # (\CPU|Datapath|ALU|ShiftRight1~2_combout ))) ) ) ) # ( !\CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|ShiftRight1~3_combout  & ( 
// (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|ALU|ShiftRight1~4_combout )) ) ) ) # ( \CPU|Control|truncate~0_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~3_combout  & ( 
// (\CPU|Datapath|alumux|f[2]~25_combout  & ((!\CPU|Datapath|alumux|f[3]~26_combout  & ((\CPU|Datapath|ALU|ShiftRight1~4_combout ))) # (\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|ALU|ShiftRight1~2_combout )))) ) ) ) # ( 
// !\CPU|Control|truncate~0_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (!\CPU|Datapath|alumux|f[3]~26_combout  & (\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|ALU|ShiftRight1~4_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~4_combout ),
	.datae(!\CPU|Control|truncate~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~5 .lut_mask = 64'h000C010D000C313D;
defparam \CPU|Datapath|ALU|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~1 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~1_combout  = ( \CPU|Datapath|ALU|ShiftRight1~0_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~6_combout  & ( ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~132_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~268_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( \CPU|Datapath|ALU|ShiftRight1~0_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~6_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~132_combout ))) # (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~268_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~1 .lut_mask = 64'h000010D000001FDF;
defparam \CPU|Datapath|ALU|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~7_combout  = ( \CPU|Datapath|ALU|ShiftRight1~5_combout  & ( \CPU|Datapath|ALU|ShiftRight1~1_combout  & ( (!\CPU|Datapath|ALU|Selector15~6_combout ) # (((\CPU|Datapath|ALU|Add0~4_sumout  & \CPU|Datapath|ALU|Equal0~3_combout )) 
// # (\CPU|Datapath|ALU|Selector15~3_combout )) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~5_combout  & ( \CPU|Datapath|ALU|ShiftRight1~1_combout  & ( (!\CPU|Datapath|ALU|Selector15~6_combout ) # (((\CPU|Datapath|ALU|Add0~4_sumout  & 
// \CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector15~3_combout )) ) ) ) # ( \CPU|Datapath|ALU|ShiftRight1~5_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~1_combout  & ( (!\CPU|Datapath|ALU|Selector15~6_combout ) # 
// (((\CPU|Datapath|ALU|Add0~4_sumout  & \CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector15~3_combout )) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~5_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~1_combout  & ( 
// (!\CPU|Datapath|ALU|Selector15~6_combout ) # ((\CPU|Datapath|ALU|Add0~4_sumout  & \CPU|Datapath|ALU|Equal0~3_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector15~6_combout ),
	.datab(!\CPU|Datapath|ALU|Add0~4_sumout ),
	.datac(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~3_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~5_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~7 .lut_mask = 64'hABABABFFABFFABFF;
defparam \CPU|Datapath|ALU|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N28
stratixiii_lcell_comb \CPU|Control|Selector43~0 (
// Equation(s):
// \CPU|Control|Selector43~0_combout  = ( \CPU|Datapath|alumux|f[5]~15_combout  & ( (!\CPU|Control|next_states~1_combout  & (\CPU|Datapath|IR|data [12] & \CPU|Datapath|ALU|Selector15~7_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|next_states~1_combout ),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector43~0 .extended_lut = "off";
defparam \CPU|Control|Selector43~0 .lut_mask = 64'h00000000000C000C;
defparam \CPU|Control|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N29
dffeas \CPU|Control|state.stb1_odd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb1_odd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb1_odd .is_wysiwyg = "true";
defparam \CPU|Control|state.stb1_odd .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N24
stratixiii_lcell_comb \CPU|Control|Selector1~0 (
// Equation(s):
// \CPU|Control|Selector1~0_combout  = ( \CPU|Control|state.s_add~q  & ( !\CPU|Control|state.sti3~q  & ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Datapath|IR|data [5] & (!\CPU|Control|state.str1~q  & !\CPU|Control|state.stb1_even~q ))) ) ) ) # ( 
// !\CPU|Control|state.s_add~q  & ( !\CPU|Control|state.sti3~q  & ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.str1~q  & !\CPU|Control|state.stb1_even~q )) ) ) )

	.dataa(!\CPU|Control|state.stb1_odd~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.str1~q ),
	.datad(!\CPU|Control|state.stb1_even~q ),
	.datae(!\CPU|Control|state.s_add~q ),
	.dataf(!\CPU|Control|state.sti3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector1~0 .extended_lut = "off";
defparam \CPU|Control|Selector1~0 .lut_mask = 64'hA000800000000000;
defparam \CPU|Control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~5 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~5_combout  = ( \CPU|Control|Selector1~0_combout  & ( (\CPU|Control|Selector1~1_combout  & (\CPU|Control|WideOr17~combout  & ((\CPU|Control|state.rshfl~q ) # (\CPU|Control|state.s_and~q )))) ) )

	.dataa(!\CPU|Control|Selector1~1_combout ),
	.datab(!\CPU|Control|state.s_and~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|state.rshfl~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~5 .lut_mask = 64'h0000000001050105;
defparam \CPU|Datapath|ALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~2_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & !\CPU|Datapath|ALU|Selector9~0_combout ) ) ) # ( !\CPU|Datapath|ALU|Equal0~4_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  
// & (\CPU|Datapath|ALU|Equal0~5_combout  & !\CPU|Datapath|ALU|Selector9~0_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~2 .lut_mask = 64'h0A000A00AA00AA00;
defparam \CPU|Datapath|ALU|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~9_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (\CPU|Datapath|ALU|Selector10~2_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~7_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (\CPU|Datapath|ALU|Selector10~2_combout  & (\CPU|Datapath|ALU|ShiftLeft0~7_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|Selector10~2_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~9 .lut_mask = 64'h0500050005550555;
defparam \CPU|Datapath|ALU|Selector10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y24_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~10 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~10_combout  = ( \CPU|Datapath|ALU|Selector10~11_combout  & ( \CPU|Datapath|ALU|Add0~24_sumout  ) ) # ( !\CPU|Datapath|ALU|Selector10~11_combout  & ( \CPU|Datapath|ALU|Add0~24_sumout  & ( 
// (((\CPU|Datapath|ALU|Selector10~8_combout ) # (\CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector10~1_combout )) # (\CPU|Datapath|ALU|Selector10~9_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector10~11_combout  & ( 
// !\CPU|Datapath|ALU|Add0~24_sumout  ) ) # ( !\CPU|Datapath|ALU|Selector10~11_combout  & ( !\CPU|Datapath|ALU|Add0~24_sumout  & ( ((\CPU|Datapath|ALU|Selector10~8_combout ) # (\CPU|Datapath|ALU|Selector10~1_combout )) # 
// (\CPU|Datapath|ALU|Selector10~9_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector10~9_combout ),
	.datab(!\CPU|Datapath|ALU|Selector10~1_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~8_combout ),
	.datae(!\CPU|Datapath|ALU|Selector10~11_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~24_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~10 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~10 .lut_mask = 64'h77FFFFFF7FFFFFFF;
defparam \CPU|Datapath|ALU|Selector10~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N1
dffeas \CPU|Datapath|MDR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector10~10_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N3
dffeas \CPU|Datapath|IR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y25_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[15]~9 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[15]~9_combout  = ( \CPU|Datapath|IR|data [5] & ( (\CPU|Datapath|regfilemux|f[11]~8_combout  & (!\CPU|Control|state.lshf~q  & \CPU|Control|state.s_add~q )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datac(!\CPU|Control|state.lshf~q ),
	.datad(!\CPU|Control|state.s_add~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[15]~9 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[15]~9 .lut_mask = 64'h0000000000300030;
defparam \CPU|Datapath|regfilemux|f[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N6
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[4]~53 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[4]~53_combout  = ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( \CPU|Datapath|pc|data [4] & ( (\CPU|Datapath|regfilemux|f[6]~10_combout  & (!\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|MDR|data [4])) ) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( \CPU|Datapath|pc|data [4] & ( (!\CPU|Datapath|regfilemux|f[11]~8_combout  & ((!\CPU|Datapath|regfilemux|f[6]~10_combout ) # (\CPU|Datapath|_adder|Add0~13_sumout ))) ) ) ) # ( 
// \CPU|Datapath|regfilemux|f[0]~2_combout  & ( !\CPU|Datapath|pc|data [4] & ( (\CPU|Datapath|regfilemux|f[6]~10_combout  & (!\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|MDR|data [4])) ) ) ) # ( !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// !\CPU|Datapath|pc|data [4] & ( (\CPU|Datapath|regfilemux|f[6]~10_combout  & (!\CPU|Datapath|regfilemux|f[11]~8_combout  & \CPU|Datapath|_adder|Add0~13_sumout )) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datac(!\CPU|Datapath|MDR|data [4]),
	.datad(!\CPU|Datapath|_adder|Add0~13_sumout ),
	.datae(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.dataf(!\CPU|Datapath|pc|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[4]~53 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[4]~53 .lut_mask = 64'h0044040488CC0404;
defparam \CPU|Datapath|regfilemux|f[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N28
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[4]~54 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[4]~54_combout  = ( \CPU|Datapath|ALU|Selector11~7_combout  & ( \CPU|Datapath|regfilemux|f[9]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[4]~54 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[4]~54 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|Datapath|regfilemux|f[4]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N12
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[4]~22 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[4]~22_combout  = ( \CPU|Datapath|regfilemux|f[1]~55_combout  & ( \CPU|Datapath|regfilemux|f[4]~54_combout  ) ) # ( !\CPU|Datapath|regfilemux|f[1]~55_combout  & ( \CPU|Datapath|regfilemux|f[4]~54_combout  ) ) # ( 
// \CPU|Datapath|regfilemux|f[1]~55_combout  & ( !\CPU|Datapath|regfilemux|f[4]~54_combout  & ( (((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~17_sumout )) # (\CPU|Datapath|regfilemux|f[4]~53_combout )) # (\CPU|Datapath|MDR|data 
// [12]) ) ) ) # ( !\CPU|Datapath|regfilemux|f[1]~55_combout  & ( !\CPU|Datapath|regfilemux|f[4]~54_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~17_sumout )) # (\CPU|Datapath|regfilemux|f[4]~53_combout ) ) ) )

	.dataa(!\CPU|Datapath|MDR|data [12]),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~17_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[4]~53_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[4]~22 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[4]~22 .lut_mask = 64'h03FF57FFFFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N9
dffeas \CPU|Datapath|REGFILE|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~116 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~376 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~376_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~4_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~20_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~36_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|REGFILE|data~52_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~20_q ),
	.datac(!\CPU|Datapath|REGFILE|data~36_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~52_q ),
	.datag(!\CPU|Datapath|REGFILE|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~376 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~376 .lut_mask = 64'h1B550A551B555F55;
defparam \CPU|Datapath|REGFILE|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~380 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~380_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~376_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~376_combout  & ((\CPU|Datapath|REGFILE|data~68_q ))) # (\CPU|Datapath|REGFILE|data~376_combout  & (\CPU|Datapath|REGFILE|data~84_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~376_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~376_combout  & ((\CPU|Datapath|REGFILE|data~100_q ))) # 
// (\CPU|Datapath|REGFILE|data~376_combout  & (\CPU|Datapath|REGFILE|data~116_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~116_q ),
	.datab(!\CPU|Datapath|REGFILE|data~84_q ),
	.datac(!\CPU|Datapath|REGFILE|data~100_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~376_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~380 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~380 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~7_combout  = ( \CPU|Datapath|ALU|Selector11~2_combout  & ( (!\CPU|Datapath|ALU|Selector11~6_combout ) # (((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~20_sumout )) # (\CPU|Datapath|ALU|Selector15~3_combout )) 
// ) ) # ( !\CPU|Datapath|ALU|Selector11~2_combout  & ( (!\CPU|Datapath|ALU|Selector11~6_combout ) # ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~20_sumout )) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|Add0~20_sumout ),
	.datac(!\CPU|Datapath|ALU|Selector11~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~7 .lut_mask = 64'hF1F1F1F1F1FFF1FF;
defparam \CPU|Datapath|ALU|Selector11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N25
dffeas \CPU|Datapath|MDR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector11~7_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N9
dffeas \CPU|Datapath|IR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N16
stratixiii_lcell_comb \CPU|Control|Selector42~0 (
// Equation(s):
// \CPU|Control|Selector42~0_combout  = ( \CPU|Control|state.rshfa~q  & ( (!\CPU|Control|state.shf~q  & (((!\CPU|Control|Selector26~0_combout )))) # (\CPU|Control|state.shf~q  & (\CPU|Datapath|IR|data [4] & ((\CPU|Datapath|IR|data [5])))) ) ) # ( 
// !\CPU|Control|state.rshfa~q  & ( (\CPU|Control|state.shf~q  & (\CPU|Datapath|IR|data [4] & \CPU|Datapath|IR|data [5])) ) )

	.dataa(!\CPU|Control|state.shf~q ),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(!\CPU|Control|Selector26~0_combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(!\CPU|Control|state.rshfa~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector42~0 .extended_lut = "off";
defparam \CPU|Control|Selector42~0 .lut_mask = 64'h0011A0B10011A0B1;
defparam \CPU|Control|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N17
dffeas \CPU|Control|state.rshfa (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.rshfa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.rshfa .is_wysiwyg = "true";
defparam \CPU|Control|state.rshfa .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N4
stratixiii_lcell_comb \CPU|Control|WideOr17 (
// Equation(s):
// \CPU|Control|WideOr17~combout  = ( \CPU|Control|state.rshfl~q  ) # ( !\CPU|Control|state.rshfl~q  & ( (\CPU|Control|state.rshfa~q ) # (\CPU|Control|state.shf~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.shf~q ),
	.datad(!\CPU|Control|state.rshfa~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.rshfl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr17 .extended_lut = "off";
defparam \CPU|Control|WideOr17 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \CPU|Control|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~3 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~3_combout  = ( \CPU|Control|Selector2~0_combout  & ( (!\CPU|Control|WideOr17~combout  & \CPU|Control|Selector1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~3 .lut_mask = 64'h000000000C0C0C0C;
defparam \CPU|Datapath|ALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~1_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & \CPU|Datapath|ALU|Equal0~5_combout ) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Equal0~5_combout  & 
// ((!\CPU|Datapath|alumux|f[2]~25_combout ) # (!\CPU|Datapath|alumux|f[1]~21_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~1 .lut_mask = 64'h0E0E0E0E0A0A0A0A;
defparam \CPU|Datapath|ALU|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~2_combout  = ( \CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|alumux|f[3]~26_combout  & ((\CPU|Datapath|ALU|Selector12~1_combout ) # (\CPU|Datapath|ALU|Equal0~4_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector12~1_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~2 .lut_mask = 64'h00000000002A002A;
defparam \CPU|Datapath|ALU|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~3_combout  = ( \CPU|Datapath|alumux|f[2]~25_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|ALU|Selector12~2_combout ) ) ) # ( !\CPU|Datapath|alumux|f[2]~25_combout  & ( 
// (\CPU|Datapath|ALU|Selector12~2_combout  & \CPU|Datapath|ALU|ShiftRight1~9_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|ALU|Selector12~2_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~3 .lut_mask = 64'h000F000F03030303;
defparam \CPU|Datapath|ALU|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~7_combout  = ( \CPU|Control|Selector2~0_combout  & ( \CPU|Control|Selector1~2_combout  & ( !\CPU|Datapath|ALU|Selector15~4_combout  ) ) ) # ( !\CPU|Control|Selector2~0_combout  & ( \CPU|Control|Selector1~2_combout  & ( 
// (!\CPU|Datapath|ALU|Selector15~4_combout  & (((!\CPU|Datapath|alumux|f[3]~26_combout ) # (!\CPU|Datapath|REGFILE|data~260_combout )) # (\CPU|Control|WideOr17~combout ))) ) ) ) # ( \CPU|Control|Selector2~0_combout  & ( !\CPU|Control|Selector1~2_combout  & 
// ( (!\CPU|Datapath|ALU|Selector15~4_combout  & ((\CPU|Datapath|REGFILE|data~260_combout ) # (\CPU|Control|WideOr17~combout ))) ) ) ) # ( !\CPU|Control|Selector2~0_combout  & ( !\CPU|Control|Selector1~2_combout  & ( (!\CPU|Datapath|ALU|Selector15~4_combout  
// & ((!\CPU|Datapath|REGFILE|data~260_combout ) # (\CPU|Control|WideOr17~combout ))) ) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datae(!\CPU|Control|Selector2~0_combout ),
	.dataf(!\CPU|Control|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~7 .lut_mask = 64'hF5005F00FD00FF00;
defparam \CPU|Datapath|ALU|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~4_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~372_combout )) ) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # 
// (\CPU|Datapath|REGFILE|data~364_combout ) ) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~21_combout  & (\CPU|Datapath|REGFILE|data~372_combout )) ) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|REGFILE|data~260_combout  & ( (\CPU|Datapath|alumux|f[1]~21_combout  & 
// \CPU|Datapath|REGFILE|data~364_combout ) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~4 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \CPU|Datapath|ALU|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~10 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~10_combout  = ( \CPU|Datapath|REGFILE|data~340_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~324_combout )))) 
// ) ) # ( !\CPU|Datapath|REGFILE|data~340_combout  & ( (\CPU|Datapath|REGFILE|data~324_combout  & (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|alumux|f[0]~22_combout ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~10 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~10 .lut_mask = 64'h0010001000130013;
defparam \CPU|Datapath|ALU|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~5_combout  = (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (!\CPU|Datapath|alumux|f[3]~26_combout  & ((\CPU|Datapath|ALU|Equal0~5_combout ) # (\CPU|Datapath|ALU|Equal0~4_combout ))))

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~5 .lut_mask = 64'h20A020A020A020A0;
defparam \CPU|Datapath|ALU|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~6_combout  = ( \CPU|Datapath|ALU|ShiftRight1~10_combout  & ( \CPU|Datapath|ALU|Selector12~5_combout  & ( (\CPU|Datapath|ALU|Selector12~4_combout ) # (\CPU|Datapath|alumux|f[2]~25_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight1~10_combout  & ( \CPU|Datapath|ALU|Selector12~5_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (((\CPU|Datapath|ALU|Selector12~4_combout )))) # (\CPU|Datapath|alumux|f[2]~25_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~12_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datad(!\CPU|Datapath|ALU|Selector12~4_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~6 .lut_mask = 64'h0000000004F40FFF;
defparam \CPU|Datapath|ALU|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~0_combout  = ( \CPU|Datapath|ALU|Selector14~4_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~14_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~13_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~0 .lut_mask = 64'h0000000005F505F5;
defparam \CPU|Datapath|ALU|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~8_combout  = ( \CPU|Datapath|ALU|Selector12~6_combout  & ( \CPU|Datapath|ALU|Selector12~0_combout  ) ) # ( !\CPU|Datapath|ALU|Selector12~6_combout  & ( \CPU|Datapath|ALU|Selector12~0_combout  ) ) # ( 
// \CPU|Datapath|ALU|Selector12~6_combout  & ( !\CPU|Datapath|ALU|Selector12~0_combout  ) ) # ( !\CPU|Datapath|ALU|Selector12~6_combout  & ( !\CPU|Datapath|ALU|Selector12~0_combout  & ( ((!\CPU|Datapath|ALU|Selector12~7_combout ) # 
// ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~16_sumout ))) # (\CPU|Datapath|ALU|Selector12~3_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|Selector12~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector12~7_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~16_sumout ),
	.datae(!\CPU|Datapath|ALU|Selector12~6_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~8 .lut_mask = 64'hF3F7FFFFFFFFFFFF;
defparam \CPU|Datapath|ALU|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N24
stratixiii_lcell_comb \CPU|Datapath|marmux|f[3]~8 (
// Equation(s):
// \CPU|Datapath|marmux|f[3]~8_combout  = ( \CPU|Datapath|pc|data [3] & ( (!\CPU|Datapath|marmux|f[4]~1_combout  & (((!\CPU|Datapath|marmux|f[4]~2_combout )))) # (\CPU|Datapath|marmux|f[4]~1_combout  & ((!\CPU|Datapath|marmux|f[4]~2_combout  & 
// (\CPU|Datapath|MDR|data [3])) # (\CPU|Datapath|marmux|f[4]~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ))))) ) ) # ( !\CPU|Datapath|pc|data [3] & ( (\CPU|Datapath|marmux|f[4]~1_combout  & ((!\CPU|Datapath|marmux|f[4]~2_combout  & 
// (\CPU|Datapath|MDR|data [3])) # (\CPU|Datapath|marmux|f[4]~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ))))) ) )

	.dataa(!\CPU|Datapath|MDR|data [3]),
	.datab(!\CPU|Datapath|marmux|f[4]~1_combout ),
	.datac(!\CPU|Datapath|marmux|f[4]~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[3]~8 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[3]~8 .lut_mask = 64'h10131013D0D3D0D3;
defparam \CPU|Datapath|marmux|f[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N4
stratixiii_lcell_comb \CPU|Datapath|marmux|f[3]~9 (
// Equation(s):
// \CPU|Datapath|marmux|f[3]~9_combout  = ( \CPU|Datapath|marmux|f[3]~8_combout  & ( (!\CPU|Datapath|marmux|Equal0~1_combout ) # (\CPU|Datapath|ALU|Selector12~8_combout ) ) ) # ( !\CPU|Datapath|marmux|f[3]~8_combout  & ( 
// (!\CPU|Datapath|marmux|Equal0~1_combout  & (\CPU|Datapath|marmux|f[4]~3_combout  & (\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|marmux|Equal0~1_combout  & (((\CPU|Datapath|ALU|Selector12~8_combout )))) ) )

	.dataa(!\CPU|Datapath|marmux|f[4]~3_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~1_combout ),
	.datac(!\CPU|Datapath|IR|data [2]),
	.datad(!\CPU|Datapath|ALU|Selector12~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|marmux|f[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[3]~9 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[3]~9 .lut_mask = 64'h04370437CCFFCCFF;
defparam \CPU|Datapath|marmux|f[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N5
dffeas \CPU|Datapath|MAR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a29  & ( ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [66] & !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [65]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a29  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [65] & 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [66]) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [66]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [65]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~1 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N33
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~2_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [34] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a13 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [33]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [34] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [33] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [33]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~2 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[193] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[93]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [193]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[193] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[193] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N37
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [162]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[162] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [194]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[194] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [194] & ( (!\CPU|Datapath|MAR|data [1] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [162] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a77 )))) # (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a93 )) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [194] 
// & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [162] & (!\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a77 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a93 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [162]),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a77 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [194]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~0 .lut_mask = 64'h0030003005350535;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[161] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[77]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [161]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[161] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[161] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [162] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [161])) # (\CACHE|CACHE_DATAPATH|datamux|Mux2~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [161]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [193] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [194])) # (\CACHE|CACHE_DATAPATH|datamux|Mux2~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [193]))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [193]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [162]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [194]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux2~0_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [161]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~6 .lut_mask = 64'h0C0F5055FF0FFF55;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~3_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux2~6_combout  & ( ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux2~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// ((\CACHE|CACHE_DATAPATH|datamux|Mux2~2_combout )))) # (\CPU|Datapath|MAR|data [3]) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux2~6_combout  & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & 
// (\CACHE|CACHE_DATAPATH|datamux|Mux2~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux2~2_combout ))))) ) )

	.dataa(!\CPU|Datapath|MAR|data [3]),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux2~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~3 .lut_mask = 64'h202A202A757F757F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[129] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [129]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[129] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [130]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[130] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [130] & ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a61 )) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [129]))))) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [130] & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [129]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a61 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [129]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [130]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~4 .lut_mask = 64'h00F000F040704070;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[225] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[109]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [225]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[225] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[225] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [226]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[226] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N24
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~15_combout  = ( \CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a45  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [226] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a109 ) ) ) ) # ( !\CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a45  & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [98] 
// ) ) ) # ( \CPU|Datapath|MAR|data [3] & ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a45  & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [226] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a109 ) ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [226]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [98]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a109 ),
	.datad(gnd),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a45 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~15 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~15 .lut_mask = 64'h0000050533330505;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N5
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[45]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux10~16 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux10~16_combout  = ( !\CPU|Datapath|MAR|data [3] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [97] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [98])) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~15_combout )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [97])))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [225] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [226])) # (\CACHE|CACHE_DATAPATH|datamux|Mux10~15_combout )))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [225])) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [225]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [226]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [98]),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux10~15_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [97]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~16 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~16 .lut_mask = 64'h0F053131AFAFBBBB;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux10~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux2~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux2~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout  & ( (!\CPU|Datapath|MAR|data [1] & (((!\CACHE|CACHE_DATAPATH|datamux|Mux10~16_combout )))) # (\CPU|Datapath|MAR|data [1] & (\CPU|Datapath|MAR|data [0] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux2~4_combout ))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout  & ( (!\CPU|Datapath|MAR|data [1] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux10~16_combout ))) # (\CPU|Datapath|MAR|data [1] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux2~4_combout )) ) )

	.dataa(!\CPU|Datapath|MAR|data [1]),
	.datab(!\CPU|Datapath|MAR|data [0]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux2~4_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux10~16_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux10~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~5 .lut_mask = 64'hFA50FA50BA10BA10;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[13]~12 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux2~5_combout  & ( (\CACHE|CACHE_DATAPATH|datamux|Mux2~3_combout  & (!\CPU|Datapath|MAR|data [2] & \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux2~5_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CPU|Datapath|MAR|data [2]) # (\CACHE|CACHE_DATAPATH|datamux|Mux2~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux2~3_combout ),
	.datac(!\CPU|Datapath|MAR|data [2]),
	.datad(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[13]~12 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[13]~12 .lut_mask = 64'h003F003F00300030;
defparam \CACHE|CACHE_DATAPATH|datamux|out[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N8
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[13]~5 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[13]~5_combout  = ( \CPU|Datapath|ALU|Selector2~8_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout )) # (\CPU|Control|WideOr4~0_combout  & (((!\CPU|Control|state.stb1_odd~q ) # 
// (\CPU|Datapath|ALU|Selector10~10_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector2~8_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout )) # (\CPU|Control|WideOr4~0_combout  & 
// (((\CPU|Datapath|ALU|Selector10~10_combout  & \CPU|Control|state.stb1_odd~q )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout ),
	.datab(!\CPU|Datapath|ALU|Selector10~10_combout ),
	.datac(!\CPU|Control|state.stb1_odd~q ),
	.datad(!\CPU|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[13]~5 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[13]~5 .lut_mask = 64'h5503550355F355F3;
defparam \CPU|Datapath|mdrmux|f[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \CPU|Datapath|MDR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[13]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N22
stratixiii_lcell_comb \CPU|Datapath|marmux|f[13]~24 (
// Equation(s):
// \CPU|Datapath|marmux|f[13]~24_combout  = ( \CPU|Datapath|marmux|Equal0~0_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & ((\CPU|Datapath|ALU|Selector2~8_combout ))) # 
// (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|pc|data [13])) ) ) ) # ( !\CPU|Datapath|marmux|Equal0~0_combout  & ( \CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout ) # (\CPU|Datapath|MDR|data [13]) ) ) 
// ) # ( \CPU|Datapath|marmux|Equal0~0_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & ((\CPU|Datapath|ALU|Selector2~8_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|pc|data 
// [13])) ) ) ) # ( !\CPU|Datapath|marmux|Equal0~0_combout  & ( !\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout  & ( (\CPU|Datapath|MDR|data [13] & \CPU|Datapath|MAR|data[14]~0_combout ) ) ) )

	.dataa(!\CPU|Datapath|MDR|data [13]),
	.datab(!\CPU|Datapath|pc|data [13]),
	.datac(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datad(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.datae(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[13]~24 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[13]~24 .lut_mask = 64'h00550F33FF550F33;
defparam \CPU|Datapath|marmux|f[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \CPU|Datapath|MAR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[13]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N39
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[4]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data~0_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [1] & ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [0] & ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [2] ) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [1] & ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [0] & ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [2]),
	.datae(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~0 .lut_mask = 64'h00000000FF0000FF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N27
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|marmux|f[5]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [3] & ( (\CACHE|CACHE_DATAPATH|tag_array1|data~0_combout  & (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [4] & 
// (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [6] $ (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [5])))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [3] & ( (\CACHE|CACHE_DATAPATH|tag_array1|data~0_combout  & 
// (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [4] & (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [6] $ (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [5])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [6]),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [5]),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [4]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~1 .lut_mask = 64'h4100410000410041;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a8  & ( !\CPU|Datapath|MAR|data [15] $ (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [23] & 
// ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [24]) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ))))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a8  & ( !\CPU|Datapath|MAR|data [15] $ 
// (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [23]) # ((\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [24] & !\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [24]),
	.datab(!\CPU|Datapath|MAR|data [15]),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [23]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7 .lut_mask = 64'h339C339C63CC63CC;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data~3_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [22] & ( (!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a7 )) # 
// (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & ((\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [21]))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [22] & ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [21] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [21]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~3 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N22
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data~2_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a6  & ( ((!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [20])) # 
// (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [19]) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a6  & ( (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [19] & 
// ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [20]) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [20]),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~2 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data~2_combout  & ( (\CPU|Datapath|MAR|data [13] & (!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7_combout  & (!\CPU|Datapath|MAR|data [14] $ 
// (\CACHE|CACHE_DATAPATH|tag_array1|data~3_combout )))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data~2_combout  & ( (!\CPU|Datapath|MAR|data [13] & (!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7_combout  & (!\CPU|Datapath|MAR|data [14] $ 
// (\CACHE|CACHE_DATAPATH|tag_array1|data~3_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data [13]),
	.datab(!\CPU|Datapath|MAR|data [14]),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~7_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data~3_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8 .lut_mask = 64'h8020802040104010;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [18] & ( !\CPU|Datapath|MAR|data [12] $ (((!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & 
// (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a5 )) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [17]))))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass 
// [18] & ( !\CPU|Datapath|MAR|data [12] $ (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [17]) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datab(!\CPU|Datapath|MAR|data [12]),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0 .lut_mask = 64'h33CC33CC396C396C;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~17 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~17_combout  = ( \CPU|Datapath|MAR|data [4] & ( ((\CPU|Datapath|MAR|data [6] & (\CPU|Datapath|MAR|data [5] & \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~7_q ) ) ) # ( 
// !\CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~7_q  ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~7_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~17 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~17 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \CACHE|CACHE_DATAPATH|valid1|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~7 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~23 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~23_combout  = ( \CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~6_q  ) ) # ( !\CPU|Datapath|MAR|data [4] & ( ((\CPU|Datapath|MAR|data [6] & (\CPU|Datapath|MAR|data [5] & 
// \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~6_q ) ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~6_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~23 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~23 .lut_mask = 64'h01FF01FF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \CACHE|CACHE_DATAPATH|valid1|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~6 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~16 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~16_combout  = ( \CPU|Datapath|MAR|data [4] & ( ((\CPU|Datapath|MAR|data [6] & (!\CPU|Datapath|MAR|data [5] & \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~5_q ) ) ) # ( 
// !\CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~5_q  ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~5_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~16 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~16 .lut_mask = 64'h00FF00FF04FF04FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \CACHE|CACHE_DATAPATH|valid1|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~5 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~20 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~20_combout  = ( \CPU|Datapath|MAR|data [4] & ( ((!\CPU|Datapath|MAR|data [6] & (\CPU|Datapath|MAR|data [5] & \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~3_q ) ) ) # ( 
// !\CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~3_q  ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~3_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~20 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~20 .lut_mask = 64'h00FF00FF02FF02FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N37
dffeas \CACHE|CACHE_DATAPATH|valid1|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~3 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~22 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~22_combout  = ( \CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~2_q  ) ) # ( !\CPU|Datapath|MAR|data [4] & ( ((!\CPU|Datapath|MAR|data [6] & (\CPU|Datapath|MAR|data [5] & 
// \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~2_q ) ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~2_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~22 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~22 .lut_mask = 64'h02FF02FF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \CACHE|CACHE_DATAPATH|valid1|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~2 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~19 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~19_combout  = ( \CPU|Datapath|MAR|data [4] & ( ((!\CPU|Datapath|MAR|data [6] & (!\CPU|Datapath|MAR|data [5] & \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~1_q ) ) ) # ( 
// !\CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~1_q  ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~1_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~19 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~19 .lut_mask = 64'h00FF00FF08FF08FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N39
dffeas \CACHE|CACHE_DATAPATH|valid1|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~1 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~21 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~21_combout  = ( \CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~0_q  ) ) # ( !\CPU|Datapath|MAR|data [4] & ( ((!\CPU|Datapath|MAR|data [6] & (!\CPU|Datapath|MAR|data [5] & 
// \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~0_q ) ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~0_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~21 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~21 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \CACHE|CACHE_DATAPATH|valid1|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~0 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~8 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~8_combout  = ( !\CPU|Datapath|MAR|data [5] & ( (!\CPU|Datapath|MAR|data [6] & (((!\CPU|Datapath|MAR|data [4] & (\CACHE|CACHE_DATAPATH|valid1|data~0_q )) # (\CPU|Datapath|MAR|data [4] & 
// ((\CACHE|CACHE_DATAPATH|valid1|data~1_q )))))) # (\CPU|Datapath|MAR|data [6] & ((((\CPU|Datapath|MAR|data [4]))))) ) ) # ( \CPU|Datapath|MAR|data [5] & ( (!\CPU|Datapath|MAR|data [6] & ((!\CPU|Datapath|MAR|data [4] & 
// (((\CACHE|CACHE_DATAPATH|valid1|data~2_q )))) # (\CPU|Datapath|MAR|data [4] & (\CACHE|CACHE_DATAPATH|valid1|data~3_q )))) # (\CPU|Datapath|MAR|data [6] & ((((\CPU|Datapath|MAR|data [4]))))) ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CACHE|CACHE_DATAPATH|valid1|data~3_q ),
	.datac(!\CACHE|CACHE_DATAPATH|valid1|data~2_q ),
	.datad(!\CPU|Datapath|MAR|data [4]),
	.datae(!\CPU|Datapath|MAR|data [5]),
	.dataf(!\CACHE|CACHE_DATAPATH|valid1|data~1_q ),
	.datag(!\CACHE|CACHE_DATAPATH|valid1|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~8 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|valid1|data~8 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CACHE|CACHE_DATAPATH|valid1|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~18 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~18_combout  = ( \CPU|Datapath|MAR|data [4] & ( \CACHE|CACHE_DATAPATH|valid1|data~4_q  ) ) # ( !\CPU|Datapath|MAR|data [4] & ( ((\CPU|Datapath|MAR|data [6] & (!\CPU|Datapath|MAR|data [5] & 
// \CACHE|CACHE_CONTROLLER|state.allocate~q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~4_q ) ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CPU|Datapath|MAR|data [5]),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~4_q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~18 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|valid1|data~18 .lut_mask = 64'h04FF04FF00FF00FF;
defparam \CACHE|CACHE_DATAPATH|valid1|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \CACHE|CACHE_DATAPATH|valid1|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|valid1|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|valid1|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~4 .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|valid1|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|valid1|data~12 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|valid1|data~12_combout  = ( !\CPU|Datapath|MAR|data [5] & ( (!\CPU|Datapath|MAR|data [6] & ((((\CACHE|CACHE_DATAPATH|valid1|data~8_combout ))))) # (\CPU|Datapath|MAR|data [6] & (((!\CACHE|CACHE_DATAPATH|valid1|data~8_combout  & 
// (\CACHE|CACHE_DATAPATH|valid1|data~4_q )) # (\CACHE|CACHE_DATAPATH|valid1|data~8_combout  & ((\CACHE|CACHE_DATAPATH|valid1|data~5_q )))))) ) ) # ( \CPU|Datapath|MAR|data [5] & ( (!\CPU|Datapath|MAR|data [6] & 
// ((((\CACHE|CACHE_DATAPATH|valid1|data~8_combout ))))) # (\CPU|Datapath|MAR|data [6] & (((!\CACHE|CACHE_DATAPATH|valid1|data~8_combout  & ((\CACHE|CACHE_DATAPATH|valid1|data~6_q ))) # (\CACHE|CACHE_DATAPATH|valid1|data~8_combout  & 
// (\CACHE|CACHE_DATAPATH|valid1|data~7_q ))))) ) )

	.dataa(!\CPU|Datapath|MAR|data [6]),
	.datab(!\CACHE|CACHE_DATAPATH|valid1|data~7_q ),
	.datac(!\CACHE|CACHE_DATAPATH|valid1|data~6_q ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~5_q ),
	.datae(!\CPU|Datapath|MAR|data [5]),
	.dataf(!\CACHE|CACHE_DATAPATH|valid1|data~8_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|valid1|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|valid1|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|valid1|data~12 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|valid1|data~12 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CACHE|CACHE_DATAPATH|valid1|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N6
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [14] & ( !\CPU|Datapath|MAR|data [10] $ (((!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & 
// (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a3 )) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [13]))))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass 
// [14] & ( !\CPU|Datapath|MAR|data [10] $ (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [13]) ) )

	.dataa(!\CPU|Datapath|MAR|data [10]),
	.datab(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4 .lut_mask = 64'h55AA55AA656A656A;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N10
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a1  & ( !\CPU|Datapath|MAR|data [8] $ (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [9] & 
// ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [10]) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ))))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a1  & ( !\CPU|Datapath|MAR|data [8] $ 
// (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [9]) # ((!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [10])))) ) )

	.dataa(!\CPU|Datapath|MAR|data [8]),
	.datab(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [10]),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2 .lut_mask = 64'h55A655A659AA59AA;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N20
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3_combout  = ( \CPU|Datapath|MAR|data [9] & ( (!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [12] & ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass 
// [11]))) # (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [12] & (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a2 )))) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & 
// (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [11])))) ) ) # ( !\CPU|Datapath|MAR|data [9] & ( (!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [12] & 
// ((\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [11]))) # (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [12] & (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a2 )))) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & 
// (((\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [11])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [12]),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3 .lut_mask = 64'h02F702F7FD08FD08;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & ( !\CPU|Datapath|MAR|data [11] $ (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [15]) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & 
// ( !\CPU|Datapath|MAR|data [11] $ (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [16] & ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [15]))) # (\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [16] & 
// (!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a4 )))) ) )

	.dataa(!\CPU|Datapath|MAR|data [11]),
	.datab(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [16]),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [15]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5 .lut_mask = 64'h569A569A55AA55AA;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N8
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N33
dffeas \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MAR|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N32
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1_combout  = ( \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a0  & ( !\CPU|Datapath|MAR|data [7] $ (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [7] & 
// ((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [8]) # (\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ))))) ) ) # ( !\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a0  & ( !\CPU|Datapath|MAR|data [7] $ 
// (((!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [7]) # ((!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout  & \CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [8])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tag_array1|data~1_combout ),
	.datab(!\CPU|Datapath|MAR|data [7]),
	.datac(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [8]),
	.datad(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0_bypass [7]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tag_array1|data_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1 .lut_mask = 64'h33C633C639CC39CC;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N4
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6_combout  = ( !\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1_combout  & ( (!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4_combout  & (!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2_combout  & 
// (!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3_combout  & !\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5_combout ))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~4_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~2_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~3_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6 .lut_mask = 64'h8000800000000000;
defparam \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N30
stratixiii_lcell_comb \CACHE|CACHE_CONTROLLER|Selector1~0 (
// Equation(s):
// \CACHE|CACHE_CONTROLLER|Selector1~0_combout  = ( \CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & (!\CACHE|CACHE_DATAPATH|valid1|data~12_combout  $ (((!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8_combout 
// ) # (\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0_combout ))))) ) ) # ( !\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & \CACHE|CACHE_DATAPATH|valid1|data~12_combout ) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~8_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~0_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|valid1|data~12_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp1|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|Selector1~0 .extended_lut = "off";
defparam \CACHE|CACHE_CONTROLLER|Selector1~0 .lut_mask = 64'h0033003310231023;
defparam \CACHE|CACHE_CONTROLLER|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N24
stratixiii_lcell_comb \CPU|Control|Selector49~0 (
// Equation(s):
// \CPU|Control|Selector49~0_combout  = ( \CPU|Control|state.sti2~q  & ( (!\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ((!\CACHE|CACHE_CONTROLLER|state.idle~q ) # ((\pmem_resp~input_o  & \CACHE|CACHE_CONTROLLER|state.allocate~q )))) # 
// (\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & (\pmem_resp~input_o  & (\CACHE|CACHE_CONTROLLER|state.allocate~q ))) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datab(!\pmem_resp~input_o ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector49~0 .extended_lut = "off";
defparam \CPU|Control|Selector49~0 .lut_mask = 64'h00000000AB03AB03;
defparam \CPU|Control|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N25
dffeas \CPU|Control|state.sti3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti3 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N8
stratixiii_lcell_comb \CPU|Control|Selector50~0 (
// Equation(s):
// \CPU|Control|Selector50~0_combout  = ( \CPU|Control|state.sti4~q  & ( \CPU|Control|state.sti3~q  ) ) # ( !\CPU|Control|state.sti4~q  & ( \CPU|Control|state.sti3~q  ) ) # ( \CPU|Control|state.sti4~q  & ( !\CPU|Control|state.sti3~q  & ( 
// (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & (((!\CPU|Control|WideOr4~combout ) # (!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & ((!\CPU|Control|WideOr4~combout ) # 
// (!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\pmem_resp~input_o ),
	.datac(!\CPU|Control|WideOr4~combout ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datae(!\CPU|Control|state.sti4~q ),
	.dataf(!\CPU|Control|state.sti3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector50~0 .extended_lut = "off";
defparam \CPU|Control|Selector50~0 .lut_mask = 64'h0000EEE0FFFFFFFF;
defparam \CPU|Control|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N9
dffeas \CPU|Control|state.sti4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti4 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N14
stratixiii_lcell_comb \CPU|Control|Selector46~0 (
// Equation(s):
// \CPU|Control|Selector46~0_combout  = ( \CPU|Control|state.stb2_even~q  & ( \CPU|Control|state.stb1_even~q  ) ) # ( !\CPU|Control|state.stb2_even~q  & ( \CPU|Control|state.stb1_even~q  ) ) # ( \CPU|Control|state.stb2_even~q  & ( 
// !\CPU|Control|state.stb1_even~q  & ( (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # ((!\CPU|Control|WideOr4~combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & 
// ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # (!\CPU|Control|WideOr4~combout )))) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|WideOr4~combout ),
	.datae(!\CPU|Control|state.stb2_even~q ),
	.dataf(!\CPU|Control|state.stb1_even~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector46~0 .extended_lut = "off";
defparam \CPU|Control|Selector46~0 .lut_mask = 64'h0000FAC8FFFFFFFF;
defparam \CPU|Control|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N15
dffeas \CPU|Control|state.stb2_even (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb2_even~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb2_even .is_wysiwyg = "true";
defparam \CPU|Control|state.stb2_even .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N12
stratixiii_lcell_comb \CPU|Control|Selector45~0 (
// Equation(s):
// \CPU|Control|Selector45~0_combout  = ( \CPU|Control|state.stb2_odd~q  & ( \CPU|Control|state.stb1_odd~q  ) ) # ( !\CPU|Control|state.stb2_odd~q  & ( \CPU|Control|state.stb1_odd~q  ) ) # ( \CPU|Control|state.stb2_odd~q  & ( !\CPU|Control|state.stb1_odd~q  
// & ( (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # ((!\CPU|Control|WideOr4~combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout 
// ) # (!\CPU|Control|WideOr4~combout )))) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datac(!\CPU|Control|WideOr4~combout ),
	.datad(!\pmem_resp~input_o ),
	.datae(!\CPU|Control|state.stb2_odd~q ),
	.dataf(!\CPU|Control|state.stb1_odd~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector45~0 .extended_lut = "off";
defparam \CPU|Control|Selector45~0 .lut_mask = 64'h0000FCA8FFFFFFFF;
defparam \CPU|Control|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N13
dffeas \CPU|Control|state.stb2_odd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb2_odd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb2_odd .is_wysiwyg = "true";
defparam \CPU|Control|state.stb2_odd .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N10
stratixiii_lcell_comb \CPU|Control|Selector28~0 (
// Equation(s):
// \CPU|Control|Selector28~0_combout  = ( \CPU|Control|state.str2~q  & ( \CPU|Control|state.str1~q  ) ) # ( !\CPU|Control|state.str2~q  & ( \CPU|Control|state.str1~q  ) ) # ( \CPU|Control|state.str2~q  & ( !\CPU|Control|state.str1~q  & ( 
// (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & (((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # (!\CPU|Control|WideOr4~combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # 
// (!\CPU|Control|WideOr4~combout )))) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\pmem_resp~input_o ),
	.datac(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datad(!\CPU|Control|WideOr4~combout ),
	.datae(!\CPU|Control|state.str2~q ),
	.dataf(!\CPU|Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector28~0 .extended_lut = "off";
defparam \CPU|Control|Selector28~0 .lut_mask = 64'h0000EEE0FFFFFFFF;
defparam \CPU|Control|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N11
dffeas \CPU|Control|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.str2 .is_wysiwyg = "true";
defparam \CPU|Control|state.str2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N18
stratixiii_lcell_comb \CACHE|CACHE_CONTROLLER|always1~0 (
// Equation(s):
// \CACHE|CACHE_CONTROLLER|always1~0_combout  = ( !\CPU|Control|state.str2~q  & ( (!\CPU|Control|state.sti4~q  & (!\CPU|Control|state.stb2_even~q  & !\CPU|Control|state.stb2_odd~q )) ) )

	.dataa(!\CPU|Control|state.sti4~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.stb2_even~q ),
	.datad(!\CPU|Control|state.stb2_odd~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.str2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_CONTROLLER|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|always1~0 .extended_lut = "off";
defparam \CACHE|CACHE_CONTROLLER|always1~0 .lut_mask = 64'hA000A00000000000;
defparam \CACHE|CACHE_CONTROLLER|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N34
stratixiii_lcell_comb \CPU|Control|Selector15~0 (
// Equation(s):
// \CPU|Control|Selector15~0_combout  = ( \CPU|Control|WideOr12~1_combout  & ( (\CPU|Control|WideOr3~0_combout  & (!\CPU|Control|state.lshf~q  & ((!\CPU|Datapath|CCCOMP|out~combout ) # (!\CPU|Control|state.br~q )))) ) )

	.dataa(!\CPU|Control|WideOr3~0_combout ),
	.datab(!\CPU|Datapath|CCCOMP|out~combout ),
	.datac(!\CPU|Control|state.lshf~q ),
	.datad(!\CPU|Control|state.br~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector15~0 .extended_lut = "off";
defparam \CPU|Control|Selector15~0 .lut_mask = 64'h0000000050405040;
defparam \CPU|Control|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N2
stratixiii_lcell_comb \CPU|Control|Selector15~1 (
// Equation(s):
// \CPU|Control|Selector15~1_combout  = ( \CPU|Control|Selector15~0_combout  & ( \CPU|Control|WideOr4~combout  & ( ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout  & ((!\pmem_resp~input_o ) # (!\CACHE|CACHE_CONTROLLER|state.allocate~q )))) # 
// (\CACHE|CACHE_CONTROLLER|always1~0_combout ) ) ) ) # ( \CPU|Control|Selector15~0_combout  & ( !\CPU|Control|WideOr4~combout  & ( ((!\pmem_resp~input_o ) # (!\CACHE|CACHE_CONTROLLER|state.allocate~q )) # (\CACHE|CACHE_CONTROLLER|always1~0_combout ) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|always1~0_combout ),
	.datab(!\pmem_resp~input_o ),
	.datac(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datad(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datae(!\CPU|Control|Selector15~0_combout ),
	.dataf(!\CPU|Control|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector15~1 .extended_lut = "off";
defparam \CPU|Control|Selector15~1 .lut_mask = 64'h0000FFDD0000F5D5;
defparam \CPU|Control|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N3
dffeas \CPU|Control|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.fetch1 .is_wysiwyg = "true";
defparam \CPU|Control|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N20
stratixiii_lcell_comb \CPU|Datapath|MAR|data[14]~0 (
// Equation(s):
// \CPU|Datapath|MAR|data[14]~0_combout  = ( !\CPU|Control|state.trap2~q  & ( (!\CPU|Control|state.sti2~q  & (!\CPU|Control|state.fetch1~q  $ (\CPU|Control|state.ldi2~q ))) ) )

	.dataa(!\CPU|Control|state.sti2~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.fetch1~q ),
	.datad(!\CPU|Control|state.ldi2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|MAR|data[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[14]~0 .extended_lut = "off";
defparam \CPU|Datapath|MAR|data[14]~0 .lut_mask = 64'hA00AA00A00000000;
defparam \CPU|Datapath|MAR|data[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|marmux|f[9]~20 (
// Equation(s):
// \CPU|Datapath|marmux|f[9]~20_combout  = ( \CPU|Datapath|MDR|data [9] & ( \CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (!\CPU|Datapath|marmux|Equal0~0_combout ) # ((!\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|ALU|Selector6~6_combout )) # 
// (\CPU|Datapath|MAR|data[14]~0_combout  & ((\CPU|Datapath|pc|data [9])))) ) ) ) # ( !\CPU|Datapath|MDR|data [9] & ( \CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (!\CPU|Datapath|MAR|data[14]~0_combout  & ((!\CPU|Datapath|marmux|Equal0~0_combout ) # 
// ((\CPU|Datapath|ALU|Selector6~6_combout )))) # (\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|marmux|Equal0~0_combout  & ((\CPU|Datapath|pc|data [9])))) ) ) ) # ( \CPU|Datapath|MDR|data [9] & ( !\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( 
// (!\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|marmux|Equal0~0_combout  & (\CPU|Datapath|ALU|Selector6~6_combout ))) # (\CPU|Datapath|MAR|data[14]~0_combout  & ((!\CPU|Datapath|marmux|Equal0~0_combout ) # ((\CPU|Datapath|pc|data [9])))) ) ) ) # 
// ( !\CPU|Datapath|MDR|data [9] & ( !\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout  & ( (\CPU|Datapath|marmux|Equal0~0_combout  & ((!\CPU|Datapath|MAR|data[14]~0_combout  & (\CPU|Datapath|ALU|Selector6~6_combout )) # (\CPU|Datapath|MAR|data[14]~0_combout  
// & ((\CPU|Datapath|pc|data [9]))))) ) ) )

	.dataa(!\CPU|Datapath|MAR|data[14]~0_combout ),
	.datab(!\CPU|Datapath|marmux|Equal0~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector6~6_combout ),
	.datad(!\CPU|Datapath|pc|data [9]),
	.datae(!\CPU|Datapath|MDR|data [9]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|out[9]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[9]~20 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[9]~20 .lut_mask = 64'h021346578A9BCEDF;
defparam \CPU|Datapath|marmux|f[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \CPU|Datapath|MAR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0_combout  = ( !\CPU|Datapath|MAR|data [8] & ( (!\CPU|Datapath|MAR|data [13] & (!\CPU|Datapath|MAR|data [14] & (!\CPU|Datapath|MAR|data [7] & !\CPU|Datapath|MAR|data [12]))) ) )

	.dataa(!\CPU|Datapath|MAR|data [13]),
	.datab(!\CPU|Datapath|MAR|data [14]),
	.datac(!\CPU|Datapath|MAR|data [7]),
	.datad(!\CPU|Datapath|MAR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N26
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  = ( !\CPU|Datapath|MAR|data [15] & ( \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0_combout  & ( (!\CPU|Datapath|MAR|data [9] & (!\CPU|Datapath|MAR|data [11] & !\CPU|Datapath|MAR|data [10])) ) ) )

	.dataa(!\CPU|Datapath|MAR|data [9]),
	.datab(!\CPU|Datapath|MAR|data [11]),
	.datac(gnd),
	.datad(!\CPU|Datapath|MAR|data [10]),
	.datae(!\CPU|Datapath|MAR|data [15]),
	.dataf(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1 .lut_mask = 64'h0000000088000000;
defparam \CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N16
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N14
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~1 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~1_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [64] & ( (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a28 )) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [63]))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [64] & ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [63] ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [63]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [64]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~1 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~1 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N35
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N18
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~2 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~2_combout  = (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [32] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [31]))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [32] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12~portbdataout )))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [31]))))

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [32]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~2 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~2 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y24_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [160]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y28_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [192]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[192] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~0 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~0_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [192] & ( (!\CPU|Datapath|MAR|data [1] & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [160] & 
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a76 )))) # (\CPU|Datapath|MAR|data [1] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a92 )) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [192] 
// & ( (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [160] & (!\CPU|Datapath|MAR|data [1] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a76 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a92 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [160]),
	.datac(!\CPU|Datapath|MAR|data [1]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a76 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [192]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~0 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~0 .lut_mask = 64'h0030003005350535;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y28_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder_combout  = ( \pmem_rdata[92]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[92]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y28_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [191]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[191] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y28_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[159] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[76]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [159]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[159] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y28_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~6 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout  = ( !\CPU|Datapath|MAR|data [1] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [160] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [159])) # (\CACHE|CACHE_DATAPATH|datamux|Mux3~0_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [159]))))) ) ) # ( \CPU|Datapath|MAR|data [1] & ( 
// ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [192] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [191])) # (\CACHE|CACHE_DATAPATH|datamux|Mux3~0_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [191]))))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [160]),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|Mux3~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [192]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [191]),
	.datae(!\CPU|Datapath|MAR|data [1]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [159]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~6 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~6 .lut_mask = 64'h3B3B33F30F0F00FF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N34
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~3 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~3_combout  = ( \CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout  ) ) # ( !\CPU|Datapath|MAR|data [3] & ( \CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout  & ( 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux3~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux3~2_combout ))) ) ) ) # ( !\CPU|Datapath|MAR|data [3] & ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout  & ( (!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & (\CACHE|CACHE_DATAPATH|datamux|Mux3~1_combout )) # (\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux3~2_combout ))) ) 
// ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux3~1_combout ),
	.datab(gnd),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux15~2_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux3~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~3 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~3 .lut_mask = 64'h505F0000505FFFFF;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N38
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N39
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [128]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[128] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N3
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[60]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [127]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N2
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~4 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~4_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & ( (!\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [127]) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & 
// ( (!\CPU|Datapath|MAR|data [3] & ((!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [128] & ((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [127]))) # (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [128] & 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a60 )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [128]),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [127]),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~4 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~4 .lut_mask = 64'h10D010D000F000F0;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y28_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y28_N29
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y28_N30
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder (
// Equation(s):
// \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y28_N31
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [224]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[224] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y28_N12
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~15 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~15_combout  = ( \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a44  & ( (!\CPU|Datapath|MAR|data [3] & (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [96])) # (\CPU|Datapath|MAR|data [3] & 
// (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [224] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a108 )))) ) ) # ( !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a44  & ( 
// (\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [224] & (\CPU|Datapath|MAR|data [3] & \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a108 )) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [96]),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [224]),
	.datac(!\CPU|Datapath|MAR|data [3]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a108 ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0|auto_generated|ram_block1a44 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~15 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~15 .lut_mask = 64'h0003000350535053;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y28_N15
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[223] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [223]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[223] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[223] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N1
dffeas \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pmem_rdata[44]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y28_N0
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux11~16 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux11~16_combout  = ( !\CPU|Datapath|MAR|data [3] & ( ((!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [95] & !\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass 
// [96])) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~15_combout ))) # (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [95]))))) ) ) # ( \CPU|Datapath|MAR|data [3] & ( 
// (!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [223] & (!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [224]))) # (\CACHE|CACHE_DATAPATH|datamux|Mux11~15_combout ))) # 
// (\CACHE|CACHE_DATAPATH|data_array1|data~2_combout  & (((\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [223])))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|Mux11~15_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [223]),
	.datac(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [224]),
	.datad(!\CACHE|CACHE_DATAPATH|data_array1|data~2_combout ),
	.datae(!\CPU|Datapath|MAR|data [3]),
	.dataf(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [96]),
	.datag(!\CACHE|CACHE_DATAPATH|data_array1|data_rtl_0_bypass [95]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux11~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~16 .extended_lut = "on";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~16 .lut_mask = 64'h5F0F7533550F7533;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux11~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N36
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|Mux3~5 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|Mux3~5_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout  & ( (!\CPU|Datapath|MAR|data [1] & (((!\CACHE|CACHE_DATAPATH|datamux|Mux11~16_combout )))) # (\CPU|Datapath|MAR|data [1] & (\CPU|Datapath|MAR|data [0] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux3~4_combout ))) ) ) # ( !\CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout  & ( (!\CPU|Datapath|MAR|data [1] & ((!\CACHE|CACHE_DATAPATH|datamux|Mux11~16_combout ))) # (\CPU|Datapath|MAR|data [1] & 
// (!\CACHE|CACHE_DATAPATH|datamux|Mux3~4_combout )) ) )

	.dataa(!\CPU|Datapath|MAR|data [0]),
	.datab(!\CPU|Datapath|MAR|data [1]),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|Mux3~4_combout ),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux11~16_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux11~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~5 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~5 .lut_mask = 64'hFC30FC30DC10DC10;
defparam \CACHE|CACHE_DATAPATH|datamux|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N28
stratixiii_lcell_comb \CACHE|CACHE_DATAPATH|datamux|out[12]~11 (
// Equation(s):
// \CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout  = ( \CACHE|CACHE_DATAPATH|datamux|Mux3~5_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & (!\CPU|Datapath|MAR|data [2] & \CACHE|CACHE_DATAPATH|datamux|Mux3~3_combout )) ) ) # ( 
// !\CACHE|CACHE_DATAPATH|datamux|Mux3~5_combout  & ( (\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout  & ((\CACHE|CACHE_DATAPATH|datamux|Mux3~3_combout ) # (\CPU|Datapath|MAR|data [2]))) ) )

	.dataa(gnd),
	.datab(!\CACHE|CACHE_DATAPATH|tagcomp2|Equal0~1_combout ),
	.datac(!\CPU|Datapath|MAR|data [2]),
	.datad(!\CACHE|CACHE_DATAPATH|datamux|Mux3~3_combout ),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_DATAPATH|datamux|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_DATAPATH|datamux|out[12]~11 .extended_lut = "off";
defparam \CACHE|CACHE_DATAPATH|datamux|out[12]~11 .lut_mask = 64'h0333033300300030;
defparam \CACHE|CACHE_DATAPATH|datamux|out[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y23_N6
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[12]~4 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[12]~4_combout  = ( \CPU|Datapath|ALU|Selector3~5_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout )) # (\CPU|Control|WideOr4~0_combout  & (((!\CPU|Control|state.stb1_odd~q ) # 
// (\CPU|Datapath|ALU|Selector11~7_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector3~5_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout )) # (\CPU|Control|WideOr4~0_combout  & (((\CPU|Control|state.stb1_odd~q 
//  & \CPU|Datapath|ALU|Selector11~7_combout )))) ) )

	.dataa(!\CACHE|CACHE_DATAPATH|datamux|out[12]~11_combout ),
	.datab(!\CPU|Control|WideOr4~0_combout ),
	.datac(!\CPU|Control|state.stb1_odd~q ),
	.datad(!\CPU|Datapath|ALU|Selector11~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[12]~4 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[12]~4 .lut_mask = 64'h4447444774777477;
defparam \CPU|Datapath|mdrmux|f[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \CPU|Datapath|MDR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N21
dffeas \CPU|Datapath|IR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N8
stratixiii_lcell_comb \CPU|Control|Selector35~0 (
// Equation(s):
// \CPU|Control|Selector35~0_combout  = ( !\CPU|Control|state.ldi1~q  & ( (((\CPU|Control|Selector47~0_combout  & ((!\CPU|Datapath|IR|data [12]))))) ) ) # ( \CPU|Control|state.ldi1~q  & ( (!\pmem_resp~input_o  & ((!\CPU|Control|WideOr4~combout ) # 
// (((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))))) # (\pmem_resp~input_o  & (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CPU|Control|WideOr4~combout ) # ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))))) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datae(!\CPU|Control|state.ldi1~q ),
	.dataf(!\CPU|Datapath|IR|data [12]),
	.datag(!\CPU|Control|Selector47~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector35~0 .extended_lut = "on";
defparam \CPU|Control|Selector35~0 .lut_mask = 64'h0F0FFAC80000FAC8;
defparam \CPU|Control|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \CPU|Control|state.ldi1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi1 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N24
stratixiii_lcell_comb \CPU|Control|Selector36~0 (
// Equation(s):
// \CPU|Control|Selector36~0_combout  = ( !\CPU|Control|state.ldi1~q  & ( (((!\CPU|Control|Selector26~0_combout  & ((\CPU|Control|state.ldi2~q ))))) ) ) # ( \CPU|Control|state.ldi1~q  & ( (!\pmem_resp~input_o  & (\CPU|Control|WideOr4~combout  & 
// (((\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))))) # (\pmem_resp~input_o  & (((\CPU|Control|WideOr4~combout  & (\CACHE|CACHE_CONTROLLER|Selector1~1_combout ))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q ))) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datae(!\CPU|Control|state.ldi1~q ),
	.dataf(!\CPU|Control|state.ldi2~q ),
	.datag(!\CPU|Control|Selector26~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector36~0 .extended_lut = "on";
defparam \CPU|Control|Selector36~0 .lut_mask = 64'h00000537F0F00537;
defparam \CPU|Control|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N25
dffeas \CPU|Control|state.ldi2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi2 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N28
stratixiii_lcell_comb \CPU|Control|Selector37~0 (
// Equation(s):
// \CPU|Control|Selector37~0_combout  = ( \CPU|Control|state.ldi3~q  & ( \CPU|Control|state.ldi2~q  ) ) # ( !\CPU|Control|state.ldi3~q  & ( \CPU|Control|state.ldi2~q  ) ) # ( \CPU|Control|state.ldi3~q  & ( !\CPU|Control|state.ldi2~q  & ( 
// (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CPU|Control|WideOr4~combout ) # ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (!\pmem_resp~input_o  & ((!\CPU|Control|WideOr4~combout ) # 
// (!\CACHE|CACHE_CONTROLLER|Selector1~1_combout )))) ) ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CPU|Control|WideOr4~combout ),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datae(!\CPU|Control|state.ldi3~q ),
	.dataf(!\CPU|Control|state.ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector37~0 .extended_lut = "off";
defparam \CPU|Control|Selector37~0 .lut_mask = 64'h0000FAC8FFFFFFFF;
defparam \CPU|Control|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \CPU|Control|state.ldi3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi3 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N12
stratixiii_lcell_comb \CPU|Control|WideOr4~0 (
// Equation(s):
// \CPU|Control|WideOr4~0_combout  = ( !\CPU|Control|state.fetch2~q  & ( (!\CPU|Control|state.ldi3~q  & (!\CPU|Control|state.ldr1~q  & (!\CPU|Control|state.ldi1~q  & !\CPU|Control|state.ldb1~q ))) ) )

	.dataa(!\CPU|Control|state.ldi3~q ),
	.datab(!\CPU|Control|state.ldr1~q ),
	.datac(!\CPU|Control|state.ldi1~q ),
	.datad(!\CPU|Control|state.ldb1~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr4~0 .extended_lut = "off";
defparam \CPU|Control|WideOr4~0 .lut_mask = 64'h8000800000000000;
defparam \CPU|Control|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N22
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[14]~6 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[14]~6_combout  = ( \CPU|Datapath|ALU|Selector1~7_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout )) # (\CPU|Control|WideOr4~0_combout  & (((!\CPU|Control|state.stb1_odd~q ) # 
// (\CPU|Datapath|ALU|Selector9~11_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector1~7_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout )) # (\CPU|Control|WideOr4~0_combout  & (((\CPU|Control|state.stb1_odd~q 
//  & \CPU|Datapath|ALU|Selector9~11_combout )))) ) )

	.dataa(!\CPU|Control|WideOr4~0_combout ),
	.datab(!\CACHE|CACHE_DATAPATH|datamux|out[14]~13_combout ),
	.datac(!\CPU|Control|state.stb1_odd~q ),
	.datad(!\CPU|Datapath|ALU|Selector9~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[14]~6 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[14]~6 .lut_mask = 64'h2227222772777277;
defparam \CPU|Datapath|mdrmux|f[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \CPU|Datapath|MDR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[14]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \CPU|Datapath|IR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y28_N32
stratixiii_lcell_comb \CPU|Control|Selector51~0 (
// Equation(s):
// \CPU|Control|Selector51~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [15] & (\CPU|Control|state.decode~q  & \CPU|Datapath|IR|data [12]))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Control|state.decode~q ),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector51~0 .extended_lut = "off";
defparam \CPU|Control|Selector51~0 .lut_mask = 64'h0000000000010001;
defparam \CPU|Control|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y28_N33
dffeas \CPU|Control|state.trap1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap1 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N30
stratixiii_lcell_comb \CPU|Control|WideOr14~0 (
// Equation(s):
// \CPU|Control|WideOr14~0_combout  = ( !\CPU|Control|state.ldr2~q  & ( (!\CPU|Control|state.trap1~q  & (!\CPU|Control|state.ldb2~q  & (!\CPU|Control|state.jsr1~q  & !\CPU|Control|state.ldi4~q ))) ) )

	.dataa(!\CPU|Control|state.trap1~q ),
	.datab(!\CPU|Control|state.ldb2~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|state.ldi4~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr14~0 .extended_lut = "off";
defparam \CPU|Control|WideOr14~0 .lut_mask = 64'h8000800000000000;
defparam \CPU|Control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N6
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~2 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~2_combout  = ( \CPU|Control|WideOr13~combout  & ( !\CPU|Control|WideOr14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~2 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|Datapath|regfilemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~11 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~11_combout  = ( !\CPU|Datapath|regfilemux|f[11]~8_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|regfilemux|f[6]~10_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~11 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~11 .lut_mask = 64'hAAFFAAFF00000000;
defparam \CPU|Datapath|regfilemux|f[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N34
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~19 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~19_combout  = ( \CPU|Datapath|_adder|Add0~17_sumout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (((\CPU|Datapath|pc|data [5])) # (\CPU|Datapath|regfilemux|f[6]~10_combout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  
// & (((\CPU|Datapath|MDR|data [5])))) ) ) # ( !\CPU|Datapath|_adder|Add0~17_sumout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (!\CPU|Datapath|regfilemux|f[6]~10_combout  & (\CPU|Datapath|pc|data [5]))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & 
// (((\CPU|Datapath|MDR|data [5])))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~10_combout ),
	.datac(!\CPU|Datapath|pc|data [5]),
	.datad(!\CPU|Datapath|MDR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|_adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~19 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~19 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \CPU|Datapath|regfilemux|f[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~20 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~20_combout  = ( \CPU|Datapath|MDR|data [13] & ( ((\CPU|Datapath|ALU|Selector10~10_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout )) # (\CPU|Datapath|regfilemux|f[1]~55_combout ) ) ) # ( !\CPU|Datapath|MDR|data [13] & ( 
// (\CPU|Datapath|ALU|Selector10~10_combout  & \CPU|Datapath|regfilemux|f[9]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datac(!\CPU|Datapath|ALU|Selector10~10_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~20 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~20 .lut_mask = 64'h000F000F333F333F;
defparam \CPU|Datapath|regfilemux|f[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N14
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~21 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~21_combout  = ( \CPU|Datapath|regfilemux|f[5]~20_combout  ) # ( !\CPU|Datapath|regfilemux|f[5]~20_combout  & ( (!\CPU|Datapath|regfilemux|f[6]~11_combout  & (((\CPU|Datapath|regfilemux|f[15]~9_combout  & 
// \CPU|Datapath|ALU_IMM|Add0~21_sumout )))) # (\CPU|Datapath|regfilemux|f[6]~11_combout  & (((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~21_sumout )) # (\CPU|Datapath|regfilemux|f[5]~19_combout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[5]~19_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~21 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~21 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N31
dffeas \CPU|Datapath|REGFILE|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~117 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~160 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~160_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~5_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|REGFILE|data~21_q ) # 
// (\CPU|Datapath|IR|data [2]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~37_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~53_q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [0]),
	.datab(!\CPU|Datapath|REGFILE|data~53_q ),
	.datac(!\CPU|Datapath|REGFILE|data~37_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~21_q ),
	.datag(!\CPU|Datapath|REGFILE|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~160 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~160 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~164 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~164_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~160_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~160_combout  & 
// ((\CPU|Datapath|REGFILE|data~69_q ))) # (\CPU|Datapath|REGFILE|data~160_combout  & (\CPU|Datapath|REGFILE|data~85_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~160_combout )))) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~160_combout  & ((\CPU|Datapath|REGFILE|data~101_q ))) # (\CPU|Datapath|REGFILE|data~160_combout  & (\CPU|Datapath|REGFILE|data~117_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~117_q ),
	.datab(!\CPU|Datapath|REGFILE|data~85_q ),
	.datac(!\CPU|Datapath|REGFILE|data~101_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~160_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~164 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~164 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~1 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~1_combout  = ( \CPU|Datapath|REGFILE|data~156_combout  & ( \CPU|Datapath|alumux|f[5]~17_combout  & ( (!\CPU|Datapath|REGFILE|data~164_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~0_combout  & !\CPU|Datapath|alumux|f[5]~18_combout 
// )) ) ) ) # ( !\CPU|Datapath|REGFILE|data~156_combout  & ( \CPU|Datapath|alumux|f[5]~17_combout  & ( (!\CPU|Datapath|REGFILE|data~164_combout  & (!\CPU|Datapath|alumux|f[5]~18_combout  & ((!\CPU|Datapath|ALU|ShiftLeft0~0_combout ) # 
// (!\CPU|Datapath|REGFILE|data~148_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~156_combout  & ( !\CPU|Datapath|alumux|f[5]~17_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~0_combout  & !\CPU|Datapath|alumux|f[5]~18_combout ) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~156_combout  & ( !\CPU|Datapath|alumux|f[5]~17_combout  & ( (!\CPU|Datapath|alumux|f[5]~18_combout  & ((!\CPU|Datapath|ALU|ShiftLeft0~0_combout ) # (!\CPU|Datapath|REGFILE|data~148_combout ))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~164_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[5]~18_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~148_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~156_combout ),
	.dataf(!\CPU|Datapath|alumux|f[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~1 .lut_mask = 64'hF0C0C0C0A0808080;
defparam \CPU|Datapath|ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~5 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~5_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~2_combout  ) # ( !\CPU|Datapath|ALU|ShiftLeft0~2_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~1_combout ) # (((\CPU|Datapath|alumux|f[4]~19_combout ) # 
// (\CPU|Datapath|ALU|ShiftLeft0~3_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~4_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.datad(!\CPU|Datapath|alumux|f[4]~19_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~5 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~2_combout  = ( \CPU|Datapath|ALU|Selector9~2_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftRight1~8_combout  & ((\CPU|Control|truncate~0_combout )))) # (\CPU|Datapath|alumux|f[2]~25_combout  & 
// (((\CPU|Datapath|ALU|ShiftRight0~3_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~2 .lut_mask = 64'h0000000005270527;
defparam \CPU|Datapath|ALU|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~2 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~2_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( ((!\CPU|Datapath|alumux|f[1]~21_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~292_combout ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|alumux|f[1]~21_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~2 .lut_mask = 64'h13131313B3B3B3B3;
defparam \CPU|Datapath|ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~1_combout  = ( \CPU|Datapath|ALU|Selector10~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftRight1~8_combout )) # (\CPU|Datapath|alumux|f[2]~25_combout  & 
// ((\CPU|Datapath|ALU|ShiftRight0~2_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~1 .lut_mask = 64'h0000000027272727;
defparam \CPU|Datapath|ALU|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~11 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~11_combout  = ( \CPU|Datapath|REGFILE|data~260_combout  & ( (!\CPU|Datapath|alumux|f[1]~21_combout ) # (\CPU|Datapath|REGFILE|data~364_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~260_combout  & ( 
// (\CPU|Datapath|alumux|f[1]~21_combout  & \CPU|Datapath|REGFILE|data~364_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~21_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|Datapath|ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~0_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~11_combout  & ( \CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~9_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout 
//  & ((\CPU|Datapath|ALU|ShiftLeft0~12_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~11_combout  & ( \CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~9_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~12_combout ))) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~11_combout  & ( !\CPU|Datapath|alumux|f[2]~25_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~8_combout ) # 
// (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~11_combout  & ( !\CPU|Datapath|alumux|f[2]~25_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|ALU|ShiftLeft0~8_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~8_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~11_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \CPU|Datapath|ALU|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~3_combout  = ( \CPU|Control|Selector2~0_combout  & ( (!\CPU|Control|Selector1~2_combout  & (!\CPU|Control|WideOr17~combout  & !\CPU|Datapath|REGFILE|data~268_combout )) ) ) # ( !\CPU|Control|Selector2~0_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & (\CPU|Datapath|REGFILE|data~268_combout  & ((!\CPU|Control|Selector1~2_combout ) # (\CPU|Datapath|alumux|f[2]~25_combout )))) ) )

	.dataa(!\CPU|Control|Selector1~2_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~3 .lut_mask = 64'h080C080C80808080;
defparam \CPU|Datapath|ALU|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~4_combout  = ( \CPU|Datapath|ALU|Add0~12_sumout  & ( !\CPU|Datapath|ALU|Selector13~3_combout  & ( (!\CPU|Datapath|ALU|Selector15~4_combout  & (!\CPU|Datapath|ALU|Equal0~3_combout  & ((!\CPU|Datapath|ALU|Selector9~3_combout ) # 
// (!\CPU|Datapath|ALU|Selector14~4_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|Add0~12_sumout  & ( !\CPU|Datapath|ALU|Selector13~3_combout  & ( (!\CPU|Datapath|ALU|Selector15~4_combout  & ((!\CPU|Datapath|ALU|Selector9~3_combout ) # 
// (!\CPU|Datapath|ALU|Selector14~4_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~3_combout ),
	.datab(!\CPU|Datapath|ALU|Selector14~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datae(!\CPU|Datapath|ALU|Add0~12_sumout ),
	.dataf(!\CPU|Datapath|ALU|Selector13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~4 .lut_mask = 64'hE0E0E00000000000;
defparam \CPU|Datapath|ALU|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~5_combout  = ( \CPU|Datapath|ALU|Selector13~0_combout  & ( \CPU|Datapath|ALU|Selector13~4_combout  & ( ((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ((\CPU|Datapath|ALU|Selector13~1_combout ) # 
// (\CPU|Datapath|ALU|Selector13~2_combout )))) # (\CPU|Datapath|ALU|Selector9~1_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector13~0_combout  & ( \CPU|Datapath|ALU|Selector13~4_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & 
// ((\CPU|Datapath|ALU|Selector13~1_combout ) # (\CPU|Datapath|ALU|Selector13~2_combout ))) ) ) ) # ( \CPU|Datapath|ALU|Selector13~0_combout  & ( !\CPU|Datapath|ALU|Selector13~4_combout  ) ) # ( !\CPU|Datapath|ALU|Selector13~0_combout  & ( 
// !\CPU|Datapath|ALU|Selector13~4_combout  ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|ALU|Selector13~2_combout ),
	.datac(!\CPU|Datapath|ALU|Selector13~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~1_combout ),
	.datae(!\CPU|Datapath|ALU|Selector13~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~5 .lut_mask = 64'hFFFFFFFF2A2A2AFF;
defparam \CPU|Datapath|ALU|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \CPU|Datapath|MDR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector13~5_combout ),
	.asdata(\CACHE|CACHE_DATAPATH|datamux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.stb1_odd~q ),
	.sload(!\CPU|Control|WideOr4~0_combout ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N19
dffeas \CPU|Datapath|IR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~272 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~272_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~2_q )) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~18_q )))))) # 
// (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|IR|data [0])) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~34_q )) # (\CPU|Datapath|IR|data [0] & 
// (((\CPU|Datapath|REGFILE|data~50_q )))))) # (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|IR|data [0])) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~34_q ),
	.datad(!\CPU|Datapath|REGFILE|data~50_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~18_q ),
	.datag(!\CPU|Datapath|REGFILE|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~272 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~272 .lut_mask = 64'h1919193B3B3B193B;
defparam \CPU|Datapath|REGFILE|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~276 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~276_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~272_combout  & (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|REGFILE|data~66_q ))) # (\CPU|Datapath|REGFILE|data~272_combout  & ((!\CPU|Datapath|IR|data 
// [2]) # (((\CPU|Datapath|REGFILE|data~82_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~272_combout  & (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|REGFILE|data~98_q ))) # (\CPU|Datapath|REGFILE|data~272_combout  & 
// ((!\CPU|Datapath|IR|data [2]) # (((\CPU|Datapath|REGFILE|data~114_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~272_combout ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~98_q ),
	.datad(!\CPU|Datapath|REGFILE|data~82_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~114_q ),
	.datag(!\CPU|Datapath|REGFILE|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~276 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~276 .lut_mask = 64'h4657464646575757;
defparam \CPU|Datapath|REGFILE|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N0
stratixiii_lcell_comb \CPU|Datapath|alumux|f[2]~25 (
// Equation(s):
// \CPU|Datapath|alumux|f[2]~25_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( \CPU|Datapath|REGFILE|data~276_combout  ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( \CPU|Datapath|alumux|f[2]~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~23_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[2]~25 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[2]~25 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|Datapath|alumux|f[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~6_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Equal0~7_combout  & (!\CPU|Datapath|ALU|Selector9~0_combout  & ((!\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~18_combout 
// ))) # (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftLeft0~14_combout ))))) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Equal0~7_combout  & (!\CPU|Datapath|ALU|Selector9~0_combout  & 
// ((!\CPU|Datapath|alumux|f[2]~25_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~18_combout ))) # (\CPU|Datapath|alumux|f[2]~25_combout  & (\CPU|Datapath|ALU|ShiftLeft0~13_combout ))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~6 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector8~6 .lut_mask = 64'h0100010023002300;
defparam \CPU|Datapath|ALU|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~0_combout  = ( \CPU|Datapath|ALU|ShiftRight1~10_combout  & ( \CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout ) # (\CPU|Datapath|ALU|ShiftRight1~9_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight1~10_combout  & ( \CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~12_combout )))) # (\CPU|Datapath|alumux|f[2]~25_combout  
// & (((\CPU|Datapath|ALU|ShiftRight1~9_combout )))) ) ) ) # ( \CPU|Datapath|ALU|ShiftRight1~10_combout  & ( !\CPU|Control|truncate~0_combout  & ( !\CPU|Datapath|alumux|f[2]~25_combout  ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~10_combout  & ( 
// !\CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|ALU|ShiftLeft0~12_combout )) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~0 .lut_mask = 64'h0088AAAA058DAFAF;
defparam \CPU|Datapath|ALU|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~1_combout  = ( \CPU|Datapath|ALU|Equal0~5_combout  & ( (!\CPU|Datapath|alumux|f[2]~25_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|ShiftRight1~6_combout  & \CPU|Datapath|alumux|f[3]~26_combout ))) ) 
// )

	.dataa(!\CPU|Datapath|alumux|f[2]~25_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~1 .lut_mask = 64'h0000000000080008;
defparam \CPU|Datapath|ALU|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~2_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~156_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~156_combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|Datapath|ALU|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~3_combout  = ( \CPU|Datapath|ALU|Selector8~2_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Datapath|REGFILE|data~356_combout  & (\CPU|Control|Selector2~0_combout  & !\CPU|Control|Selector1~2_combout )) # 
// (\CPU|Datapath|REGFILE|data~356_combout  & (!\CPU|Control|Selector2~0_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector8~2_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~2_combout  & (!\CPU|Datapath|REGFILE|data~356_combout  $ 
// (!\CPU|Control|Selector2~0_combout )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~3 .lut_mask = 64'h6000600060406040;
defparam \CPU|Datapath|ALU|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~4_combout  = ( !\CPU|Datapath|ALU|Selector8~3_combout  & ( (!\CPU|Datapath|ALU|ShiftRight0~5_combout ) # ((!\CPU|Datapath|ALU|Selector8~1_combout  & ((!\CPU|Datapath|ALU|Equal0~4_combout ) # 
// (!\CPU|Datapath|ALU|Selector9~0_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector8~1_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~5_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~4 .lut_mask = 64'hFAF8FAF800000000;
defparam \CPU|Datapath|ALU|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~5_combout  = ( \CPU|Datapath|ALU|Add0~32_sumout  & ( \CPU|Datapath|ALU|Equal0~3_combout  ) ) # ( !\CPU|Datapath|ALU|Add0~32_sumout  & ( \CPU|Datapath|ALU|Equal0~3_combout  & ( ((!\CPU|Datapath|ALU|Selector8~4_combout ) # 
// ((\CPU|Datapath|ALU|Selector8~0_combout  & \CPU|Datapath|ALU|Selector12~5_combout ))) # (\CPU|Datapath|ALU|Selector8~6_combout ) ) ) ) # ( \CPU|Datapath|ALU|Add0~32_sumout  & ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( 
// ((!\CPU|Datapath|ALU|Selector8~4_combout ) # ((\CPU|Datapath|ALU|Selector8~0_combout  & \CPU|Datapath|ALU|Selector12~5_combout ))) # (\CPU|Datapath|ALU|Selector8~6_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Add0~32_sumout  & ( 
// !\CPU|Datapath|ALU|Equal0~3_combout  & ( ((!\CPU|Datapath|ALU|Selector8~4_combout ) # ((\CPU|Datapath|ALU|Selector8~0_combout  & \CPU|Datapath|ALU|Selector12~5_combout ))) # (\CPU|Datapath|ALU|Selector8~6_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector8~6_combout ),
	.datab(!\CPU|Datapath|ALU|Selector8~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector8~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector12~5_combout ),
	.datae(!\CPU|Datapath|ALU|Add0~32_sumout ),
	.dataf(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~5 .lut_mask = 64'hF5F7F5F7F5F7FFFF;
defparam \CPU|Datapath|ALU|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N10
stratixiii_lcell_comb \CPU|Datapath|mdrmux|f[15]~7 (
// Equation(s):
// \CPU|Datapath|mdrmux|f[15]~7_combout  = ( \CPU|Datapath|ALU|Selector0~3_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout )))) # (\CPU|Control|WideOr4~0_combout  & (((!\CPU|Control|state.stb1_odd~q )) # 
// (\CPU|Datapath|ALU|Selector8~5_combout ))) ) ) # ( !\CPU|Datapath|ALU|Selector0~3_combout  & ( (!\CPU|Control|WideOr4~0_combout  & (((\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout )))) # (\CPU|Control|WideOr4~0_combout  & 
// (\CPU|Datapath|ALU|Selector8~5_combout  & ((\CPU|Control|state.stb1_odd~q )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector8~5_combout ),
	.datab(!\CPU|Control|WideOr4~0_combout ),
	.datac(!\CACHE|CACHE_DATAPATH|datamux|out[15]~14_combout ),
	.datad(!\CPU|Control|state.stb1_odd~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|mdrmux|f[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|mdrmux|f[15]~7 .extended_lut = "off";
defparam \CPU|Datapath|mdrmux|f[15]~7 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \CPU|Datapath|mdrmux|f[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \CPU|Datapath|MDR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|mdrmux|f[15]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N33
dffeas \CPU|Datapath|IR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N22
stratixiii_lcell_comb \CPU|Control|Selector47~0 (
// Equation(s):
// \CPU|Control|Selector47~0_combout  = ( !\CPU|Datapath|IR|data [14] & ( (\CPU|Datapath|IR|data [15] & (\CPU|Control|state.calc_addr~q  & \CPU|Datapath|IR|data [13])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Control|state.calc_addr~q ),
	.datad(!\CPU|Datapath|IR|data [13]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector47~0 .extended_lut = "off";
defparam \CPU|Control|Selector47~0 .lut_mask = 64'h0003000300000000;
defparam \CPU|Control|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N14
stratixiii_lcell_comb \CPU|Control|Selector47~1 (
// Equation(s):
// \CPU|Control|Selector47~1_combout  = ( \CPU|Datapath|IR|data [12] & ( \CPU|Control|Selector47~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|Selector47~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector47~1 .extended_lut = "off";
defparam \CPU|Control|Selector47~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU|Control|Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N16
stratixiii_lcell_comb \CPU|Control|Selector47~2 (
// Equation(s):
// \CPU|Control|Selector47~2_combout  = ( \CPU|Control|state.sti1~q  & ( \CPU|Control|Selector47~1_combout  ) ) # ( !\CPU|Control|state.sti1~q  & ( \CPU|Control|Selector47~1_combout  ) ) # ( \CPU|Control|state.sti1~q  & ( !\CPU|Control|Selector47~1_combout  
// & ( (!\pmem_resp~input_o  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # ((!\CPU|Control|WideOr4~combout )))) # (\pmem_resp~input_o  & (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # 
// (!\CPU|Control|WideOr4~combout )))) ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CPU|Control|WideOr4~combout ),
	.datae(!\CPU|Control|state.sti1~q ),
	.dataf(!\CPU|Control|Selector47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector47~2 .extended_lut = "off";
defparam \CPU|Control|Selector47~2 .lut_mask = 64'h0000FAC8FFFFFFFF;
defparam \CPU|Control|Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N17
dffeas \CPU|Control|state.sti1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector47~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti1 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N36
stratixiii_lcell_comb \CPU|Control|WideOr4 (
// Equation(s):
// \CPU|Control|WideOr4~combout  = ( \CPU|Control|state.sti2~q  ) # ( !\CPU|Control|state.sti2~q  & ( ((!\CPU|Control|WideOr4~0_combout ) # (\CPU|Control|state.sti1~q )) # (\CPU|Control|state.trap3~q ) ) )

	.dataa(!\CPU|Control|state.trap3~q ),
	.datab(!\CPU|Control|state.sti1~q ),
	.datac(!\CPU|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr4 .extended_lut = "off";
defparam \CPU|Control|WideOr4 .lut_mask = 64'hF7F7F7F7FFFFFFFF;
defparam \CPU|Control|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N20
stratixiii_lcell_comb \CACHE|CACHE_CONTROLLER|Selector4~0 (
// Equation(s):
// \CACHE|CACHE_CONTROLLER|Selector4~0_combout  = ( \CACHE|CACHE_CONTROLLER|state.allocate~q  & ( \pmem_resp~input_o  & ( (!\CACHE|CACHE_CONTROLLER|state.idle~q  & (\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ((!\CACHE|CACHE_CONTROLLER|always1~0_combout ) 
// # (\CPU|Control|WideOr4~combout )))) ) ) ) # ( !\CACHE|CACHE_CONTROLLER|state.allocate~q  & ( \pmem_resp~input_o  & ( (!\CACHE|CACHE_CONTROLLER|state.idle~q  & (\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ((!\CACHE|CACHE_CONTROLLER|always1~0_combout ) 
// # (\CPU|Control|WideOr4~combout )))) ) ) ) # ( \CACHE|CACHE_CONTROLLER|state.allocate~q  & ( !\pmem_resp~input_o  ) ) # ( !\CACHE|CACHE_CONTROLLER|state.allocate~q  & ( !\pmem_resp~input_o  & ( (!\CACHE|CACHE_CONTROLLER|state.idle~q  & 
// (\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ((!\CACHE|CACHE_CONTROLLER|always1~0_combout ) # (\CPU|Control|WideOr4~combout )))) ) ) )

	.dataa(!\CPU|Control|WideOr4~combout ),
	.datab(!\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.datac(!\CACHE|CACHE_CONTROLLER|always1~0_combout ),
	.datad(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datae(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.dataf(!\pmem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_CONTROLLER|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|Selector4~0 .extended_lut = "off";
defparam \CACHE|CACHE_CONTROLLER|Selector4~0 .lut_mask = 64'h00C4FFFF00C400C4;
defparam \CACHE|CACHE_CONTROLLER|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N21
dffeas \CACHE|CACHE_CONTROLLER|state.allocate (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_CONTROLLER|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|state.allocate .is_wysiwyg = "true";
defparam \CACHE|CACHE_CONTROLLER|state.allocate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N24
stratixiii_lcell_comb \CACHE|CACHE_CONTROLLER|Selector3~0 (
// Equation(s):
// \CACHE|CACHE_CONTROLLER|Selector3~0_combout  = ( \CPU|Control|WideOr4~combout  & ( (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & (\CACHE|CACHE_CONTROLLER|Selector1~0_combout )) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\pmem_resp~input_o ))) ) ) # 
// ( !\CPU|Control|WideOr4~combout  & ( (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & (\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ((!\CACHE|CACHE_CONTROLLER|always1~0_combout )))) # (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (((!\pmem_resp~input_o )))) 
// ) )

	.dataa(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CACHE|CACHE_CONTROLLER|always1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_CONTROLLER|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|Selector3~0 .extended_lut = "off";
defparam \CACHE|CACHE_CONTROLLER|Selector3~0 .lut_mask = 64'h7250725072727272;
defparam \CACHE|CACHE_CONTROLLER|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N25
dffeas \CACHE|CACHE_CONTROLLER|state.idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CACHE|CACHE_CONTROLLER|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|state.idle .is_wysiwyg = "true";
defparam \CACHE|CACHE_CONTROLLER|state.idle .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N22
stratixiii_lcell_comb \CACHE|CACHE_CONTROLLER|Selector1~1 (
// Equation(s):
// \CACHE|CACHE_CONTROLLER|Selector1~1_combout  = ( !\CACHE|CACHE_CONTROLLER|Selector1~0_combout  & ( !\CACHE|CACHE_CONTROLLER|state.idle~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CACHE|CACHE_CONTROLLER|state.idle~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CACHE|CACHE_CONTROLLER|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|Selector1~1 .extended_lut = "off";
defparam \CACHE|CACHE_CONTROLLER|Selector1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \CACHE|CACHE_CONTROLLER|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N18
stratixiii_lcell_comb \CPU|Control|Selector53~0 (
// Equation(s):
// \CPU|Control|Selector53~0_combout  = ( \CPU|Control|state.trap3~q  & ( \CPU|Control|state.trap2~q  ) ) # ( !\CPU|Control|state.trap3~q  & ( \CPU|Control|state.trap2~q  ) ) # ( \CPU|Control|state.trap3~q  & ( !\CPU|Control|state.trap2~q  & ( 
// (!\pmem_resp~input_o  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # ((!\CPU|Control|WideOr4~combout )))) # (\pmem_resp~input_o  & (!\CACHE|CACHE_CONTROLLER|state.allocate~q  & ((!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ) # 
// (!\CPU|Control|WideOr4~combout )))) ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CACHE|CACHE_CONTROLLER|Selector1~1_combout ),
	.datac(!\CPU|Control|WideOr4~combout ),
	.datad(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datae(!\CPU|Control|state.trap3~q ),
	.dataf(!\CPU|Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector53~0 .extended_lut = "off";
defparam \CPU|Control|Selector53~0 .lut_mask = 64'h0000FCA8FFFFFFFF;
defparam \CPU|Control|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \CPU|Control|state.trap3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap3 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N38
stratixiii_lcell_comb \CACHE|CACHE_CONTROLLER|pmem_read~0 (
// Equation(s):
// \CACHE|CACHE_CONTROLLER|pmem_read~0_combout  = ( \CPU|Control|state.sti2~q  & ( \CACHE|CACHE_CONTROLLER|state.allocate~q  ) ) # ( !\CPU|Control|state.sti2~q  & ( (\CACHE|CACHE_CONTROLLER|state.allocate~q  & (((!\CPU|Control|WideOr4~0_combout ) # 
// (\CPU|Control|state.sti1~q )) # (\CPU|Control|state.trap3~q ))) ) )

	.dataa(!\CPU|Control|state.trap3~q ),
	.datab(!\CPU|Control|state.sti1~q ),
	.datac(!\CACHE|CACHE_CONTROLLER|state.allocate~q ),
	.datad(!\CPU|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CACHE|CACHE_CONTROLLER|pmem_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CACHE|CACHE_CONTROLLER|pmem_read~0 .extended_lut = "off";
defparam \CACHE|CACHE_CONTROLLER|pmem_read~0 .lut_mask = 64'h0F070F070F0F0F0F;
defparam \CACHE|CACHE_CONTROLLER|pmem_read~0 .shared_arith = "off";
// synopsys translate_on

assign pmem_read = \pmem_read~output_o ;

assign pmem_write = \pmem_write~output_o ;

assign pmem_address[0] = \pmem_address[0]~output_o ;

assign pmem_address[1] = \pmem_address[1]~output_o ;

assign pmem_address[2] = \pmem_address[2]~output_o ;

assign pmem_address[3] = \pmem_address[3]~output_o ;

assign pmem_address[4] = \pmem_address[4]~output_o ;

assign pmem_address[5] = \pmem_address[5]~output_o ;

assign pmem_address[6] = \pmem_address[6]~output_o ;

assign pmem_address[7] = \pmem_address[7]~output_o ;

assign pmem_address[8] = \pmem_address[8]~output_o ;

assign pmem_address[9] = \pmem_address[9]~output_o ;

assign pmem_address[10] = \pmem_address[10]~output_o ;

assign pmem_address[11] = \pmem_address[11]~output_o ;

assign pmem_address[12] = \pmem_address[12]~output_o ;

assign pmem_address[13] = \pmem_address[13]~output_o ;

assign pmem_address[14] = \pmem_address[14]~output_o ;

assign pmem_address[15] = \pmem_address[15]~output_o ;

assign pmem_wdata[0] = \pmem_wdata[0]~output_o ;

assign pmem_wdata[1] = \pmem_wdata[1]~output_o ;

assign pmem_wdata[2] = \pmem_wdata[2]~output_o ;

assign pmem_wdata[3] = \pmem_wdata[3]~output_o ;

assign pmem_wdata[4] = \pmem_wdata[4]~output_o ;

assign pmem_wdata[5] = \pmem_wdata[5]~output_o ;

assign pmem_wdata[6] = \pmem_wdata[6]~output_o ;

assign pmem_wdata[7] = \pmem_wdata[7]~output_o ;

assign pmem_wdata[8] = \pmem_wdata[8]~output_o ;

assign pmem_wdata[9] = \pmem_wdata[9]~output_o ;

assign pmem_wdata[10] = \pmem_wdata[10]~output_o ;

assign pmem_wdata[11] = \pmem_wdata[11]~output_o ;

assign pmem_wdata[12] = \pmem_wdata[12]~output_o ;

assign pmem_wdata[13] = \pmem_wdata[13]~output_o ;

assign pmem_wdata[14] = \pmem_wdata[14]~output_o ;

assign pmem_wdata[15] = \pmem_wdata[15]~output_o ;

assign pmem_wdata[16] = \pmem_wdata[16]~output_o ;

assign pmem_wdata[17] = \pmem_wdata[17]~output_o ;

assign pmem_wdata[18] = \pmem_wdata[18]~output_o ;

assign pmem_wdata[19] = \pmem_wdata[19]~output_o ;

assign pmem_wdata[20] = \pmem_wdata[20]~output_o ;

assign pmem_wdata[21] = \pmem_wdata[21]~output_o ;

assign pmem_wdata[22] = \pmem_wdata[22]~output_o ;

assign pmem_wdata[23] = \pmem_wdata[23]~output_o ;

assign pmem_wdata[24] = \pmem_wdata[24]~output_o ;

assign pmem_wdata[25] = \pmem_wdata[25]~output_o ;

assign pmem_wdata[26] = \pmem_wdata[26]~output_o ;

assign pmem_wdata[27] = \pmem_wdata[27]~output_o ;

assign pmem_wdata[28] = \pmem_wdata[28]~output_o ;

assign pmem_wdata[29] = \pmem_wdata[29]~output_o ;

assign pmem_wdata[30] = \pmem_wdata[30]~output_o ;

assign pmem_wdata[31] = \pmem_wdata[31]~output_o ;

assign pmem_wdata[32] = \pmem_wdata[32]~output_o ;

assign pmem_wdata[33] = \pmem_wdata[33]~output_o ;

assign pmem_wdata[34] = \pmem_wdata[34]~output_o ;

assign pmem_wdata[35] = \pmem_wdata[35]~output_o ;

assign pmem_wdata[36] = \pmem_wdata[36]~output_o ;

assign pmem_wdata[37] = \pmem_wdata[37]~output_o ;

assign pmem_wdata[38] = \pmem_wdata[38]~output_o ;

assign pmem_wdata[39] = \pmem_wdata[39]~output_o ;

assign pmem_wdata[40] = \pmem_wdata[40]~output_o ;

assign pmem_wdata[41] = \pmem_wdata[41]~output_o ;

assign pmem_wdata[42] = \pmem_wdata[42]~output_o ;

assign pmem_wdata[43] = \pmem_wdata[43]~output_o ;

assign pmem_wdata[44] = \pmem_wdata[44]~output_o ;

assign pmem_wdata[45] = \pmem_wdata[45]~output_o ;

assign pmem_wdata[46] = \pmem_wdata[46]~output_o ;

assign pmem_wdata[47] = \pmem_wdata[47]~output_o ;

assign pmem_wdata[48] = \pmem_wdata[48]~output_o ;

assign pmem_wdata[49] = \pmem_wdata[49]~output_o ;

assign pmem_wdata[50] = \pmem_wdata[50]~output_o ;

assign pmem_wdata[51] = \pmem_wdata[51]~output_o ;

assign pmem_wdata[52] = \pmem_wdata[52]~output_o ;

assign pmem_wdata[53] = \pmem_wdata[53]~output_o ;

assign pmem_wdata[54] = \pmem_wdata[54]~output_o ;

assign pmem_wdata[55] = \pmem_wdata[55]~output_o ;

assign pmem_wdata[56] = \pmem_wdata[56]~output_o ;

assign pmem_wdata[57] = \pmem_wdata[57]~output_o ;

assign pmem_wdata[58] = \pmem_wdata[58]~output_o ;

assign pmem_wdata[59] = \pmem_wdata[59]~output_o ;

assign pmem_wdata[60] = \pmem_wdata[60]~output_o ;

assign pmem_wdata[61] = \pmem_wdata[61]~output_o ;

assign pmem_wdata[62] = \pmem_wdata[62]~output_o ;

assign pmem_wdata[63] = \pmem_wdata[63]~output_o ;

assign pmem_wdata[64] = \pmem_wdata[64]~output_o ;

assign pmem_wdata[65] = \pmem_wdata[65]~output_o ;

assign pmem_wdata[66] = \pmem_wdata[66]~output_o ;

assign pmem_wdata[67] = \pmem_wdata[67]~output_o ;

assign pmem_wdata[68] = \pmem_wdata[68]~output_o ;

assign pmem_wdata[69] = \pmem_wdata[69]~output_o ;

assign pmem_wdata[70] = \pmem_wdata[70]~output_o ;

assign pmem_wdata[71] = \pmem_wdata[71]~output_o ;

assign pmem_wdata[72] = \pmem_wdata[72]~output_o ;

assign pmem_wdata[73] = \pmem_wdata[73]~output_o ;

assign pmem_wdata[74] = \pmem_wdata[74]~output_o ;

assign pmem_wdata[75] = \pmem_wdata[75]~output_o ;

assign pmem_wdata[76] = \pmem_wdata[76]~output_o ;

assign pmem_wdata[77] = \pmem_wdata[77]~output_o ;

assign pmem_wdata[78] = \pmem_wdata[78]~output_o ;

assign pmem_wdata[79] = \pmem_wdata[79]~output_o ;

assign pmem_wdata[80] = \pmem_wdata[80]~output_o ;

assign pmem_wdata[81] = \pmem_wdata[81]~output_o ;

assign pmem_wdata[82] = \pmem_wdata[82]~output_o ;

assign pmem_wdata[83] = \pmem_wdata[83]~output_o ;

assign pmem_wdata[84] = \pmem_wdata[84]~output_o ;

assign pmem_wdata[85] = \pmem_wdata[85]~output_o ;

assign pmem_wdata[86] = \pmem_wdata[86]~output_o ;

assign pmem_wdata[87] = \pmem_wdata[87]~output_o ;

assign pmem_wdata[88] = \pmem_wdata[88]~output_o ;

assign pmem_wdata[89] = \pmem_wdata[89]~output_o ;

assign pmem_wdata[90] = \pmem_wdata[90]~output_o ;

assign pmem_wdata[91] = \pmem_wdata[91]~output_o ;

assign pmem_wdata[92] = \pmem_wdata[92]~output_o ;

assign pmem_wdata[93] = \pmem_wdata[93]~output_o ;

assign pmem_wdata[94] = \pmem_wdata[94]~output_o ;

assign pmem_wdata[95] = \pmem_wdata[95]~output_o ;

assign pmem_wdata[96] = \pmem_wdata[96]~output_o ;

assign pmem_wdata[97] = \pmem_wdata[97]~output_o ;

assign pmem_wdata[98] = \pmem_wdata[98]~output_o ;

assign pmem_wdata[99] = \pmem_wdata[99]~output_o ;

assign pmem_wdata[100] = \pmem_wdata[100]~output_o ;

assign pmem_wdata[101] = \pmem_wdata[101]~output_o ;

assign pmem_wdata[102] = \pmem_wdata[102]~output_o ;

assign pmem_wdata[103] = \pmem_wdata[103]~output_o ;

assign pmem_wdata[104] = \pmem_wdata[104]~output_o ;

assign pmem_wdata[105] = \pmem_wdata[105]~output_o ;

assign pmem_wdata[106] = \pmem_wdata[106]~output_o ;

assign pmem_wdata[107] = \pmem_wdata[107]~output_o ;

assign pmem_wdata[108] = \pmem_wdata[108]~output_o ;

assign pmem_wdata[109] = \pmem_wdata[109]~output_o ;

assign pmem_wdata[110] = \pmem_wdata[110]~output_o ;

assign pmem_wdata[111] = \pmem_wdata[111]~output_o ;

assign pmem_wdata[112] = \pmem_wdata[112]~output_o ;

assign pmem_wdata[113] = \pmem_wdata[113]~output_o ;

assign pmem_wdata[114] = \pmem_wdata[114]~output_o ;

assign pmem_wdata[115] = \pmem_wdata[115]~output_o ;

assign pmem_wdata[116] = \pmem_wdata[116]~output_o ;

assign pmem_wdata[117] = \pmem_wdata[117]~output_o ;

assign pmem_wdata[118] = \pmem_wdata[118]~output_o ;

assign pmem_wdata[119] = \pmem_wdata[119]~output_o ;

assign pmem_wdata[120] = \pmem_wdata[120]~output_o ;

assign pmem_wdata[121] = \pmem_wdata[121]~output_o ;

assign pmem_wdata[122] = \pmem_wdata[122]~output_o ;

assign pmem_wdata[123] = \pmem_wdata[123]~output_o ;

assign pmem_wdata[124] = \pmem_wdata[124]~output_o ;

assign pmem_wdata[125] = \pmem_wdata[125]~output_o ;

assign pmem_wdata[126] = \pmem_wdata[126]~output_o ;

assign pmem_wdata[127] = \pmem_wdata[127]~output_o ;

endmodule
