library IEEE;
use ieee.std_logic_1164.all;

entity encoder_32_to_5 is 
	PORT(R0,
	R1,
	R2,
	R3,
	R4,
	R5,
	R6,
	R7,
	R8,
	R9,
	R10,
	R11,
	R12,
	R13,
	R14,
	R15,
	HI,
	LO,
	Zlow,
	Zhigh,
	PC,
	MDR,
	In_port,
	C_sign_extended
 
);
END encoder_32_to_5 ;

architecture behavioral of encoder_32_to_5 is 
begin
	process()
		begin
		
				
		end process;
end behavioral; 
