
stm32f1xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008d8  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a08  08000a08  00002400  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a08  08000a08  00002400  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000a08  08000a08  00001a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000a10  08000a10  00002400  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a10  08000a10  00001a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a14  08000a14  00001a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000400  20000000  08000a18  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000400  08000e18  00002400  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08000e18  00002430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00002400  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000ed7  00000000  00000000  00002429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000498  00000000  00000000  00003300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000138  00000000  00000000  00003798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000e0  00000000  00000000  000038d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000028a3  00000000  00000000  000039b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001954  00000000  00000000  00006253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a277  00000000  00000000  00007ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00011e1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000040c  00000000  00000000  00011e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00012270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000400 	.word	0x20000400
 800014c:	00000000 	.word	0x00000000
 8000150:	080009f0 	.word	0x080009f0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000404 	.word	0x20000404
 800016c:	080009f0 	.word	0x080009f0

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <delay>:
#include<string.h>
#include<stdio.h>
char msg[1024] = "Hello World\n\r";
USART_Handle_t USART2_Config;

void delay() {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0

	for (uint32_t i = 0; i < 500000 / 2; i++);
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e002      	b.n	8000192 <delay+0x12>
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	3301      	adds	r3, #1
 8000190:	607b      	str	r3, [r7, #4]
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	4a04      	ldr	r2, [pc, #16]	@ (80001a8 <delay+0x28>)
 8000196:	4293      	cmp	r3, r2
 8000198:	d9f8      	bls.n	800018c <delay+0xc>

}
 800019a:	bf00      	nop
 800019c:	bf00      	nop
 800019e:	370c      	adds	r7, #12
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr
 80001a6:	bf00      	nop
 80001a8:	0003d08f 	.word	0x0003d08f

080001ac <USART2_GPIOInit>:

 void USART2_GPIOInit()
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b084      	sub	sp, #16
 80001b0:	af00      	add	r7, sp, #0

	GPIO_Handle_t USART_Pin;


	//Tx
	USART_Pin.pGPIOx = GPIOA ;
 80001b2:	4b0c      	ldr	r3, [pc, #48]	@ (80001e4 <USART2_GPIOInit+0x38>)
 80001b4:	607b      	str	r3, [r7, #4]
	USART_Pin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFUN_PushPull ;
 80001b6:	230b      	movs	r3, #11
 80001b8:	727b      	strb	r3, [r7, #9]
	USART_Pin.GPIO_PinConfig.GPIO_PinNumber = 2 ;
 80001ba:	2302      	movs	r3, #2
 80001bc:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&USART_Pin);
 80001be:	1d3b      	adds	r3, r7, #4
 80001c0:	4618      	mov	r0, r3
 80001c2:	f000 f92b 	bl	800041c <GPIO_Init>

	//Rx
	USART_Pin.pGPIOx = GPIOA ;
 80001c6:	4b07      	ldr	r3, [pc, #28]	@ (80001e4 <USART2_GPIOInit+0x38>)
 80001c8:	607b      	str	r3, [r7, #4]
	USART_Pin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN_Float ;
 80001ca:	2304      	movs	r3, #4
 80001cc:	727b      	strb	r3, [r7, #9]
	USART_Pin.GPIO_PinConfig.GPIO_PinNumber = 3 ;
 80001ce:	2303      	movs	r3, #3
 80001d0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&USART_Pin);
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	4618      	mov	r0, r3
 80001d6:	f000 f921 	bl	800041c <GPIO_Init>
}
 80001da:	bf00      	nop
 80001dc:	3710      	adds	r7, #16
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40010800 	.word	0x40010800

080001e8 <USART2_Init>:

void USART2_Init()
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0


  USART2_Config.pUSARTx = USART2;
 80001ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000224 <USART2_Init+0x3c>)
 80001ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000228 <USART2_Init+0x40>)
 80001f0:	601a      	str	r2, [r3, #0]
  USART2_Config.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 80001f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000224 <USART2_Init+0x3c>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	735a      	strb	r2, [r3, #13]
  USART2_Config.USART_Config.USART_Mode = USART_MODE_ONLY_TX;
 80001f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000224 <USART2_Init+0x3c>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	711a      	strb	r2, [r3, #4]
  USART2_Config.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 80001fe:	4b09      	ldr	r3, [pc, #36]	@ (8000224 <USART2_Init+0x3c>)
 8000200:	2200      	movs	r2, #0
 8000202:	73da      	strb	r2, [r3, #15]
  USART2_Config.USART_Config.USART_NoOfStopBits= USART_STOPBITS_1;
 8000204:	4b07      	ldr	r3, [pc, #28]	@ (8000224 <USART2_Init+0x3c>)
 8000206:	2200      	movs	r2, #0
 8000208:	731a      	strb	r2, [r3, #12]
  USART2_Config.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 800020a:	4b06      	ldr	r3, [pc, #24]	@ (8000224 <USART2_Init+0x3c>)
 800020c:	2200      	movs	r2, #0
 800020e:	739a      	strb	r2, [r3, #14]
  USART2_Config.USART_Config.USART_BaudRate = USART_STD_BAUD_115200;
 8000210:	4b04      	ldr	r3, [pc, #16]	@ (8000224 <USART2_Init+0x3c>)
 8000212:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000216:	609a      	str	r2, [r3, #8]

  USART_Init(&USART2_Config);
 8000218:	4802      	ldr	r0, [pc, #8]	@ (8000224 <USART2_Init+0x3c>)
 800021a:	f000 fac9 	bl	80007b0 <USART_Init>

}
 800021e:	bf00      	nop
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	2000041c 	.word	0x2000041c
 8000228:	40004400 	.word	0x40004400

0800022c <Button_Init>:

void Button_Init()
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioBtn;
	GpioBtn.pGPIOx = GPIOC;
 8000232:	4b08      	ldr	r3, [pc, #32]	@ (8000254 <Button_Init+0x28>)
 8000234:	607b      	str	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN_PullUpDwn;
 8000236:	2308      	movs	r3, #8
 8000238:	727b      	strb	r3, [r7, #9]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = 1;
 800023a:	2301      	movs	r3, #1
 800023c:	72fb      	strb	r3, [r7, #11]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 800023e:	230d      	movs	r3, #13
 8000240:	723b      	strb	r3, [r7, #8]

	GPIO_Init(&GpioBtn);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f8e9 	bl	800041c <GPIO_Init>





}
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40011000 	.word	0x40011000

08000258 <main>:


int main(void) {
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0

	Button_Init();
 800025c:	f7ff ffe6 	bl	800022c <Button_Init>

	USART2_GPIOInit();
 8000260:	f7ff ffa4 	bl	80001ac <USART2_GPIOInit>

	USART2_Init();
 8000264:	f7ff ffc0 	bl	80001e8 <USART2_Init>

		//if (GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_13) == RESET)
		//{

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000268:	f7ff ff8a 	bl	8000180 <delay>
		USART_PeripheralControl(USART2, 1);
 800026c:	2101      	movs	r1, #1
 800026e:	4808      	ldr	r0, [pc, #32]	@ (8000290 <main+0x38>)
 8000270:	f000 fb6b 	bl	800094a <USART_PeripheralControl>
		USART_SendData(&USART2_Config,(uint8_t*)msg,strlen(msg));
 8000274:	4807      	ldr	r0, [pc, #28]	@ (8000294 <main+0x3c>)
 8000276:	f7ff ff7b 	bl	8000170 <strlen>
 800027a:	4603      	mov	r3, r0
 800027c:	461a      	mov	r2, r3
 800027e:	4905      	ldr	r1, [pc, #20]	@ (8000294 <main+0x3c>)
 8000280:	4805      	ldr	r0, [pc, #20]	@ (8000298 <main+0x40>)
 8000282:	f000 fb14 	bl	80008ae <USART_SendData>
		delay();
 8000286:	f7ff ff7b 	bl	8000180 <delay>
		delay();
 800028a:	bf00      	nop
 800028c:	e7ec      	b.n	8000268 <main+0x10>
 800028e:	bf00      	nop
 8000290:	40004400 	.word	0x40004400
 8000294:	20000000 	.word	0x20000000
 8000298:	2000041c 	.word	0x2000041c

0800029c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800029c:	480d      	ldr	r0, [pc, #52]	@ (80002d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800029e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002a4:	480c      	ldr	r0, [pc, #48]	@ (80002d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002a6:	490d      	ldr	r1, [pc, #52]	@ (80002dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a8:	4a0d      	ldr	r2, [pc, #52]	@ (80002e0 <LoopForever+0xe>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002ac:	e002      	b.n	80002b4 <LoopCopyDataInit>

080002ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002b2:	3304      	adds	r3, #4

080002b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b8:	d3f9      	bcc.n	80002ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ba:	4a0a      	ldr	r2, [pc, #40]	@ (80002e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002bc:	4c0a      	ldr	r4, [pc, #40]	@ (80002e8 <LoopForever+0x16>)
  movs r3, #0
 80002be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c0:	e001      	b.n	80002c6 <LoopFillZerobss>

080002c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002c4:	3204      	adds	r2, #4

080002c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c8:	d3fb      	bcc.n	80002c2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002ca:	f000 fb6d 	bl	80009a8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002ce:	f7ff ffc3 	bl	8000258 <main>

080002d2 <LoopForever>:

LoopForever:
  b LoopForever
 80002d2:	e7fe      	b.n	80002d2 <LoopForever>
  ldr   r0, =_estack
 80002d4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002dc:	20000400 	.word	0x20000400
  ldr r2, =_sidata
 80002e0:	08000a18 	.word	0x08000a18
  ldr r2, =_sbss
 80002e4:	20000400 	.word	0x20000400
  ldr r4, =_ebss
 80002e8:	20000430 	.word	0x20000430

080002ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002ec:	e7fe      	b.n	80002ec <ADC1_2_IRQHandler>
	...

080002f0 <GPIO_PeriClockControl>:
#include "stm32f103xx_gpio_driver.h"

/*
 * Gpio clock setup
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	460b      	mov	r3, r1
 80002fa:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80002fc:	78fb      	ldrb	r3, [r7, #3]
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d136      	bne.n	8000370 <GPIO_PeriClockControl+0x80>
		if (pGPIOx == GPIOA) {
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	4a38      	ldr	r2, [pc, #224]	@ (80003e8 <GPIO_PeriClockControl+0xf8>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d106      	bne.n	8000318 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800030a:	4b38      	ldr	r3, [pc, #224]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	4a37      	ldr	r2, [pc, #220]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000310:	f043 0304 	orr.w	r3, r3, #4
 8000314:	6193      	str	r3, [r2, #24]
			GPIOE_PCLK_DI();
		}

	}

}
 8000316:	e061      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOB) {
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a35      	ldr	r2, [pc, #212]	@ (80003f0 <GPIO_PeriClockControl+0x100>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d106      	bne.n	800032e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000320:	4b32      	ldr	r3, [pc, #200]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	4a31      	ldr	r2, [pc, #196]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000326:	f043 0308 	orr.w	r3, r3, #8
 800032a:	6193      	str	r3, [r2, #24]
}
 800032c:	e056      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOC) {
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a30      	ldr	r2, [pc, #192]	@ (80003f4 <GPIO_PeriClockControl+0x104>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d106      	bne.n	8000344 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000336:	4b2d      	ldr	r3, [pc, #180]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	4a2c      	ldr	r2, [pc, #176]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 800033c:	f043 0310 	orr.w	r3, r3, #16
 8000340:	6193      	str	r3, [r2, #24]
}
 8000342:	e04b      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOD) {
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4a2c      	ldr	r2, [pc, #176]	@ (80003f8 <GPIO_PeriClockControl+0x108>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d106      	bne.n	800035a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800034c:	4b27      	ldr	r3, [pc, #156]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a26      	ldr	r2, [pc, #152]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000352:	f043 0320 	orr.w	r3, r3, #32
 8000356:	6193      	str	r3, [r2, #24]
}
 8000358:	e040      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOE) {
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4a27      	ldr	r2, [pc, #156]	@ (80003fc <GPIO_PeriClockControl+0x10c>)
 800035e:	4293      	cmp	r3, r2
 8000360:	d13c      	bne.n	80003dc <GPIO_PeriClockControl+0xec>
			GPIOE_PCLK_EN();
 8000362:	4b22      	ldr	r3, [pc, #136]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a21      	ldr	r2, [pc, #132]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000368:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800036c:	6193      	str	r3, [r2, #24]
}
 800036e:	e035      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		if (pGPIOx == GPIOA) {
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	4a1d      	ldr	r2, [pc, #116]	@ (80003e8 <GPIO_PeriClockControl+0xf8>)
 8000374:	4293      	cmp	r3, r2
 8000376:	d106      	bne.n	8000386 <GPIO_PeriClockControl+0x96>
			GPIOA_PCLK_DI();
 8000378:	4b1c      	ldr	r3, [pc, #112]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	4a1b      	ldr	r2, [pc, #108]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 800037e:	f023 0304 	bic.w	r3, r3, #4
 8000382:	6193      	str	r3, [r2, #24]
}
 8000384:	e02a      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOB) {
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	4a19      	ldr	r2, [pc, #100]	@ (80003f0 <GPIO_PeriClockControl+0x100>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d106      	bne.n	800039c <GPIO_PeriClockControl+0xac>
			GPIOB_PCLK_DI();
 800038e:	4b17      	ldr	r3, [pc, #92]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000390:	699b      	ldr	r3, [r3, #24]
 8000392:	4a16      	ldr	r2, [pc, #88]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 8000394:	f023 0308 	bic.w	r3, r3, #8
 8000398:	6193      	str	r3, [r2, #24]
}
 800039a:	e01f      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOC) {
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	4a15      	ldr	r2, [pc, #84]	@ (80003f4 <GPIO_PeriClockControl+0x104>)
 80003a0:	4293      	cmp	r3, r2
 80003a2:	d106      	bne.n	80003b2 <GPIO_PeriClockControl+0xc2>
			GPIOC_PCLK_DI();
 80003a4:	4b11      	ldr	r3, [pc, #68]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	4a10      	ldr	r2, [pc, #64]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 80003aa:	f023 0310 	bic.w	r3, r3, #16
 80003ae:	6193      	str	r3, [r2, #24]
}
 80003b0:	e014      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOD) {
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	4a10      	ldr	r2, [pc, #64]	@ (80003f8 <GPIO_PeriClockControl+0x108>)
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d106      	bne.n	80003c8 <GPIO_PeriClockControl+0xd8>
			GPIOD_PCLK_DI();
 80003ba:	4b0c      	ldr	r3, [pc, #48]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	4a0b      	ldr	r2, [pc, #44]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 80003c0:	f023 0320 	bic.w	r3, r3, #32
 80003c4:	6193      	str	r3, [r2, #24]
}
 80003c6:	e009      	b.n	80003dc <GPIO_PeriClockControl+0xec>
		} else if (pGPIOx == GPIOE) {
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	4a0c      	ldr	r2, [pc, #48]	@ (80003fc <GPIO_PeriClockControl+0x10c>)
 80003cc:	4293      	cmp	r3, r2
 80003ce:	d105      	bne.n	80003dc <GPIO_PeriClockControl+0xec>
			GPIOE_PCLK_DI();
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a05      	ldr	r2, [pc, #20]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 80003d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80003da:	6193      	str	r3, [r2, #24]
}
 80003dc:	bf00      	nop
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bc80      	pop	{r7}
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	40010800 	.word	0x40010800
 80003ec:	40021000 	.word	0x40021000
 80003f0:	40010c00 	.word	0x40010c00
 80003f4:	40011000 	.word	0x40011000
 80003f8:	40011400 	.word	0x40011400
 80003fc:	40011800 	.word	0x40011800

08000400 <PwrEn>:
void PwrEn(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
	PWR_EN();
 8000404:	4b04      	ldr	r3, [pc, #16]	@ (8000418 <PwrEn+0x18>)
 8000406:	69db      	ldr	r3, [r3, #28]
 8000408:	4a03      	ldr	r2, [pc, #12]	@ (8000418 <PwrEn+0x18>)
 800040a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800040e:	61d3      	str	r3, [r2, #28]
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr
 8000418:	40021000 	.word	0x40021000

0800041c <GPIO_Init>:

/*
 * Gpio initializtion
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
	//PWR enable
	PwrEn();
 8000424:	f7ff ffec 	bl	8000400 <PwrEn>
	//Clock Enable
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx,ENABLE);
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	2101      	movs	r1, #1
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff ff5e 	bl	80002f0 <GPIO_PeriClockControl>

	//AFIO
		if (pGPIOHandle->GPIO_PinConfig.GPIO_AFIOControl == 1)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	799b      	ldrb	r3, [r3, #6]
 8000438:	2b01      	cmp	r3, #1
 800043a:	d105      	bne.n	8000448 <GPIO_Init+0x2c>
			{
					AFIO_PCLK_EN();
 800043c:	4b86      	ldr	r3, [pc, #536]	@ (8000658 <GPIO_Init+0x23c>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a85      	ldr	r2, [pc, #532]	@ (8000658 <GPIO_Init+0x23c>)
 8000442:	f043 0301 	orr.w	r3, r3, #1
 8000446:	6193      	str	r3, [r2, #24]
			}


	uint32_t temp = 0;
 8000448:	2300      	movs	r3, #0
 800044a:	617b      	str	r3, [r7, #20]



	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= 7) {
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	791b      	ldrb	r3, [r3, #4]
 8000450:	2b07      	cmp	r3, #7
 8000452:	d822      	bhi.n	800049a <GPIO_Init+0x7e>
		// here for pin number greater than 7 we will be using GPIO_CRL
		pGPIOHandle->pGPIOx->GPIO_CRL &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	681a      	ldr	r2, [r3, #0]
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	009b      	lsls	r3, r3, #2
 8000460:	210f      	movs	r1, #15
 8000462:	fa01 f303 	lsl.w	r3, r1, r3
 8000466:	43db      	mvns	r3, r3
 8000468:	4619      	mov	r1, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	400a      	ands	r2, r1
 8000470:	601a      	str	r2, [r3, #0]
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	795b      	ldrb	r3, [r3, #5]
 8000476:	461a      	mov	r2, r3
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	791b      	ldrb	r3, [r3, #4]
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	fa02 f303 	lsl.w	r3, r2, r3
 8000482:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->GPIO_CRL |= temp;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	6819      	ldr	r1, [r3, #0]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	697a      	ldr	r2, [r7, #20]
 8000490:	430a      	orrs	r2, r1
 8000492:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000494:	2300      	movs	r3, #0
 8000496:	617b      	str	r3, [r7, #20]
 8000498:	e023      	b.n	80004e2 <GPIO_Init+0xc6>

	} else {
		// here for pin number greater than 7 we will be using GPIO_CRH
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode)<< (4 * ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) - 8));
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	795b      	ldrb	r3, [r3, #5]
 800049e:	461a      	mov	r2, r3
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	791b      	ldrb	r3, [r3, #4]
 80004a4:	3b08      	subs	r3, #8
 80004a6:	009b      	lsls	r3, r3, #2
 80004a8:	fa02 f303 	lsl.w	r3, r2, r3
 80004ac:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->GPIO_CRH &= ~(0xF<< (4 * ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) - 8)));
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	685a      	ldr	r2, [r3, #4]
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	791b      	ldrb	r3, [r3, #4]
 80004b8:	3b08      	subs	r3, #8
 80004ba:	009b      	lsls	r3, r3, #2
 80004bc:	210f      	movs	r1, #15
 80004be:	fa01 f303 	lsl.w	r3, r1, r3
 80004c2:	43db      	mvns	r3, r3
 80004c4:	4619      	mov	r1, r3
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	400a      	ands	r2, r1
 80004cc:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->GPIO_CRH |= temp;
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	6859      	ldr	r1, [r3, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	697a      	ldr	r2, [r7, #20]
 80004da:	430a      	orrs	r2, r1
 80004dc:	605a      	str	r2, [r3, #4]
		temp = 0;
 80004de:	2300      	movs	r3, #0
 80004e0:	617b      	str	r3, [r7, #20]

	}
	//Interrupt Mode

			if ((pGPIOHandle->GPIO_PinConfig.GPIO_InterruptMode == GPIO_MODE_INT_FT) || (pGPIOHandle->GPIO_PinConfig.GPIO_InterruptMode == GPIO_MODE_INT_RT) ||( pGPIOHandle->GPIO_PinConfig.GPIO_InterruptMode ==GPIO_MODE_INT_FRT))
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	7a1b      	ldrb	r3, [r3, #8]
 80004e6:	2b04      	cmp	r3, #4
 80004e8:	d008      	beq.n	80004fc <GPIO_Init+0xe0>
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	7a1b      	ldrb	r3, [r3, #8]
 80004ee:	2b05      	cmp	r3, #5
 80004f0:	d004      	beq.n	80004fc <GPIO_Init+0xe0>
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	7a1b      	ldrb	r3, [r3, #8]
 80004f6:	2b06      	cmp	r3, #6
 80004f8:	f040 80e3 	bne.w	80006c2 <GPIO_Init+0x2a6>
			{

				//Configure EXTI Register in AFIO
				uint16_t temp3 = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	827b      	strh	r3, [r7, #18]
				uint16_t port = GPIO_BASEADDR_TO_CODE (pGPIOHandle->pGPIOx);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a55      	ldr	r2, [pc, #340]	@ (800065c <GPIO_Init+0x240>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d01d      	beq.n	8000546 <GPIO_Init+0x12a>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a54      	ldr	r2, [pc, #336]	@ (8000660 <GPIO_Init+0x244>)
 8000510:	4293      	cmp	r3, r2
 8000512:	d016      	beq.n	8000542 <GPIO_Init+0x126>
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a52      	ldr	r2, [pc, #328]	@ (8000664 <GPIO_Init+0x248>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d00f      	beq.n	800053e <GPIO_Init+0x122>
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a51      	ldr	r2, [pc, #324]	@ (8000668 <GPIO_Init+0x24c>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d008      	beq.n	800053a <GPIO_Init+0x11e>
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a4f      	ldr	r2, [pc, #316]	@ (800066c <GPIO_Init+0x250>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d101      	bne.n	8000536 <GPIO_Init+0x11a>
 8000532:	2304      	movs	r3, #4
 8000534:	e008      	b.n	8000548 <GPIO_Init+0x12c>
 8000536:	2300      	movs	r3, #0
 8000538:	e006      	b.n	8000548 <GPIO_Init+0x12c>
 800053a:	2303      	movs	r3, #3
 800053c:	e004      	b.n	8000548 <GPIO_Init+0x12c>
 800053e:	2302      	movs	r3, #2
 8000540:	e002      	b.n	8000548 <GPIO_Init+0x12c>
 8000542:	2301      	movs	r3, #1
 8000544:	e000      	b.n	8000548 <GPIO_Init+0x12c>
 8000546:	2300      	movs	r3, #0
 8000548:	823b      	strh	r3, [r7, #16]

				//Configuring pin
				if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= 3)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	2b03      	cmp	r3, #3
 8000550:	d80f      	bhi.n	8000572 <GPIO_Init+0x156>

				{
					temp3 = (port) << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000552:	8a3a      	ldrh	r2, [r7, #16]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	791b      	ldrb	r3, [r3, #4]
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	fa02 f303 	lsl.w	r3, r2, r3
 800055e:	827b      	strh	r3, [r7, #18]
					AFIO->AFIO_EXTICR1 |= temp3;
 8000560:	4b43      	ldr	r3, [pc, #268]	@ (8000670 <GPIO_Init+0x254>)
 8000562:	689a      	ldr	r2, [r3, #8]
 8000564:	8a7b      	ldrh	r3, [r7, #18]
 8000566:	4942      	ldr	r1, [pc, #264]	@ (8000670 <GPIO_Init+0x254>)
 8000568:	4313      	orrs	r3, r2
 800056a:	608b      	str	r3, [r1, #8]
					temp3 = 0;
 800056c:	2300      	movs	r3, #0
 800056e:	827b      	strh	r3, [r7, #18]
 8000570:	e039      	b.n	80005e6 <GPIO_Init+0x1ca>
				}
				else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= 7)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	791b      	ldrb	r3, [r3, #4]
 8000576:	2b07      	cmp	r3, #7
 8000578:	d810      	bhi.n	800059c <GPIO_Init+0x180>
				{
					temp3 = (port)<< (4 * ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) - 4));
 800057a:	8a3a      	ldrh	r2, [r7, #16]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	791b      	ldrb	r3, [r3, #4]
 8000580:	3b04      	subs	r3, #4
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	fa02 f303 	lsl.w	r3, r2, r3
 8000588:	827b      	strh	r3, [r7, #18]
					AFIO->AFIO_EXTICR2 |= temp3;
 800058a:	4b39      	ldr	r3, [pc, #228]	@ (8000670 <GPIO_Init+0x254>)
 800058c:	68da      	ldr	r2, [r3, #12]
 800058e:	8a7b      	ldrh	r3, [r7, #18]
 8000590:	4937      	ldr	r1, [pc, #220]	@ (8000670 <GPIO_Init+0x254>)
 8000592:	4313      	orrs	r3, r2
 8000594:	60cb      	str	r3, [r1, #12]
					temp3 = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	827b      	strh	r3, [r7, #18]
 800059a:	e024      	b.n	80005e6 <GPIO_Init+0x1ca>
				}
				else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= 11)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	791b      	ldrb	r3, [r3, #4]
 80005a0:	2b0b      	cmp	r3, #11
 80005a2:	d810      	bhi.n	80005c6 <GPIO_Init+0x1aa>
				{

					temp3 = (port) << (4 * ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) - 8));
 80005a4:	8a3a      	ldrh	r2, [r7, #16]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	3b08      	subs	r3, #8
 80005ac:	009b      	lsls	r3, r3, #2
 80005ae:	fa02 f303 	lsl.w	r3, r2, r3
 80005b2:	827b      	strh	r3, [r7, #18]
					AFIO->AFIO_EXTICR3 |= temp3;
 80005b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000670 <GPIO_Init+0x254>)
 80005b6:	691a      	ldr	r2, [r3, #16]
 80005b8:	8a7b      	ldrh	r3, [r7, #18]
 80005ba:	492d      	ldr	r1, [pc, #180]	@ (8000670 <GPIO_Init+0x254>)
 80005bc:	4313      	orrs	r3, r2
 80005be:	610b      	str	r3, [r1, #16]
					temp3 = 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	827b      	strh	r3, [r7, #18]
 80005c4:	e00f      	b.n	80005e6 <GPIO_Init+0x1ca>
				} else
				{

					temp3 = (port)<< (4* ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)- 11));
 80005c6:	8a3a      	ldrh	r2, [r7, #16]
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	791b      	ldrb	r3, [r3, #4]
 80005cc:	3b0b      	subs	r3, #11
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	827b      	strh	r3, [r7, #18]
					AFIO->AFIO_EXTICR4 |= temp3;
 80005d6:	4b26      	ldr	r3, [pc, #152]	@ (8000670 <GPIO_Init+0x254>)
 80005d8:	695a      	ldr	r2, [r3, #20]
 80005da:	8a7b      	ldrh	r3, [r7, #18]
 80005dc:	4924      	ldr	r1, [pc, #144]	@ (8000670 <GPIO_Init+0x254>)
 80005de:	4313      	orrs	r3, r2
 80005e0:	614b      	str	r3, [r1, #20]
					temp3 = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	827b      	strh	r3, [r7, #18]

				}
				//Configure Interrupt Triggering Type
				if (pGPIOHandle->GPIO_PinConfig.GPIO_InterruptMode == GPIO_MODE_INT_FT)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	7a1b      	ldrb	r3, [r3, #8]
 80005ea:	2b04      	cmp	r3, #4
 80005ec:	d117      	bne.n	800061e <GPIO_Init+0x202>
				{

					EXTI->EXTI_FTSR |= (1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005ee:	4b21      	ldr	r3, [pc, #132]	@ (8000674 <GPIO_Init+0x258>)
 80005f0:	68db      	ldr	r3, [r3, #12]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	7912      	ldrb	r2, [r2, #4]
 80005f6:	4611      	mov	r1, r2
 80005f8:	2201      	movs	r2, #1
 80005fa:	408a      	lsls	r2, r1
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a1d      	ldr	r2, [pc, #116]	@ (8000674 <GPIO_Init+0x258>)
 8000600:	430b      	orrs	r3, r1
 8000602:	60d3      	str	r3, [r2, #12]
					EXTI->EXTI_RTSR &= ~(1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000604:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <GPIO_Init+0x258>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	7912      	ldrb	r2, [r2, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	2201      	movs	r2, #1
 8000610:	408a      	lsls	r2, r1
 8000612:	43d2      	mvns	r2, r2
 8000614:	4611      	mov	r1, r2
 8000616:	4a17      	ldr	r2, [pc, #92]	@ (8000674 <GPIO_Init+0x258>)
 8000618:	400b      	ands	r3, r1
 800061a:	6093      	str	r3, [r2, #8]
 800061c:	e046      	b.n	80006ac <GPIO_Init+0x290>
				}
				else if (pGPIOHandle->GPIO_PinConfig.GPIO_InterruptMode == GPIO_MODE_INT_RT)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	7a1b      	ldrb	r3, [r3, #8]
 8000622:	2b05      	cmp	r3, #5
 8000624:	d128      	bne.n	8000678 <GPIO_Init+0x25c>
				{
					EXTI->EXTI_RTSR |= (1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000626:	4b13      	ldr	r3, [pc, #76]	@ (8000674 <GPIO_Init+0x258>)
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	7912      	ldrb	r2, [r2, #4]
 800062e:	4611      	mov	r1, r2
 8000630:	2201      	movs	r2, #1
 8000632:	408a      	lsls	r2, r1
 8000634:	4611      	mov	r1, r2
 8000636:	4a0f      	ldr	r2, [pc, #60]	@ (8000674 <GPIO_Init+0x258>)
 8000638:	430b      	orrs	r3, r1
 800063a:	6093      	str	r3, [r2, #8]
					EXTI->EXTI_FTSR &= ~(1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800063c:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <GPIO_Init+0x258>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	7912      	ldrb	r2, [r2, #4]
 8000644:	4611      	mov	r1, r2
 8000646:	2201      	movs	r2, #1
 8000648:	408a      	lsls	r2, r1
 800064a:	43d2      	mvns	r2, r2
 800064c:	4611      	mov	r1, r2
 800064e:	4a09      	ldr	r2, [pc, #36]	@ (8000674 <GPIO_Init+0x258>)
 8000650:	400b      	ands	r3, r1
 8000652:	60d3      	str	r3, [r2, #12]
 8000654:	e02a      	b.n	80006ac <GPIO_Init+0x290>
 8000656:	bf00      	nop
 8000658:	40021000 	.word	0x40021000
 800065c:	40010800 	.word	0x40010800
 8000660:	40010c00 	.word	0x40010c00
 8000664:	40011000 	.word	0x40011000
 8000668:	40011400 	.word	0x40011400
 800066c:	40011800 	.word	0x40011800
 8000670:	40010000 	.word	0x40010000
 8000674:	40010400 	.word	0x40010400
				}
				else if (pGPIOHandle->GPIO_PinConfig.GPIO_InterruptMode == GPIO_MODE_INT_FRT)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	7a1b      	ldrb	r3, [r3, #8]
 800067c:	2b06      	cmp	r3, #6
 800067e:	d115      	bne.n	80006ac <GPIO_Init+0x290>
				{
					EXTI->EXTI_FTSR |= (1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000680:	4b1e      	ldr	r3, [pc, #120]	@ (80006fc <GPIO_Init+0x2e0>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	7912      	ldrb	r2, [r2, #4]
 8000688:	4611      	mov	r1, r2
 800068a:	2201      	movs	r2, #1
 800068c:	408a      	lsls	r2, r1
 800068e:	4611      	mov	r1, r2
 8000690:	4a1a      	ldr	r2, [pc, #104]	@ (80006fc <GPIO_Init+0x2e0>)
 8000692:	430b      	orrs	r3, r1
 8000694:	60d3      	str	r3, [r2, #12]
					EXTI->EXTI_RTSR |= (1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000696:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <GPIO_Init+0x2e0>)
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	687a      	ldr	r2, [r7, #4]
 800069c:	7912      	ldrb	r2, [r2, #4]
 800069e:	4611      	mov	r1, r2
 80006a0:	2201      	movs	r2, #1
 80006a2:	408a      	lsls	r2, r1
 80006a4:	4611      	mov	r1, r2
 80006a6:	4a15      	ldr	r2, [pc, #84]	@ (80006fc <GPIO_Init+0x2e0>)
 80006a8:	430b      	orrs	r3, r1
 80006aa:	6093      	str	r3, [r2, #8]
				}

				// Configure Interrupt Mask Register
				EXTI->EXTI_IMR |= (1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ac:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <GPIO_Init+0x2e0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	687a      	ldr	r2, [r7, #4]
 80006b2:	7912      	ldrb	r2, [r2, #4]
 80006b4:	4611      	mov	r1, r2
 80006b6:	2201      	movs	r2, #1
 80006b8:	408a      	lsls	r2, r1
 80006ba:	4611      	mov	r1, r2
 80006bc:	4a0f      	ldr	r2, [pc, #60]	@ (80006fc <GPIO_Init+0x2e0>)
 80006be:	430b      	orrs	r3, r1
 80006c0:	6013      	str	r3, [r2, #0]

			}

//PullUp and PullDown

	if ((pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IN_PullUpDwn) ) {
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	795b      	ldrb	r3, [r3, #5]
 80006c6:	2b08      	cmp	r3, #8
 80006c8:	d113      	bne.n	80006f2 <GPIO_Init+0x2d6>
		uint16_t temp2 = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	81fb      	strh	r3, [r7, #14]
		temp2 = ((pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl)<< (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	79db      	ldrb	r3, [r3, #7]
 80006d2:	461a      	mov	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	791b      	ldrb	r3, [r3, #4]
 80006d8:	fa02 f303 	lsl.w	r3, r2, r3
 80006dc:	81fb      	strh	r3, [r7, #14]
		pGPIOHandle->pGPIOx->GPIO_ODR |= temp2;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	68d9      	ldr	r1, [r3, #12]
 80006e4:	89fa      	ldrh	r2, [r7, #14]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	430a      	orrs	r2, r1
 80006ec:	60da      	str	r2, [r3, #12]
		temp2 = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	81fb      	strh	r3, [r7, #14]

	}

}
 80006f2:	bf00      	nop
 80006f4:	3718      	adds	r7, #24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40010400 	.word	0x40010400

08000700 <USART_PeriClockControl>:

#include "stm32f103xx_usart_driver.h"
/*
 * Peripheral Clock setup
 */
void USART_PeriClockControl(USART_Reg_Def_t *pUSARTx, uint8_t EnorDi){
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	460b      	mov	r3, r1
 800070a:	70fb      	strb	r3, [r7, #3]
	if ( EnorDi == ENABLE)
 800070c:	78fb      	ldrb	r3, [r7, #3]
 800070e:	2b01      	cmp	r3, #1
 8000710:	d120      	bne.n	8000754 <USART_PeriClockControl+0x54>
	 {
	 	 if (pUSARTx == USART1)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4a22      	ldr	r2, [pc, #136]	@ (80007a0 <USART_PeriClockControl+0xa0>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d106      	bne.n	8000728 <USART_PeriClockControl+0x28>
	 	 {
	 		USART1_PCLK_EN();
 800071a:	4b22      	ldr	r3, [pc, #136]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 800071c:	699b      	ldr	r3, [r3, #24]
 800071e:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000724:	6193      	str	r3, [r2, #24]
			 	 {
			 		USART3_PCLK_DI();
			 	 }

	}
	}
 8000726:	e035      	b.n	8000794 <USART_PeriClockControl+0x94>
	 	 else if (pUSARTx == USART2)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a1f      	ldr	r2, [pc, #124]	@ (80007a8 <USART_PeriClockControl+0xa8>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d106      	bne.n	800073e <USART_PeriClockControl+0x3e>
	 		USART2_PCLK_EN();
 8000730:	4b1c      	ldr	r3, [pc, #112]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000732:	69db      	ldr	r3, [r3, #28]
 8000734:	4a1b      	ldr	r2, [pc, #108]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800073a:	61d3      	str	r3, [r2, #28]
	}
 800073c:	e02a      	b.n	8000794 <USART_PeriClockControl+0x94>
	 	 else if (pUSARTx == USART3)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4a1a      	ldr	r2, [pc, #104]	@ (80007ac <USART_PeriClockControl+0xac>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d126      	bne.n	8000794 <USART_PeriClockControl+0x94>
	 		USART3_PCLK_EN();
 8000746:	4b17      	ldr	r3, [pc, #92]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	4a16      	ldr	r2, [pc, #88]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 800074c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000750:	61d3      	str	r3, [r2, #28]
	}
 8000752:	e01f      	b.n	8000794 <USART_PeriClockControl+0x94>
			if (pUSARTx == USART1)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a12      	ldr	r2, [pc, #72]	@ (80007a0 <USART_PeriClockControl+0xa0>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d106      	bne.n	800076a <USART_PeriClockControl+0x6a>
			 		USART1_PCLK_DI();
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 800075e:	699b      	ldr	r3, [r3, #24]
 8000760:	4a10      	ldr	r2, [pc, #64]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000766:	6193      	str	r3, [r2, #24]
	}
 8000768:	e014      	b.n	8000794 <USART_PeriClockControl+0x94>
			 	 else if (pUSARTx == USART2)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4a0e      	ldr	r2, [pc, #56]	@ (80007a8 <USART_PeriClockControl+0xa8>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d106      	bne.n	8000780 <USART_PeriClockControl+0x80>
			 		USART2_PCLK_DI();
 8000772:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000774:	69db      	ldr	r3, [r3, #28]
 8000776:	4a0b      	ldr	r2, [pc, #44]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 8000778:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800077c:	61d3      	str	r3, [r2, #28]
	}
 800077e:	e009      	b.n	8000794 <USART_PeriClockControl+0x94>
			 	 else if (pUSARTx == USART3)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a0a      	ldr	r2, [pc, #40]	@ (80007ac <USART_PeriClockControl+0xac>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d105      	bne.n	8000794 <USART_PeriClockControl+0x94>
			 		USART3_PCLK_DI();
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 800078a:	69db      	ldr	r3, [r3, #28]
 800078c:	4a05      	ldr	r2, [pc, #20]	@ (80007a4 <USART_PeriClockControl+0xa4>)
 800078e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000792:	61d3      	str	r3, [r2, #28]
	}
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	40013800 	.word	0x40013800
 80007a4:	40021000 	.word	0x40021000
 80007a8:	40004400 	.word	0x40004400
 80007ac:	40004800 	.word	0x40004800

080007b0 <USART_Init>:

/*
 * Init and De-init
 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]

	uint32_t temp =0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]

	//PeriClock Enable
	USART_PeriClockControl(pUSARTHandle->pUSARTx,ENABLE);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2101      	movs	r1, #1
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff9c 	bl	8000700 <USART_PeriClockControl>
/******************************CR1 Reg**********************************************/
	//ModeConfig
	if(pUSARTHandle->USART_Config.USART_Mode ==  USART_MODE_ONLY_TX)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	791b      	ldrb	r3, [r3, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d104      	bne.n	80007da <USART_Init+0x2a>
	{
		temp |= (1<<USART_CR1_TX_EN);
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	f043 0308 	orr.w	r3, r3, #8
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	e010      	b.n	80007fc <USART_Init+0x4c>
	}
	else if (pUSARTHandle->USART_Config.USART_Mode ==  USART_MODE_ONLY_RX)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	791b      	ldrb	r3, [r3, #4]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d104      	bne.n	80007ec <USART_Init+0x3c>
	{
		temp |= (1<<USART_CR1_RX_EN);
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	e007      	b.n	80007fc <USART_Init+0x4c>
	}
	else if (pUSARTHandle->USART_Config.USART_Mode ==  USART_MODE_TXRX)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	d103      	bne.n	80007fc <USART_Init+0x4c>
	{
		temp |= ((1<<USART_CR1_TX_EN)|(1<<USART_CR1_RX_EN));
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	f043 030c 	orr.w	r3, r3, #12
 80007fa:	60fb      	str	r3, [r7, #12]

	}

	//WordLength
	temp |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	7b5b      	ldrb	r3, [r3, #13]
 8000800:	031b      	lsls	r3, r3, #12
 8000802:	68fa      	ldr	r2, [r7, #12]
 8000804:	4313      	orrs	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]

	//Parity Control

	if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN )
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	7b9b      	ldrb	r3, [r3, #14]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d104      	bne.n	800081a <USART_Init+0x6a>
	{
		temp |= (1<<USART_CR1_PCE);
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	e00b      	b.n	8000832 <USART_Init+0x82>
	}
	else if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN )
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	7b9b      	ldrb	r3, [r3, #14]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d107      	bne.n	8000832 <USART_Init+0x82>
	{
		temp |= (1<<USART_CR1_PCE);
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000828:	60fb      	str	r3, [r7, #12]
		temp |= (1<<USART_CR1_PS);
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000830:	60fb      	str	r3, [r7, #12]


	}
	pUSARTHandle->pUSARTx->USART_CR1 = temp ;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	60da      	str	r2, [r3, #12]

/****************************************CR2*************************************************/

	temp = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	60fb      	str	r3, [r7, #12]

	//Stop Bits
	temp |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP_BIT;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	7b1b      	ldrb	r3, [r3, #12]
 8000842:	031b      	lsls	r3, r3, #12
 8000844:	68fa      	ldr	r2, [r7, #12]
 8000846:	4313      	orrs	r3, r2
 8000848:	60fb      	str	r3, [r7, #12]

	pUSARTHandle->pUSARTx->USART_CR2 = temp ;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	68fa      	ldr	r2, [r7, #12]
 8000850:	611a      	str	r2, [r3, #16]

/**************************************CR3***************************************************/

	temp = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]

	if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	7bdb      	ldrb	r3, [r3, #15]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d104      	bne.n	8000868 <USART_Init+0xb8>
	{
			temp |= 1 << USART_CR3_CTSE;
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	e014      	b.n	8000892 <USART_Init+0xe2>
	}
	else if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7bdb      	ldrb	r3, [r3, #15]
 800086c:	2b02      	cmp	r3, #2
 800086e:	d104      	bne.n	800087a <USART_Init+0xca>
	{
			temp |= 1 << USART_CR3_RTSE;
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	e00b      	b.n	8000892 <USART_Init+0xe2>
	}
	else if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	7bdb      	ldrb	r3, [r3, #15]
 800087e:	2b03      	cmp	r3, #3
 8000880:	d107      	bne.n	8000892 <USART_Init+0xe2>
	{
		temp |= 1 << USART_CR3_CTSE;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000888:	60fb      	str	r3, [r7, #12]

		temp |= 1 << USART_CR3_RTSE;
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000890:	60fb      	str	r3, [r7, #12]
	}

	pUSARTHandle->pUSARTx->USART_CR3 = temp ;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	615a      	str	r2, [r3, #20]

	temp = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
//Baud Rate


	//USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_BaudRate);
	//temp = 8000000/(16*115200L);
	pUSARTHandle->pUSARTx->USART_BRR = 0x45 ;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2245      	movs	r2, #69	@ 0x45
 80008a4:	609a      	str	r2, [r3, #8]


}
 80008a6:	bf00      	nop
 80008a8:	3710      	adds	r7, #16
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <USART_SendData>:


	}

void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b086      	sub	sp, #24
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	60f8      	str	r0, [r7, #12]
 80008b6:	60b9      	str	r1, [r7, #8]
 80008b8:	607a      	str	r2, [r7, #4]
	//while(1) ;
*/

	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
 80008be:	e031      	b.n	8000924 <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_TXE_FLAG));
 80008c0:	bf00      	nop
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2180      	movs	r1, #128	@ 0x80
 80008c8:	4618      	mov	r0, r3
 80008ca:	f000 f859 	bl	8000980 <USART_GetFlagStatus>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d0f6      	beq.n	80008c2 <USART_SendData+0x14>

         //Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	7b5b      	ldrb	r3, [r3, #13]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d118      	bne.n	800090e <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->USART_DR = (*pdata & (uint16_t)0x01FF);
 80008e0:	693b      	ldr	r3, [r7, #16]
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	461a      	mov	r2, r3
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008ee:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	7b9b      	ldrb	r3, [r3, #14]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d106      	bne.n	8000906 <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	3301      	adds	r3, #1
 80008fc:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	3301      	adds	r3, #1
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	e00b      	b.n	800091e <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	3301      	adds	r3, #1
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	e007      	b.n	800091e <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->USART_DR = (*pTxBuffer  & (uint8_t)0xFF);
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	781a      	ldrb	r2, [r3, #0]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	3301      	adds	r3, #1
 800091c:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	3301      	adds	r3, #1
 8000922:	617b      	str	r3, [r7, #20]
 8000924:	697a      	ldr	r2, [r7, #20]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	429a      	cmp	r2, r3
 800092a:	d3c9      	bcc.n	80008c0 <USART_SendData+0x12>

		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_TC_FLAG));
 800092c:	bf00      	nop
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	2140      	movs	r1, #64	@ 0x40
 8000934:	4618      	mov	r0, r3
 8000936:	f000 f823 	bl	8000980 <USART_GetFlagStatus>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d0f6      	beq.n	800092e <USART_SendData+0x80>

}
 8000940:	bf00      	nop
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <USART_PeripheralControl>:

}


void USART_PeripheralControl(USART_Reg_Def_t *pUSARTx, uint8_t EnOrDi)
{
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
 8000952:	460b      	mov	r3, r1
 8000954:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 8000956:	78fb      	ldrb	r3, [r7, #3]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d106      	bne.n	800096a <USART_PeripheralControl+0x20>
	{
		pUSARTx->USART_CR1 |=(1<<USART_CR1_UE);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	60da      	str	r2, [r3, #12]
	else
	{
		pUSARTx->USART_CR1 &= ~(1<<USART_CR1_UE);
	}

}
 8000968:	e005      	b.n	8000976 <USART_PeripheralControl+0x2c>
		pUSARTx->USART_CR1 &= ~(1<<USART_CR1_UE);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68db      	ldr	r3, [r3, #12]
 800096e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	60da      	str	r2, [r3, #12]
}
 8000976:	bf00      	nop
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <USART_GetFlagStatus>:

uint8_t USART_GetFlagStatus(USART_Reg_Def_t *pUSARTx , uint32_t FlagName)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
		if (pUSARTx->USART_SR & FlagName)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	4013      	ands	r3, r2
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <USART_GetFlagStatus+0x1a>
		{
			return FlagSet;
 8000996:	2301      	movs	r3, #1
 8000998:	e000      	b.n	800099c <USART_GetFlagStatus+0x1c>
		}

		return FlagReset;
 800099a:	2300      	movs	r3, #0

}
 800099c:	4618      	mov	r0, r3
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr
	...

080009a8 <__libc_init_array>:
 80009a8:	b570      	push	{r4, r5, r6, lr}
 80009aa:	2600      	movs	r6, #0
 80009ac:	4d0c      	ldr	r5, [pc, #48]	@ (80009e0 <__libc_init_array+0x38>)
 80009ae:	4c0d      	ldr	r4, [pc, #52]	@ (80009e4 <__libc_init_array+0x3c>)
 80009b0:	1b64      	subs	r4, r4, r5
 80009b2:	10a4      	asrs	r4, r4, #2
 80009b4:	42a6      	cmp	r6, r4
 80009b6:	d109      	bne.n	80009cc <__libc_init_array+0x24>
 80009b8:	f000 f81a 	bl	80009f0 <_init>
 80009bc:	2600      	movs	r6, #0
 80009be:	4d0a      	ldr	r5, [pc, #40]	@ (80009e8 <__libc_init_array+0x40>)
 80009c0:	4c0a      	ldr	r4, [pc, #40]	@ (80009ec <__libc_init_array+0x44>)
 80009c2:	1b64      	subs	r4, r4, r5
 80009c4:	10a4      	asrs	r4, r4, #2
 80009c6:	42a6      	cmp	r6, r4
 80009c8:	d105      	bne.n	80009d6 <__libc_init_array+0x2e>
 80009ca:	bd70      	pop	{r4, r5, r6, pc}
 80009cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80009d0:	4798      	blx	r3
 80009d2:	3601      	adds	r6, #1
 80009d4:	e7ee      	b.n	80009b4 <__libc_init_array+0xc>
 80009d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80009da:	4798      	blx	r3
 80009dc:	3601      	adds	r6, #1
 80009de:	e7f2      	b.n	80009c6 <__libc_init_array+0x1e>
 80009e0:	08000a10 	.word	0x08000a10
 80009e4:	08000a10 	.word	0x08000a10
 80009e8:	08000a10 	.word	0x08000a10
 80009ec:	08000a14 	.word	0x08000a14

080009f0 <_init>:
 80009f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009f2:	bf00      	nop
 80009f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009f6:	bc08      	pop	{r3}
 80009f8:	469e      	mov	lr, r3
 80009fa:	4770      	bx	lr

080009fc <_fini>:
 80009fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009fe:	bf00      	nop
 8000a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a02:	bc08      	pop	{r3}
 8000a04:	469e      	mov	lr, r3
 8000a06:	4770      	bx	lr
