// Seed: 3445938168
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  logic id_3;
  assign id_2 = id_3;
  logic id_4;
  assign id_2 = id_3;
endmodule
