// Seed: 1739959170
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_4 = id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire _id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6,
      id_9
  );
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1;
  wire id_16;
  logic [id_13 : 1] id_17 = -1;
endmodule
