

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5'
================================================================
* Date:           Thu May 22 16:58:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   119817|   119817|  1.198 ms|  1.198 ms|  119814|  119814|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_96_4_VITIS_LOOP_96_5  |   119815|   119815|        14|          6|          1|  19968|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [lstm_hls/rnn.cpp:96]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [lstm_hls/rnn.cpp:96]   --->   Operation 18 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add3730 = alloca i32 1"   --->   Operation 20 'alloca' 'add3730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 0, i8 %r" [lstm_hls/rnn.cpp:96]   --->   Operation 22 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 0, i8 %c" [lstm_hls/rnn.cpp:96]   --->   Operation 23 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [lstm_hls/rnn.cpp:96]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%icmp_ln96 = icmp_eq  i15 %indvar_flatten_load, i15 19968" [lstm_hls/rnn.cpp:96]   --->   Operation 26 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%add_ln96_3 = add i15 %indvar_flatten_load, i15 1" [lstm_hls/rnn.cpp:96]   --->   Operation 27 'add' 'add_ln96_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc41, void %for.inc.i.preheader.exitStub" [lstm_hls/rnn.cpp:96]   --->   Operation 28 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [lstm_hls/rnn.cpp:96]   --->   Operation 29 'load' 'c_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_load = load i8 %r" [lstm_hls/rnn.cpp:96]   --->   Operation 30 'load' 'r_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln96 = add i8 %r_load, i8 1" [lstm_hls/rnn.cpp:96]   --->   Operation 31 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%icmp_ln96_1 = icmp_eq  i8 %c_load, i8 156" [lstm_hls/rnn.cpp:96]   --->   Operation 32 'icmp' 'icmp_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.24ns)   --->   "%select_ln96 = select i1 %icmp_ln96_1, i8 0, i8 %c_load" [lstm_hls/rnn.cpp:96]   --->   Operation 33 'select' 'select_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln96_1 = select i1 %icmp_ln96_1, i8 %add_ln96, i8 %r_load" [lstm_hls/rnn.cpp:96]   --->   Operation 34 'select' 'select_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.91ns)   --->   "%first_iter_0 = icmp_eq  i8 %select_ln96, i8 0" [lstm_hls/rnn.cpp:96]   --->   Operation 35 'icmp' 'first_iter_0' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %first_iter_0, void %for.inc38.split, void %for.first.iter.for.inc38" [lstm_hls/rnn.cpp:96]   --->   Operation 36 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln96 = store i15 %add_ln96_3, i15 %indvar_flatten" [lstm_hls/rnn.cpp:96]   --->   Operation 37 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_4_VITIS_LOOP_96_5_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19968, i64 19968, i64 19968"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %select_ln96_1" [lstm_hls/rnn.cpp:96]   --->   Operation 40 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln96_1_cast = zext i8 %select_ln96_1" [lstm_hls/rnn.cpp:96]   --->   Operation 41 'zext' 'select_ln96_1_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (4.35ns)   --->   "%mul_ln96 = mul i15 %select_ln96_1_cast, i15 156" [lstm_hls/rnn.cpp:96]   --->   Operation 42 'mul' 'mul_ln96' <Predicate = (!icmp_ln96)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%gate_f_addr = getelementptr i32 %gate_f, i64 0, i64 %zext_ln96" [lstm_hls/rnn.cpp:96]   --->   Operation 43 'getelementptr' 'gate_f_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%gate_f_load = load i7 %gate_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 44 'load' 'gate_f_load' <Predicate = (!icmp_ln96 & first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i8 %select_ln96" [lstm_hls/rnn.cpp:96]   --->   Operation 45 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i8 %select_ln96" [lstm_hls/rnn.cpp:96]   --->   Operation 46 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.94ns)   --->   "%add_ln96_2 = add i15 %mul_ln96, i15 %zext_ln96_2" [lstm_hls/rnn.cpp:96]   --->   Operation 47 'add' 'add_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %zext_ln96_1" [lstm_hls/rnn.cpp:96]   --->   Operation 48 'getelementptr' 'vec_i_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%vec_i_load = load i8 %vec_i_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 49 'load' 'vec_i_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln96_1 = add i8 %select_ln96, i8 1" [lstm_hls/rnn.cpp:96]   --->   Operation 50 'add' 'add_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%icmp_ln96_2 = icmp_eq  i8 %add_ln96_1, i8 156" [lstm_hls/rnn.cpp:96]   --->   Operation 51 'icmp' 'icmp_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96_2, void %new.latch.for.inc38.split, void %last.iter.for.inc38.split" [lstm_hls/rnn.cpp:96]   --->   Operation 52 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 %select_ln96_1, i8 %r" [lstm_hls/rnn.cpp:96]   --->   Operation 53 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 %add_ln96_1, i8 %c" [lstm_hls/rnn.cpp:96]   --->   Operation 54 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 55 [1/2] ( I:3.25ns O:3.25ns )   --->   "%gate_f_load = load i7 %gate_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 55 'load' 'gate_f_load' <Predicate = (!icmp_ln96 & first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i15 %add_ln96_2" [lstm_hls/rnn.cpp:96]   --->   Operation 56 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Weight0_f_addr = getelementptr i32 %Weight0_f, i64 0, i64 %zext_ln96_3" [lstm_hls/rnn.cpp:96]   --->   Operation 57 'getelementptr' 'Weight0_f_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%Weight0_f_load = load i15 %Weight0_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 58 'load' 'Weight0_f_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 19968> <ROM>
ST_3 : Operation 59 [1/2] ( I:3.25ns O:3.25ns )   --->   "%vec_i_load = load i8 %vec_i_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 59 'load' 'vec_i_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Weight0_f_load = load i15 %Weight0_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 60 'load' 'Weight0_f_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 19968> <ROM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 61 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 61 'fmul' 'mul1' <Predicate = (!icmp_ln96)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 62 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 62 'fmul' 'mul1' <Predicate = (!icmp_ln96)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 63 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 63 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %gate_f_load, i32 %add3730" [lstm_hls/rnn.cpp:96]   --->   Operation 64 'store' 'store_ln96' <Predicate = (first_iter_0)> <Delay = 1.58>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc38.split" [lstm_hls/rnn.cpp:96]   --->   Operation 65 'br' 'br_ln96' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_8 : Operation 66 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 66 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%add3730_load = load i32 %add3730" [lstm_hls/rnn.cpp:96]   --->   Operation 67 'load' 'add3730_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 68 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 69 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 70 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 70 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 71 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:96]   --->   Operation 72 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 74 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln96 = store i32 %add1, i7 %gate_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 74 'store' 'store_ln96' <Predicate = (icmp_ln96_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln96 = br void %new.latch.for.inc38.split" [lstm_hls/rnn.cpp:96]   --->   Operation 75 'br' 'br_ln96' <Predicate = (icmp_ln96_2)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %add1, i32 %add3730" [lstm_hls/rnn.cpp:96]   --->   Operation 76 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc38" [lstm_hls/rnn.cpp:96]   --->   Operation 77 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gate_f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ Weight0_f]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 011000000000000]
r                     (alloca           ) [ 011000000000000]
indvar_flatten        (alloca           ) [ 010000000000000]
add3730               (alloca           ) [ 011111111111111]
store_ln0             (store            ) [ 000000000000000]
store_ln96            (store            ) [ 000000000000000]
store_ln96            (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000]
icmp_ln96             (icmp             ) [ 011111111000000]
add_ln96_3            (add              ) [ 000000000000000]
br_ln96               (br               ) [ 000000000000000]
c_load                (load             ) [ 000000000000000]
r_load                (load             ) [ 000000000000000]
add_ln96              (add              ) [ 000000000000000]
icmp_ln96_1           (icmp             ) [ 000000000000000]
select_ln96           (select           ) [ 001000000000000]
select_ln96_1         (select           ) [ 001000000000000]
first_iter_0          (icmp             ) [ 011111111000000]
br_ln96               (br               ) [ 000000000000000]
store_ln96            (store            ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
zext_ln96             (zext             ) [ 000000000000000]
select_ln96_1_cast    (zext             ) [ 000000000000000]
mul_ln96              (mul              ) [ 000000000000000]
gate_f_addr           (getelementptr    ) [ 011111111111111]
zext_ln96_1           (zext             ) [ 000000000000000]
zext_ln96_2           (zext             ) [ 000000000000000]
add_ln96_2            (add              ) [ 000100000000000]
vec_i_addr            (getelementptr    ) [ 000100000000000]
add_ln96_1            (add              ) [ 000000000000000]
icmp_ln96_2           (icmp             ) [ 011111111111111]
br_ln96               (br               ) [ 000000000000000]
store_ln96            (store            ) [ 000000000000000]
store_ln96            (store            ) [ 000000000000000]
gate_f_load           (load             ) [ 011011111000000]
zext_ln96_3           (zext             ) [ 000000000000000]
Weight0_f_addr        (getelementptr    ) [ 000010000000000]
vec_i_load            (load             ) [ 011011111000000]
Weight0_f_load        (load             ) [ 011001111000000]
store_ln96            (store            ) [ 000000000000000]
br_ln96               (br               ) [ 000000000000000]
mul1                  (fmul             ) [ 010111100111110]
add3730_load          (load             ) [ 010011100011110]
specpipeline_ln96     (specpipeline     ) [ 000000000000000]
add1                  (fadd             ) [ 001000000000001]
store_ln96            (store            ) [ 000000000000000]
br_ln96               (br               ) [ 000000000000000]
store_ln96            (store            ) [ 000000000000000]
br_ln96               (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gate_f">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gate_f"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Weight0_f">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_96_4_VITIS_LOOP_96_5_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="c_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="r_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="add3730_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add3730/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="gate_f_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gate_f_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="12"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="7" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gate_f_load/2 store_ln96/14 "/>
</bind>
</comp>

<comp id="73" class="1004" name="vec_i_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_i_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_i_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Weight0_f_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="15" slack="0"/>
<pin id="90" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weight0_f_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Weight0_f_load/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="2"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="15" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln96_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln96_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln96_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="0"/>
<pin id="127" dir="0" index="1" bw="15" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln96_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_3/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="r_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln96_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln96_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln96_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln96_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="first_iter_0_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln96_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="15" slack="0"/>
<pin id="179" dir="0" index="1" bw="15" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln96_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln96_1_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln96_1_cast/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="mul_ln96_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln96/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln96_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln96_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln96_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln96_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln96_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln96_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="0" index="1" bw="8" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln96_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln96_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln96_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="5"/>
<pin id="234" dir="0" index="1" bw="32" slack="7"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add3730_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="8"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add3730_load/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln96_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="13"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/14 "/>
</bind>
</comp>

<comp id="244" class="1005" name="c_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="251" class="1005" name="r_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="0"/>
<pin id="260" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="265" class="1005" name="add3730_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="7"/>
<pin id="267" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add3730 "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln96_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="276" class="1005" name="select_ln96_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="283" class="1005" name="select_ln96_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="first_iter_0_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="294" class="1005" name="gate_f_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="gate_f_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="add_ln96_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="1"/>
<pin id="302" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96_2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="vec_i_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vec_i_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_ln96_2_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="12"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="gate_f_load_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="5"/>
<pin id="316" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gate_f_load "/>
</bind>
</comp>

<comp id="319" class="1005" name="Weight0_f_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="1"/>
<pin id="321" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="Weight0_f_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="vec_i_load_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vec_i_load "/>
</bind>
</comp>

<comp id="329" class="1005" name="Weight0_f_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Weight0_f_load "/>
</bind>
</comp>

<comp id="334" class="1005" name="mul1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="add3730_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3730_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="add1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="137" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="149" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="143" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="140" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="155" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="131" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="206"><net_src comp="189" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="247"><net_src comp="40" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="254"><net_src comp="44" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="261"><net_src comp="48" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="268"><net_src comp="52" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="275"><net_src comp="125" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="155" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="286"><net_src comp="163" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="293"><net_src comp="171" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="56" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="303"><net_src comp="202" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="308"><net_src comp="73" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="313"><net_src comp="213" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="63" pin="7"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="322"><net_src comp="86" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="327"><net_src comp="80" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="332"><net_src comp="93" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="337"><net_src comp="103" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="342"><net_src comp="236" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="347"><net_src comp="99" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gate_f | {14 }
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 : vec_i | {2 3 }
	Port: infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 : gate_f | {2 3 }
	Port: infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 : Weight0_f | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln96 : 1
		store_ln96 : 1
		indvar_flatten_load : 1
		icmp_ln96 : 2
		add_ln96_3 : 2
		br_ln96 : 3
		c_load : 1
		r_load : 1
		add_ln96 : 2
		icmp_ln96_1 : 2
		select_ln96 : 3
		select_ln96_1 : 3
		first_iter_0 : 4
		br_ln96 : 5
		store_ln96 : 3
	State 2
		mul_ln96 : 1
		gate_f_addr : 1
		gate_f_load : 2
		add_ln96_2 : 2
		vec_i_addr : 1
		vec_i_load : 2
		icmp_ln96_2 : 1
		br_ln96 : 2
		store_ln96 : 1
	State 3
		Weight0_f_addr : 1
		Weight0_f_load : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add1 : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_99         |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_103        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln96_3_fu_131     |    0    |    0    |    20   |
|    add   |      add_ln96_fu_143      |    0    |    0    |    15   |
|          |     add_ln96_2_fu_202     |    0    |    0    |    20   |
|          |     add_ln96_1_fu_208     |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln96_fu_125     |    0    |    0    |    20   |
|   icmp   |     icmp_ln96_1_fu_149    |    0    |    0    |    15   |
|          |    first_iter_0_fu_171    |    0    |    0    |    15   |
|          |     icmp_ln96_2_fu_213    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln96_fu_189      |    0    |    0    |    51   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln96_fu_155    |    0    |    0    |    8    |
|          |    select_ln96_1_fu_163   |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln96_fu_182     |    0    |    0    |    0    |
|          | select_ln96_1_cast_fu_186 |    0    |    0    |    0    |
|   zext   |     zext_ln96_1_fu_195    |    0    |    0    |    0    |
|          |     zext_ln96_2_fu_199    |    0    |    0    |    0    |
|          |     zext_ln96_3_fu_228    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   348   |   913   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|Weight0_f_addr_reg_319|   15   |
|Weight0_f_load_reg_329|   32   |
|     add1_reg_344     |   32   |
| add3730_load_reg_339 |   32   |
|    add3730_reg_265   |   32   |
|  add_ln96_2_reg_300  |   15   |
|       c_reg_244      |    8   |
| first_iter_0_reg_290 |    1   |
|  gate_f_addr_reg_294 |    7   |
|  gate_f_load_reg_314 |   32   |
|  icmp_ln96_2_reg_310 |    1   |
|   icmp_ln96_reg_272  |    1   |
|indvar_flatten_reg_258|   15   |
|     mul1_reg_334     |   32   |
|       r_reg_251      |    8   |
| select_ln96_1_reg_283|    8   |
|  select_ln96_reg_276 |    8   |
|  vec_i_addr_reg_305  |    8   |
|  vec_i_load_reg_324  |   32   |
+----------------------+--------+
|         Total        |   319  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_80 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_93 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_99    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   110  ||  6.352  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   913  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   36   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   667  |   949  |
+-----------+--------+--------+--------+--------+
