vsim -debugDB -voptargs=+acc -assertdebug -c testbench -do "log -r /*; run -all;" +UVM_TESTNAME=test_AnalysisPort
Reading pref.tcl

# 2022.4

# vsim -debugDB -voptargs="+acc" -assertdebug -c testbench -do "log -r /*; run -all;" "+UVM_TESTNAME=test_AnalysisPort" 
# Start time: 15:02:14 on Feb 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading /opt/intelFPGA_pro/23.1/questa_fse/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Running test: test_AnalysisPort
# UVM_INFO @ 0: reporter [RNTST] Running test test_AnalysisPort...
# UVM_INFO ../tb/AnalysisPort.sv(111) @ 0: uvm_test_top.analysis_environment [AnalysisEnv] Connecting producer's put_port to sender's put_export
# UVM_INFO ../tb/AnalysisPort.sv(113) @ 0: uvm_test_top.analysis_environment [AnalysisEnv] Connecting sender's analysis port to consumers
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------
# Name                    Type                   Size  Value
# ----------------------------------------------------------
# uvm_test_top            test_AnalysisPort      -     @466 
#   analysis_environment  AnalysisEnv            -     @473 
#     consumerA_inst      consumerA              -     @494 
#       m_analysis_imp    uvm_analysis_imp       -     @508 
#     consumerB_inst      consumerB              -     @501 
#       m_analysis_imp    uvm_analysis_imp       -     @516 
#     producer_inst       producer               -     @480 
#       m_put_port        uvm_blocking_put_port  -     @524 
#     sender_inst         sender                 -     @487 
#       m_analysis_port   uvm_analysis_port      -     @540 
#       m_put_export      uvm_blocking_put_imp   -     @532 
# ----------------------------------------------------------
# 
# UVM_INFO ../tb/AnalysisPort.sv(21) @ 0: uvm_test_top.analysis_environment.producer_inst [producer] Producing packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @548 
#   addr  integral  8     'h9d 
#   data  integral  8     'h1e 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(44) @ 0: uvm_test_top.analysis_environment.sender_inst [sender] Received packet from producer
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @548 
#   addr  integral  8     'h9d 
#   data  integral  8     'h1e 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(65) @ 0: uvm_test_top.analysis_environment.consumerA_inst [consumerA] Received data from sender
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @548 
#   addr  integral  8     'h9d 
#   data  integral  8     'h1e 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(84) @ 0: uvm_test_top.analysis_environment.consumerB_inst [consumerB] Received data from sender
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @548 
#   addr  integral  8     'h9d 
#   data  integral  8     'h1e 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(21) @ 0: uvm_test_top.analysis_environment.producer_inst [producer] Producing packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @552 
#   addr  integral  8     'h60 
#   data  integral  8     'hcc 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(44) @ 0: uvm_test_top.analysis_environment.sender_inst [sender] Received packet from producer
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @552 
#   addr  integral  8     'h60 
#   data  integral  8     'hcc 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(65) @ 0: uvm_test_top.analysis_environment.consumerA_inst [consumerA] Received data from sender
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @552 
#   addr  integral  8     'h60 
#   data  integral  8     'hcc 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(84) @ 0: uvm_test_top.analysis_environment.consumerB_inst [consumerB] Received data from sender
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @552 
#   addr  integral  8     'h60 
#   data  integral  8     'hcc 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(21) @ 0: uvm_test_top.analysis_environment.producer_inst [producer] Producing packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @556 
#   addr  integral  8     'hf7 
#   data  integral  8     'h1a 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(44) @ 0: uvm_test_top.analysis_environment.sender_inst [sender] Received packet from producer
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @556 
#   addr  integral  8     'hf7 
#   data  integral  8     'h1a 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(65) @ 0: uvm_test_top.analysis_environment.consumerA_inst [consumerA] Received data from sender
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @556 
#   addr  integral  8     'hf7 
#   data  integral  8     'h1a 
# -----------------------------
# UVM_INFO ../tb/AnalysisPort.sv(84) @ 0: uvm_test_top.analysis_environment.consumerB_inst [consumerB] Received data from sender
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @556 
#   addr  integral  8     'hf7 
#   data  integral  8     'h1a 
# -----------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AnalysisEnv]     2
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [consumerA]     3
# [consumerB]     3
# [producer]     3
# [sender]     3
# ** Note: $finish    : /opt/intelFPGA_pro/23.1/questa_fse/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 us  Iteration: 55  Instance: /testbench
# End time: 15:02:14 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
