<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-kirkwood › include › mach › kirkwood.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>kirkwood.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-kirkwood/include/mach/kirkwood.h</span>
<span class="cm"> *</span>
<span class="cm"> * Generic definitions for Marvell Kirkwood SoC flavors:</span>
<span class="cm"> *  88F6180, 88F6192 and 88F6281.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_KIRKWOOD_H</span>
<span class="cp">#define __ASM_ARCH_KIRKWOOD_H</span>

<span class="cm">/*</span>
<span class="cm"> * Marvell Kirkwood address maps.</span>
<span class="cm"> *</span>
<span class="cm"> * phys</span>
<span class="cm"> * e0000000	PCIe #0 Memory space</span>
<span class="cm"> * e8000000	PCIe #1 Memory space</span>
<span class="cm"> * f1000000	on-chip peripheral registers</span>
<span class="cm"> * f2000000	PCIe #0 I/O space</span>
<span class="cm"> * f3000000	PCIe #1 I/O space</span>
<span class="cm"> * f4000000	NAND controller address window</span>
<span class="cm"> * f5000000	Security Accelerator SRAM</span>
<span class="cm"> *</span>
<span class="cm"> * virt		phys		size</span>
<span class="cm"> * fed00000	f1000000	1M	on-chip peripheral registers</span>
<span class="cm"> * fee00000	f2000000	1M	PCIe #0 I/O space</span>
<span class="cm"> * fef00000	f3000000	1M	PCIe #1 I/O space</span>
<span class="cm"> */</span>

<span class="cp">#define KIRKWOOD_SRAM_PHYS_BASE		0xf5000000</span>
<span class="cp">#define KIRKWOOD_SRAM_SIZE		SZ_2K</span>

<span class="cp">#define KIRKWOOD_NAND_MEM_PHYS_BASE	0xf4000000</span>
<span class="cp">#define KIRKWOOD_NAND_MEM_SIZE		SZ_1K</span>

<span class="cp">#define KIRKWOOD_PCIE1_IO_PHYS_BASE	0xf3000000</span>
<span class="cp">#define KIRKWOOD_PCIE1_IO_VIRT_BASE	0xfef00000</span>
<span class="cp">#define KIRKWOOD_PCIE1_IO_BUS_BASE	0x00100000</span>
<span class="cp">#define KIRKWOOD_PCIE1_IO_SIZE		SZ_1M</span>

<span class="cp">#define KIRKWOOD_PCIE_IO_PHYS_BASE	0xf2000000</span>
<span class="cp">#define KIRKWOOD_PCIE_IO_VIRT_BASE	0xfee00000</span>
<span class="cp">#define KIRKWOOD_PCIE_IO_BUS_BASE	0x00000000</span>
<span class="cp">#define KIRKWOOD_PCIE_IO_SIZE		SZ_1M</span>

<span class="cp">#define KIRKWOOD_REGS_PHYS_BASE		0xf1000000</span>
<span class="cp">#define KIRKWOOD_REGS_VIRT_BASE		0xfed00000</span>
<span class="cp">#define KIRKWOOD_REGS_SIZE		SZ_1M</span>

<span class="cp">#define KIRKWOOD_PCIE_MEM_PHYS_BASE	0xe0000000</span>
<span class="cp">#define KIRKWOOD_PCIE_MEM_BUS_BASE	0xe0000000</span>
<span class="cp">#define KIRKWOOD_PCIE_MEM_SIZE		SZ_128M</span>

<span class="cp">#define KIRKWOOD_PCIE1_MEM_PHYS_BASE	0xe8000000</span>
<span class="cp">#define KIRKWOOD_PCIE1_MEM_BUS_BASE	0xe8000000</span>
<span class="cp">#define KIRKWOOD_PCIE1_MEM_SIZE		SZ_128M</span>

<span class="cm">/*</span>
<span class="cm"> * Register Map</span>
<span class="cm"> */</span>
<span class="cp">#define DDR_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0x00000)</span>
<span class="cp">#define  DDR_WINDOW_CPU_BASE	(DDR_VIRT_BASE | 0x1500)</span>
<span class="cp">#define DDR_OPERATION_BASE	(DDR_VIRT_BASE | 0x1418)</span>

<span class="cp">#define DEV_BUS_PHYS_BASE	(KIRKWOOD_REGS_PHYS_BASE | 0x10000)</span>
<span class="cp">#define DEV_BUS_VIRT_BASE	(KIRKWOOD_REGS_VIRT_BASE | 0x10000)</span>
<span class="cp">#define  SAMPLE_AT_RESET	(DEV_BUS_VIRT_BASE | 0x0030)</span>
<span class="cp">#define  DEVICE_ID		(DEV_BUS_VIRT_BASE | 0x0034)</span>
<span class="cp">#define  GPIO_LOW_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x0100)</span>
<span class="cp">#define  GPIO_HIGH_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x0140)</span>
<span class="cp">#define  RTC_PHYS_BASE		(DEV_BUS_PHYS_BASE | 0x0300)</span>
<span class="cp">#define  SPI_PHYS_BASE		(DEV_BUS_PHYS_BASE | 0x0600)</span>
<span class="cp">#define  I2C_PHYS_BASE		(DEV_BUS_PHYS_BASE | 0x1000)</span>
<span class="cp">#define  UART0_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x2000)</span>
<span class="cp">#define  UART0_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x2000)</span>
<span class="cp">#define  UART1_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x2100)</span>
<span class="cp">#define  UART1_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x2100)</span>

<span class="cp">#define BRIDGE_VIRT_BASE	(KIRKWOOD_REGS_VIRT_BASE | 0x20000)</span>
<span class="cp">#define BRIDGE_PHYS_BASE	(KIRKWOOD_REGS_PHYS_BASE | 0x20000)</span>

<span class="cp">#define CRYPTO_PHYS_BASE	(KIRKWOOD_REGS_PHYS_BASE | 0x30000)</span>

<span class="cp">#define PCIE_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0x40000)</span>
<span class="cp">#define PCIE_LINK_CTRL		(PCIE_VIRT_BASE | 0x70)</span>
<span class="cp">#define PCIE_STATUS		(PCIE_VIRT_BASE | 0x1a04)</span>
<span class="cp">#define PCIE1_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0x44000)</span>
<span class="cp">#define PCIE1_LINK_CTRL		(PCIE1_VIRT_BASE | 0x70)</span>
<span class="cp">#define PCIE1_STATUS		(PCIE1_VIRT_BASE | 0x1a04)</span>

<span class="cp">#define USB_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x50000)</span>

<span class="cp">#define XOR0_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x60800)</span>
<span class="cp">#define XOR0_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0x60800)</span>
<span class="cp">#define XOR1_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x60900)</span>
<span class="cp">#define XOR1_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0x60900)</span>
<span class="cp">#define XOR0_HIGH_PHYS_BASE	(KIRKWOOD_REGS_PHYS_BASE | 0x60A00)</span>
<span class="cp">#define XOR0_HIGH_VIRT_BASE	(KIRKWOOD_REGS_VIRT_BASE | 0x60A00)</span>
<span class="cp">#define XOR1_HIGH_PHYS_BASE	(KIRKWOOD_REGS_PHYS_BASE | 0x60B00)</span>
<span class="cp">#define XOR1_HIGH_VIRT_BASE	(KIRKWOOD_REGS_VIRT_BASE | 0x60B00)</span>

<span class="cp">#define GE00_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x70000)</span>
<span class="cp">#define GE01_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x74000)</span>

<span class="cp">#define SATA_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x80000)</span>
<span class="cp">#define SATA_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0x80000)</span>
<span class="cp">#define SATA0_IF_CTRL		(SATA_VIRT_BASE | 0x2050)</span>
<span class="cp">#define SATA0_PHY_MODE_2	(SATA_VIRT_BASE | 0x2330)</span>
<span class="cp">#define SATA1_IF_CTRL		(SATA_VIRT_BASE | 0x4050)</span>
<span class="cp">#define SATA1_PHY_MODE_2	(SATA_VIRT_BASE | 0x4330)</span>

<span class="cp">#define SDIO_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0x90000)</span>

<span class="cp">#define AUDIO_PHYS_BASE		(KIRKWOOD_REGS_PHYS_BASE | 0xA0000)</span>
<span class="cp">#define AUDIO_VIRT_BASE		(KIRKWOOD_REGS_VIRT_BASE | 0xA0000)</span>

<span class="cm">/*</span>
<span class="cm"> * Supported devices and revisions.</span>
<span class="cm"> */</span>
<span class="cp">#define MV88F6281_DEV_ID	0x6281</span>
<span class="cp">#define MV88F6281_REV_Z0	0</span>
<span class="cp">#define MV88F6281_REV_A0	2</span>
<span class="cp">#define MV88F6281_REV_A1	3</span>

<span class="cp">#define MV88F6192_DEV_ID	0x6192</span>
<span class="cp">#define MV88F6192_REV_Z0	0</span>
<span class="cp">#define MV88F6192_REV_A0	2</span>
<span class="cp">#define MV88F6192_REV_A1	3</span>

<span class="cp">#define MV88F6180_DEV_ID	0x6180</span>
<span class="cp">#define MV88F6180_REV_A0	2</span>
<span class="cp">#define MV88F6180_REV_A1	3</span>

<span class="cp">#define MV88F6282_DEV_ID	0x6282</span>
<span class="cp">#define MV88F6282_REV_A0	0</span>
<span class="cp">#define MV88F6282_REV_A1	1</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
