Warning (10268): Verilog HDL information at UART_TX.v(30): always construct contains both blocking and non-blocking assignments File: C:/Users/thiag/Desktop/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/UART_TX.v Line: 30
Info (10281): Verilog HDL Declaration information at reg_2bytes_UART_tx.v(9): object "byte_one" differs only in case from object "BYTE_ONE" in the same scope File: C:/Users/thiag/Desktop/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/reg_2bytes_UART_tx.v Line: 9
Info (10281): Verilog HDL Declaration information at reg_2bytes_UART_tx.v(10): object "byte_two" differs only in case from object "BYTE_TWO" in the same scope File: C:/Users/thiag/Desktop/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/reg_2bytes_UART_tx.v Line: 10
Warning (10268): Verilog HDL information at MEF_main.v(58): always construct contains both blocking and non-blocking assignments File: C:/Users/thiag/Desktop/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/MEF_main.v Line: 58
