ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB246:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   * @authors	    : Morgan McCandless, Rouen De La O
   7:Core/Src/main.c ****   ******************************************************************************
   8:Core/Src/main.c ****   * @attention
   9:Core/Src/main.c ****   *
  10:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/main.c ****   * All rights reserved.</center></h2>
  12:Core/Src/main.c ****   *
  13:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/main.c ****   *                             www.st.com/SLA0044
  17:Core/Src/main.c ****   *
  18:Core/Src/main.c ****   ******************************************************************************
  19:Core/Src/main.c ****   */
  20:Core/Src/main.c **** /* USER CODE END Header */
  21:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/main.c **** #include "main.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include <stdio.h>
  28:Core/Src/main.c **** #include <string.h>
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 2


  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  53:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart4;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** uint16_t audio;
  59:Core/Src/main.c **** float audio_volts;
  60:Core/Src/main.c **** uint16_t envelope;
  61:Core/Src/main.c **** float envelope_volts;
  62:Core/Src/main.c **** uint8_t audio_array[50];
  63:Core/Src/main.c **** uint8_t envelope_array[50];
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PV */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  68:Core/Src/main.c **** void SystemClock_Config(void);
  69:Core/Src/main.c **** static void MX_GPIO_Init(void);
  70:Core/Src/main.c **** static void MX_ADC1_Init(void);
  71:Core/Src/main.c **** static void MX_ADC2_Init(void);
  72:Core/Src/main.c **** static void MX_RTC_Init(void);
  73:Core/Src/main.c **** static void MX_TIM2_Init(void);
  74:Core/Src/main.c **** static void MX_UART4_Init(void);
  75:Core/Src/main.c **** static void MX_TIM3_Init(void);
  76:Core/Src/main.c **** void MX_USB_HOST_Process(void);
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* USER CODE END 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /**
  88:Core/Src/main.c ****   * @brief  The application entry point.
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 3


  89:Core/Src/main.c ****   * @retval int
  90:Core/Src/main.c ****   */
  91:Core/Src/main.c **** int main(void)
  92:Core/Src/main.c **** {
  93:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 100:Core/Src/main.c ****   HAL_Init();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Configure the system clock */
 107:Core/Src/main.c ****   SystemClock_Config();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Initialize all configured peripherals */
 114:Core/Src/main.c ****   MX_GPIO_Init();
 115:Core/Src/main.c ****   MX_ADC1_Init();
 116:Core/Src/main.c ****   MX_ADC2_Init();
 117:Core/Src/main.c ****   MX_RTC_Init();
 118:Core/Src/main.c ****   MX_USB_HOST_Init();
 119:Core/Src/main.c ****   MX_TIM2_Init();
 120:Core/Src/main.c ****   MX_UART4_Init();
 121:Core/Src/main.c ****   MX_TIM3_Init();
 122:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 123:Core/Src/main.c ****   int released = 0;
 124:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END 2 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Infinite loop */
 129:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 130:Core/Src/main.c ****   while (1)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     /* USER CODE END WHILE */
 133:Core/Src/main.c ****     MX_USB_HOST_Process();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 136:Core/Src/main.c ****     // Door sensor
 137:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && !released) {
 138:Core/Src/main.c **** 	    released = 1;
 139:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 140:Core/Src/main.c ****     } else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && released) {
 141:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 142:Core/Src/main.c **** 	    TIM2->CNT = 0;
 143:Core/Src/main.c **** 	    released = 0;
 144:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 145:Core/Src/main.c ****     }
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     // Sound Sensor
 148:Core/Src/main.c ****     if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) {
 149:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 150:Core/Src/main.c ****     }
 151:Core/Src/main.c ****     sprintf(envelope_array, "%d", envelope);
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief System Clock Configuration
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** void SystemClock_Config(void)
 162:Core/Src/main.c **** {
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 165:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 171:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 172:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 201:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 202:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 5


 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
 205:Core/Src/main.c ****   }
 206:Core/Src/main.c **** }
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** /**
 209:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 210:Core/Src/main.c ****   * @param None
 211:Core/Src/main.c ****   * @retval None
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c **** static void MX_ADC1_Init(void)
 214:Core/Src/main.c **** {
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 225:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c ****   hadc1.Instance = ADC1;
 228:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 229:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 230:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 231:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 232:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 233:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 234:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 235:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 236:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 237:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 238:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 239:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 244:Core/Src/main.c ****   */
 245:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_14;
 246:Core/Src/main.c ****   sConfig.Rank = 1;
 247:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 248:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 249:Core/Src/main.c ****   {
 250:Core/Src/main.c ****     Error_Handler();
 251:Core/Src/main.c ****   }
 252:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c **** }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** /**
 259:Core/Src/main.c ****   * @brief ADC2 Initialization Function
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 6


 260:Core/Src/main.c ****   * @param None
 261:Core/Src/main.c ****   * @retval None
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c **** static void MX_ADC2_Init(void)
 264:Core/Src/main.c **** {
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 275:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c ****   hadc2.Instance = ADC2;
 278:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 279:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 280:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 281:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 282:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 283:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 284:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 285:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 286:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 287:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 288:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 289:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****     Error_Handler();
 292:Core/Src/main.c ****   }
 293:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_15;
 296:Core/Src/main.c ****   sConfig.Rank = 1;
 297:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 298:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** /**
 309:Core/Src/main.c ****   * @brief RTC Initialization Function
 310:Core/Src/main.c ****   * @param None
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** static void MX_RTC_Init(void)
 314:Core/Src/main.c **** {
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 323:Core/Src/main.c ****   /** Initialize RTC Only
 324:Core/Src/main.c ****   */
 325:Core/Src/main.c ****   hrtc.Instance = RTC;
 326:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 327:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 328:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 329:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 330:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 331:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 332:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** }
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /**
 343:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 344:Core/Src/main.c ****   * @param None
 345:Core/Src/main.c ****   * @retval None
 346:Core/Src/main.c ****   */
 347:Core/Src/main.c **** static void MX_TIM2_Init(void)
 348:Core/Src/main.c **** {
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 355:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 360:Core/Src/main.c ****   htim2.Instance = TIM2;
 361:Core/Src/main.c ****   htim2.Init.Prescaler = 42000-1;
 362:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 363:Core/Src/main.c ****   htim2.Init.Period = 4000-1;
 364:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 365:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 366:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 367:Core/Src/main.c ****   {
 368:Core/Src/main.c ****     Error_Handler();
 369:Core/Src/main.c ****   }
 370:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 371:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 8


 374:Core/Src/main.c ****   }
 375:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 376:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 377:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /**
 388:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 389:Core/Src/main.c ****   * @param None
 390:Core/Src/main.c ****   * @retval None
 391:Core/Src/main.c ****   */
 392:Core/Src/main.c **** static void MX_TIM3_Init(void)
 393:Core/Src/main.c **** {
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 400:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 405:Core/Src/main.c ****   htim3.Instance = TIM3;
 406:Core/Src/main.c ****   htim3.Init.Prescaler = 42000-1;
 407:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 408:Core/Src/main.c ****   htim3.Init.Period = 2000-1;
 409:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 410:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 411:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 416:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 417:Core/Src/main.c ****   {
 418:Core/Src/main.c ****     Error_Handler();
 419:Core/Src/main.c ****   }
 420:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 421:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 422:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c **** }
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c **** /**
 433:Core/Src/main.c ****   * @brief UART4 Initialization Function
 434:Core/Src/main.c ****   * @param None
 435:Core/Src/main.c ****   * @retval None
 436:Core/Src/main.c ****   */
 437:Core/Src/main.c **** static void MX_UART4_Init(void)
 438:Core/Src/main.c **** {
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 447:Core/Src/main.c ****   huart4.Instance = UART4;
 448:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 449:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 450:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 451:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 452:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 453:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 454:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 455:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 456:Core/Src/main.c ****   {
 457:Core/Src/main.c ****     Error_Handler();
 458:Core/Src/main.c ****   }
 459:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** }
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** /**
 466:Core/Src/main.c ****   * @brief GPIO Initialization Function
 467:Core/Src/main.c ****   * @param None
 468:Core/Src/main.c ****   * @retval None
 469:Core/Src/main.c ****   */
 470:Core/Src/main.c **** static void MX_GPIO_Init(void)
 471:Core/Src/main.c **** {
  28              		.loc 1 471 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8CB0     		sub	sp, sp, #48
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 10


  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 80
 472:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 472 3 view .LVU1
  47              		.loc 1 472 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 475:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 475 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 475 3 view .LVU4
  57 0012 0194     		str	r4, [sp, #4]
  58              		.loc 1 475 3 view .LVU5
  59 0014 664B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F01002 		orr	r2, r2, #16
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 475 3 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F01002 		and	r2, r2, #16
  66 0024 0192     		str	r2, [sp, #4]
  67              		.loc 1 475 3 view .LVU7
  68 0026 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
  70              		.loc 1 475 3 view .LVU8
 476:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 476 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 476 3 view .LVU10
  74 0028 0294     		str	r4, [sp, #8]
  75              		.loc 1 476 3 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F00402 		orr	r2, r2, #4
  78 0030 1A63     		str	r2, [r3, #48]
  79              		.loc 1 476 3 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F00402 		and	r2, r2, #4
  82 0038 0292     		str	r2, [sp, #8]
  83              		.loc 1 476 3 view .LVU13
  84 003a 029A     		ldr	r2, [sp, #8]
  85              	.LBE5:
  86              		.loc 1 476 3 view .LVU14
 477:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  87              		.loc 1 477 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 477 3 view .LVU16
  90 003c 0394     		str	r4, [sp, #12]
  91              		.loc 1 477 3 view .LVU17
  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F08002 		orr	r2, r2, #128
  94 0044 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 11


  95              		.loc 1 477 3 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F08002 		and	r2, r2, #128
  98 004c 0392     		str	r2, [sp, #12]
  99              		.loc 1 477 3 view .LVU19
 100 004e 039A     		ldr	r2, [sp, #12]
 101              	.LBE6:
 102              		.loc 1 477 3 view .LVU20
 478:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 103              		.loc 1 478 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 478 3 view .LVU22
 106 0050 0494     		str	r4, [sp, #16]
 107              		.loc 1 478 3 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00102 		orr	r2, r2, #1
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 478 3 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00102 		and	r2, r2, #1
 114 0060 0492     		str	r2, [sp, #16]
 115              		.loc 1 478 3 view .LVU25
 116 0062 049A     		ldr	r2, [sp, #16]
 117              	.LBE7:
 118              		.loc 1 478 3 view .LVU26
 479:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 119              		.loc 1 479 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 479 3 view .LVU28
 122 0064 0594     		str	r4, [sp, #20]
 123              		.loc 1 479 3 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F00202 		orr	r2, r2, #2
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 479 3 view .LVU30
 128 006e 1A6B     		ldr	r2, [r3, #48]
 129 0070 02F00202 		and	r2, r2, #2
 130 0074 0592     		str	r2, [sp, #20]
 131              		.loc 1 479 3 view .LVU31
 132 0076 059A     		ldr	r2, [sp, #20]
 133              	.LBE8:
 134              		.loc 1 479 3 view .LVU32
 480:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 135              		.loc 1 480 3 view .LVU33
 136              	.LBB9:
 137              		.loc 1 480 3 view .LVU34
 138 0078 0694     		str	r4, [sp, #24]
 139              		.loc 1 480 3 view .LVU35
 140 007a 1A6B     		ldr	r2, [r3, #48]
 141 007c 42F00802 		orr	r2, r2, #8
 142 0080 1A63     		str	r2, [r3, #48]
 143              		.loc 1 480 3 view .LVU36
 144 0082 1B6B     		ldr	r3, [r3, #48]
 145 0084 03F00803 		and	r3, r3, #8
 146 0088 0693     		str	r3, [sp, #24]
 147              		.loc 1 480 3 view .LVU37
 148 008a 069B     		ldr	r3, [sp, #24]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 12


 149              	.LBE9:
 150              		.loc 1 480 3 view .LVU38
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 483:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 151              		.loc 1 483 3 view .LVU39
 152 008c DFF82CA1 		ldr	r10, .L3+12
 153 0090 2246     		mov	r2, r4
 154 0092 0821     		movs	r1, #8
 155 0094 5046     		mov	r0, r10
 156 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL0:
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 486:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 158              		.loc 1 486 3 view .LVU40
 159 009a DFF82481 		ldr	r8, .L3+16
 160 009e 0122     		movs	r2, #1
 161 00a0 1146     		mov	r1, r2
 162 00a2 4046     		mov	r0, r8
 163 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL1:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 489:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 165              		.loc 1 489 3 view .LVU41
 166 00a8 DFF81891 		ldr	r9, .L3+20
 167 00ac 2246     		mov	r2, r4
 168 00ae 0221     		movs	r1, #2
 169 00b0 4846     		mov	r0, r9
 170 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 171              	.LVL2:
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 492:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 172              		.loc 1 492 3 view .LVU42
 173 00b6 3F4F     		ldr	r7, .L3+4
 174 00b8 2246     		mov	r2, r4
 175 00ba 0221     		movs	r1, #2
 176 00bc 3846     		mov	r0, r7
 177 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL3:
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 495:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 179              		.loc 1 495 3 view .LVU43
 180 00c2 3D4E     		ldr	r6, .L3+8
 181 00c4 2246     		mov	r2, r4
 182 00c6 4FF21001 		movw	r1, #61456
 183 00ca 3046     		mov	r0, r6
 184 00cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 185              	.LVL4:
 496:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 499:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 186              		.loc 1 499 3 view .LVU44
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 13


 187              		.loc 1 499 23 is_stmt 0 view .LVU45
 188 00d0 0823     		movs	r3, #8
 189 00d2 0793     		str	r3, [sp, #28]
 500:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 190              		.loc 1 500 3 is_stmt 1 view .LVU46
 191              		.loc 1 500 24 is_stmt 0 view .LVU47
 192 00d4 0125     		movs	r5, #1
 193 00d6 0895     		str	r5, [sp, #32]
 501:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 501 3 is_stmt 1 view .LVU48
 195              		.loc 1 501 24 is_stmt 0 view .LVU49
 196 00d8 0994     		str	r4, [sp, #36]
 502:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197              		.loc 1 502 3 is_stmt 1 view .LVU50
 198              		.loc 1 502 25 is_stmt 0 view .LVU51
 199 00da 0A94     		str	r4, [sp, #40]
 503:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 200              		.loc 1 503 3 is_stmt 1 view .LVU52
 201 00dc 07A9     		add	r1, sp, #28
 202 00de 5046     		mov	r0, r10
 203 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL5:
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 506:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 205              		.loc 1 506 3 view .LVU53
 206              		.loc 1 506 23 is_stmt 0 view .LVU54
 207 00e4 0795     		str	r5, [sp, #28]
 507:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 208              		.loc 1 507 3 is_stmt 1 view .LVU55
 209              		.loc 1 507 24 is_stmt 0 view .LVU56
 210 00e6 0895     		str	r5, [sp, #32]
 508:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 508 3 is_stmt 1 view .LVU57
 212              		.loc 1 508 24 is_stmt 0 view .LVU58
 213 00e8 0994     		str	r4, [sp, #36]
 509:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214              		.loc 1 509 3 is_stmt 1 view .LVU59
 215              		.loc 1 509 25 is_stmt 0 view .LVU60
 216 00ea 0A94     		str	r4, [sp, #40]
 510:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 217              		.loc 1 510 3 is_stmt 1 view .LVU61
 218 00ec 07A9     		add	r1, sp, #28
 219 00ee 4046     		mov	r0, r8
 220 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 513:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 222              		.loc 1 513 3 view .LVU62
 223              		.loc 1 513 23 is_stmt 0 view .LVU63
 224 00f4 4FF00208 		mov	r8, #2
 225 00f8 CDF81C80 		str	r8, [sp, #28]
 514:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 226              		.loc 1 514 3 is_stmt 1 view .LVU64
 227              		.loc 1 514 24 is_stmt 0 view .LVU65
 228 00fc 0895     		str	r5, [sp, #32]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 14


 515:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 515 3 is_stmt 1 view .LVU66
 230              		.loc 1 515 24 is_stmt 0 view .LVU67
 231 00fe 0994     		str	r4, [sp, #36]
 516:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 516 3 is_stmt 1 view .LVU68
 233              		.loc 1 516 25 is_stmt 0 view .LVU69
 234 0100 0A94     		str	r4, [sp, #40]
 517:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 235              		.loc 1 517 3 is_stmt 1 view .LVU70
 236 0102 07A9     		add	r1, sp, #28
 237 0104 4846     		mov	r0, r9
 238 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL7:
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /*Configure GPIO pin : PA2 */
 520:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 240              		.loc 1 520 3 view .LVU71
 241              		.loc 1 520 23 is_stmt 0 view .LVU72
 242 010a 4FF0040A 		mov	r10, #4
 243 010e CDF81CA0 		str	r10, [sp, #28]
 521:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 244              		.loc 1 521 3 is_stmt 1 view .LVU73
 245              		.loc 1 521 24 is_stmt 0 view .LVU74
 246 0112 0894     		str	r4, [sp, #32]
 522:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 522 3 is_stmt 1 view .LVU75
 248              		.loc 1 522 24 is_stmt 0 view .LVU76
 249 0114 0994     		str	r4, [sp, #36]
 523:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 250              		.loc 1 523 3 is_stmt 1 view .LVU77
 251 0116 07A9     		add	r1, sp, #28
 252 0118 4846     		mov	r0, r9
 253 011a FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL8:
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /*Configure GPIO pin : PB0 */
 526:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 255              		.loc 1 526 3 view .LVU78
 256              		.loc 1 526 23 is_stmt 0 view .LVU79
 257 011e 0795     		str	r5, [sp, #28]
 527:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 258              		.loc 1 527 3 is_stmt 1 view .LVU80
 259              		.loc 1 527 24 is_stmt 0 view .LVU81
 260 0120 DFF8A490 		ldr	r9, .L3+24
 261 0124 CDF82090 		str	r9, [sp, #32]
 528:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 528 3 is_stmt 1 view .LVU82
 263              		.loc 1 528 24 is_stmt 0 view .LVU83
 264 0128 0994     		str	r4, [sp, #36]
 529:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 265              		.loc 1 529 3 is_stmt 1 view .LVU84
 266 012a 07A9     		add	r1, sp, #28
 267 012c 3846     		mov	r0, r7
 268 012e FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL9:
 530:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 15


 531:Core/Src/main.c ****   /*Configure GPIO pin : PB1 */
 532:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 270              		.loc 1 532 3 view .LVU85
 271              		.loc 1 532 23 is_stmt 0 view .LVU86
 272 0132 CDF81C80 		str	r8, [sp, #28]
 533:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 273              		.loc 1 533 3 is_stmt 1 view .LVU87
 274              		.loc 1 533 24 is_stmt 0 view .LVU88
 275 0136 0895     		str	r5, [sp, #32]
 534:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 534 3 is_stmt 1 view .LVU89
 277              		.loc 1 534 24 is_stmt 0 view .LVU90
 278 0138 0994     		str	r4, [sp, #36]
 535:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 279              		.loc 1 535 3 is_stmt 1 view .LVU91
 280              		.loc 1 535 25 is_stmt 0 view .LVU92
 281 013a 0A94     		str	r4, [sp, #40]
 536:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 282              		.loc 1 536 3 is_stmt 1 view .LVU93
 283 013c 07A9     		add	r1, sp, #28
 284 013e 3846     		mov	r0, r7
 285 0140 FFF7FEFF 		bl	HAL_GPIO_Init
 286              	.LVL10:
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 539:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 287              		.loc 1 539 3 view .LVU94
 288              		.loc 1 539 23 is_stmt 0 view .LVU95
 289 0144 CDF81CA0 		str	r10, [sp, #28]
 540:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 290              		.loc 1 540 3 is_stmt 1 view .LVU96
 291              		.loc 1 540 24 is_stmt 0 view .LVU97
 292 0148 0894     		str	r4, [sp, #32]
 541:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 541 3 is_stmt 1 view .LVU98
 294              		.loc 1 541 24 is_stmt 0 view .LVU99
 295 014a 0994     		str	r4, [sp, #36]
 542:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 296              		.loc 1 542 3 is_stmt 1 view .LVU100
 297 014c 07A9     		add	r1, sp, #28
 298 014e 3846     		mov	r0, r7
 299 0150 FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL11:
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
 545:Core/Src/main.c ****                            Audio_RST_Pin */
 546:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 301              		.loc 1 546 3 view .LVU101
 302              		.loc 1 546 23 is_stmt 0 view .LVU102
 303 0154 4FF21003 		movw	r3, #61456
 304 0158 0793     		str	r3, [sp, #28]
 547:Core/Src/main.c ****                           |Audio_RST_Pin;
 548:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 305              		.loc 1 548 3 is_stmt 1 view .LVU103
 306              		.loc 1 548 24 is_stmt 0 view .LVU104
 307 015a 0895     		str	r5, [sp, #32]
 549:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 16


 308              		.loc 1 549 3 is_stmt 1 view .LVU105
 309              		.loc 1 549 24 is_stmt 0 view .LVU106
 310 015c 0994     		str	r4, [sp, #36]
 550:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311              		.loc 1 550 3 is_stmt 1 view .LVU107
 312              		.loc 1 550 25 is_stmt 0 view .LVU108
 313 015e 0A94     		str	r4, [sp, #40]
 551:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 314              		.loc 1 551 3 is_stmt 1 view .LVU109
 315 0160 07A9     		add	r1, sp, #28
 316 0162 3046     		mov	r0, r6
 317 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 318              	.LVL12:
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /*Configure GPIO pin : PD1 */
 554:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 319              		.loc 1 554 3 view .LVU110
 320              		.loc 1 554 23 is_stmt 0 view .LVU111
 321 0168 CDF81C80 		str	r8, [sp, #28]
 555:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 322              		.loc 1 555 3 is_stmt 1 view .LVU112
 323              		.loc 1 555 24 is_stmt 0 view .LVU113
 324 016c CDF82090 		str	r9, [sp, #32]
 556:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 325              		.loc 1 556 3 is_stmt 1 view .LVU114
 326              		.loc 1 556 24 is_stmt 0 view .LVU115
 327 0170 0994     		str	r4, [sp, #36]
 557:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 328              		.loc 1 557 3 is_stmt 1 view .LVU116
 329 0172 07A9     		add	r1, sp, #28
 330 0174 3046     		mov	r0, r6
 331 0176 FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL13:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 560:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 333              		.loc 1 560 3 view .LVU117
 334              		.loc 1 560 23 is_stmt 0 view .LVU118
 335 017a 2023     		movs	r3, #32
 336 017c 0793     		str	r3, [sp, #28]
 561:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 337              		.loc 1 561 3 is_stmt 1 view .LVU119
 338              		.loc 1 561 24 is_stmt 0 view .LVU120
 339 017e 0894     		str	r4, [sp, #32]
 562:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 340              		.loc 1 562 3 is_stmt 1 view .LVU121
 341              		.loc 1 562 24 is_stmt 0 view .LVU122
 342 0180 0994     		str	r4, [sp, #36]
 563:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 343              		.loc 1 563 3 is_stmt 1 view .LVU123
 344 0182 07A9     		add	r1, sp, #28
 345 0184 3046     		mov	r0, r6
 346 0186 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL14:
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* EXTI interrupt init*/
 566:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 17


 348              		.loc 1 566 3 view .LVU124
 349 018a 2246     		mov	r2, r4
 350 018c 2146     		mov	r1, r4
 351 018e 0620     		movs	r0, #6
 352 0190 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 353              	.LVL15:
 567:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 354              		.loc 1 567 3 view .LVU125
 355 0194 0620     		movs	r0, #6
 356 0196 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 357              	.LVL16:
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 358              		.loc 1 569 3 view .LVU126
 359 019a 2246     		mov	r2, r4
 360 019c 2146     		mov	r1, r4
 361 019e 0720     		movs	r0, #7
 362 01a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 363              	.LVL17:
 570:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 364              		.loc 1 570 3 view .LVU127
 365 01a4 0720     		movs	r0, #7
 366 01a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 367              	.LVL18:
 571:Core/Src/main.c **** 
 572:Core/Src/main.c **** }
 368              		.loc 1 572 1 is_stmt 0 view .LVU128
 369 01aa 0CB0     		add	sp, sp, #48
 370              	.LCFI2:
 371              		.cfi_def_cfa_offset 32
 372              		@ sp needed
 373 01ac BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 374              	.L4:
 375              		.align	2
 376              	.L3:
 377 01b0 00380240 		.word	1073887232
 378 01b4 00040240 		.word	1073873920
 379 01b8 000C0240 		.word	1073875968
 380 01bc 00100240 		.word	1073876992
 381 01c0 00080240 		.word	1073874944
 382 01c4 00000240 		.word	1073872896
 383 01c8 00001110 		.word	269549568
 384              		.cfi_endproc
 385              	.LFE246:
 387              		.section	.text.Error_Handler,"ax",%progbits
 388              		.align	1
 389              		.global	Error_Handler
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu fpv4-sp-d16
 395              	Error_Handler:
 396              	.LFB247:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 18


 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
 579:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 580:Core/Src/main.c ****   * @retval None
 581:Core/Src/main.c ****   */
 582:Core/Src/main.c **** void Error_Handler(void)
 583:Core/Src/main.c **** {
 397              		.loc 1 583 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ Volatile: function does not return.
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 584:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 585:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 586:Core/Src/main.c ****   __disable_irq();
 403              		.loc 1 586 3 view .LVU130
 404              	.LBB10:
 405              	.LBI10:
 406              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 19


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 20


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 407              		.loc 2 140 27 view .LVU131
 408              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 409              		.loc 2 142 3 view .LVU132
 410              		.syntax unified
 411              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 412 0000 72B6     		cpsid i
 413              	@ 0 "" 2
 414              		.thumb
 415              		.syntax unified
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 21


 416              	.L6:
 417              	.LBE11:
 418              	.LBE10:
 587:Core/Src/main.c ****   while (1)
 419              		.loc 1 587 3 discriminator 1 view .LVU133
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****   }
 420              		.loc 1 589 3 discriminator 1 view .LVU134
 587:Core/Src/main.c ****   while (1)
 421              		.loc 1 587 9 discriminator 1 view .LVU135
 422 0002 FEE7     		b	.L6
 423              		.cfi_endproc
 424              	.LFE247:
 426              		.section	.text.MX_ADC1_Init,"ax",%progbits
 427              		.align	1
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	MX_ADC1_Init:
 434              	.LFB240:
 214:Core/Src/main.c **** 
 435              		.loc 1 214 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 16
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439 0000 00B5     		push	{lr}
 440              	.LCFI3:
 441              		.cfi_def_cfa_offset 4
 442              		.cfi_offset 14, -4
 443 0002 85B0     		sub	sp, sp, #20
 444              	.LCFI4:
 445              		.cfi_def_cfa_offset 24
 220:Core/Src/main.c **** 
 446              		.loc 1 220 3 view .LVU137
 220:Core/Src/main.c **** 
 447              		.loc 1 220 26 is_stmt 0 view .LVU138
 448 0004 0023     		movs	r3, #0
 449 0006 0093     		str	r3, [sp]
 450 0008 0193     		str	r3, [sp, #4]
 451 000a 0293     		str	r3, [sp, #8]
 452 000c 0393     		str	r3, [sp, #12]
 227:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 453              		.loc 1 227 3 is_stmt 1 view .LVU139
 227:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 454              		.loc 1 227 18 is_stmt 0 view .LVU140
 455 000e 1448     		ldr	r0, .L13
 456 0010 144A     		ldr	r2, .L13+4
 457 0012 0260     		str	r2, [r0]
 228:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 458              		.loc 1 228 3 is_stmt 1 view .LVU141
 228:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 459              		.loc 1 228 29 is_stmt 0 view .LVU142
 460 0014 4FF48032 		mov	r2, #65536
 461 0018 4260     		str	r2, [r0, #4]
 229:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 462              		.loc 1 229 3 is_stmt 1 view .LVU143
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 22


 229:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 463              		.loc 1 229 25 is_stmt 0 view .LVU144
 464 001a 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 465              		.loc 1 230 3 is_stmt 1 view .LVU145
 230:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 466              		.loc 1 230 27 is_stmt 0 view .LVU146
 467 001c 0361     		str	r3, [r0, #16]
 231:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 468              		.loc 1 231 3 is_stmt 1 view .LVU147
 231:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 469              		.loc 1 231 33 is_stmt 0 view .LVU148
 470 001e 0376     		strb	r3, [r0, #24]
 232:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 471              		.loc 1 232 3 is_stmt 1 view .LVU149
 232:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 472              		.loc 1 232 36 is_stmt 0 view .LVU150
 473 0020 80F82030 		strb	r3, [r0, #32]
 233:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 474              		.loc 1 233 3 is_stmt 1 view .LVU151
 233:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 475              		.loc 1 233 35 is_stmt 0 view .LVU152
 476 0024 C362     		str	r3, [r0, #44]
 234:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 477              		.loc 1 234 3 is_stmt 1 view .LVU153
 234:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 478              		.loc 1 234 31 is_stmt 0 view .LVU154
 479 0026 104A     		ldr	r2, .L13+8
 480 0028 8262     		str	r2, [r0, #40]
 235:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 481              		.loc 1 235 3 is_stmt 1 view .LVU155
 235:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 482              		.loc 1 235 24 is_stmt 0 view .LVU156
 483 002a C360     		str	r3, [r0, #12]
 236:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 484              		.loc 1 236 3 is_stmt 1 view .LVU157
 236:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 485              		.loc 1 236 30 is_stmt 0 view .LVU158
 486 002c 0122     		movs	r2, #1
 487 002e C261     		str	r2, [r0, #28]
 237:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 488              		.loc 1 237 3 is_stmt 1 view .LVU159
 237:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 489              		.loc 1 237 36 is_stmt 0 view .LVU160
 490 0030 80F83030 		strb	r3, [r0, #48]
 238:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 491              		.loc 1 238 3 is_stmt 1 view .LVU161
 238:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 492              		.loc 1 238 27 is_stmt 0 view .LVU162
 493 0034 4261     		str	r2, [r0, #20]
 239:Core/Src/main.c ****   {
 494              		.loc 1 239 3 is_stmt 1 view .LVU163
 239:Core/Src/main.c ****   {
 495              		.loc 1 239 7 is_stmt 0 view .LVU164
 496 0036 FFF7FEFF 		bl	HAL_ADC_Init
 497              	.LVL19:
 239:Core/Src/main.c ****   {
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 23


 498              		.loc 1 239 6 view .LVU165
 499 003a 68B9     		cbnz	r0, .L11
 245:Core/Src/main.c ****   sConfig.Rank = 1;
 500              		.loc 1 245 3 is_stmt 1 view .LVU166
 245:Core/Src/main.c ****   sConfig.Rank = 1;
 501              		.loc 1 245 19 is_stmt 0 view .LVU167
 502 003c 0E23     		movs	r3, #14
 503 003e 0093     		str	r3, [sp]
 246:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 504              		.loc 1 246 3 is_stmt 1 view .LVU168
 246:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 505              		.loc 1 246 16 is_stmt 0 view .LVU169
 506 0040 0123     		movs	r3, #1
 507 0042 0193     		str	r3, [sp, #4]
 247:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 508              		.loc 1 247 3 is_stmt 1 view .LVU170
 247:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 509              		.loc 1 247 24 is_stmt 0 view .LVU171
 510 0044 0023     		movs	r3, #0
 511 0046 0293     		str	r3, [sp, #8]
 248:Core/Src/main.c ****   {
 512              		.loc 1 248 3 is_stmt 1 view .LVU172
 248:Core/Src/main.c ****   {
 513              		.loc 1 248 7 is_stmt 0 view .LVU173
 514 0048 6946     		mov	r1, sp
 515 004a 0548     		ldr	r0, .L13
 516 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 517              	.LVL20:
 248:Core/Src/main.c ****   {
 518              		.loc 1 248 6 view .LVU174
 519 0050 20B9     		cbnz	r0, .L12
 256:Core/Src/main.c **** 
 520              		.loc 1 256 1 view .LVU175
 521 0052 05B0     		add	sp, sp, #20
 522              	.LCFI5:
 523              		.cfi_remember_state
 524              		.cfi_def_cfa_offset 4
 525              		@ sp needed
 526 0054 5DF804FB 		ldr	pc, [sp], #4
 527              	.L11:
 528              	.LCFI6:
 529              		.cfi_restore_state
 241:Core/Src/main.c ****   }
 530              		.loc 1 241 5 is_stmt 1 view .LVU176
 531 0058 FFF7FEFF 		bl	Error_Handler
 532              	.LVL21:
 533              	.L12:
 250:Core/Src/main.c ****   }
 534              		.loc 1 250 5 view .LVU177
 535 005c FFF7FEFF 		bl	Error_Handler
 536              	.LVL22:
 537              	.L14:
 538              		.align	2
 539              	.L13:
 540 0060 00000000 		.word	.LANCHOR0
 541 0064 00200140 		.word	1073815552
 542 0068 0100000F 		.word	251658241
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 24


 543              		.cfi_endproc
 544              	.LFE240:
 546              		.section	.text.MX_ADC2_Init,"ax",%progbits
 547              		.align	1
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu fpv4-sp-d16
 553              	MX_ADC2_Init:
 554              	.LFB241:
 264:Core/Src/main.c **** 
 555              		.loc 1 264 1 view -0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 16
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559 0000 00B5     		push	{lr}
 560              	.LCFI7:
 561              		.cfi_def_cfa_offset 4
 562              		.cfi_offset 14, -4
 563 0002 85B0     		sub	sp, sp, #20
 564              	.LCFI8:
 565              		.cfi_def_cfa_offset 24
 270:Core/Src/main.c **** 
 566              		.loc 1 270 3 view .LVU179
 270:Core/Src/main.c **** 
 567              		.loc 1 270 26 is_stmt 0 view .LVU180
 568 0004 0023     		movs	r3, #0
 569 0006 0093     		str	r3, [sp]
 570 0008 0193     		str	r3, [sp, #4]
 571 000a 0293     		str	r3, [sp, #8]
 572 000c 0393     		str	r3, [sp, #12]
 277:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 573              		.loc 1 277 3 is_stmt 1 view .LVU181
 277:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 574              		.loc 1 277 18 is_stmt 0 view .LVU182
 575 000e 1448     		ldr	r0, .L21
 576 0010 144A     		ldr	r2, .L21+4
 577 0012 0260     		str	r2, [r0]
 278:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 578              		.loc 1 278 3 is_stmt 1 view .LVU183
 278:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 579              		.loc 1 278 29 is_stmt 0 view .LVU184
 580 0014 4FF48032 		mov	r2, #65536
 581 0018 4260     		str	r2, [r0, #4]
 279:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 582              		.loc 1 279 3 is_stmt 1 view .LVU185
 279:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 583              		.loc 1 279 25 is_stmt 0 view .LVU186
 584 001a 8360     		str	r3, [r0, #8]
 280:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 585              		.loc 1 280 3 is_stmt 1 view .LVU187
 280:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 586              		.loc 1 280 27 is_stmt 0 view .LVU188
 587 001c 0361     		str	r3, [r0, #16]
 281:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 588              		.loc 1 281 3 is_stmt 1 view .LVU189
 281:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 25


 589              		.loc 1 281 33 is_stmt 0 view .LVU190
 590 001e 0376     		strb	r3, [r0, #24]
 282:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 591              		.loc 1 282 3 is_stmt 1 view .LVU191
 282:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 592              		.loc 1 282 36 is_stmt 0 view .LVU192
 593 0020 80F82030 		strb	r3, [r0, #32]
 283:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 594              		.loc 1 283 3 is_stmt 1 view .LVU193
 283:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 595              		.loc 1 283 35 is_stmt 0 view .LVU194
 596 0024 C362     		str	r3, [r0, #44]
 284:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 597              		.loc 1 284 3 is_stmt 1 view .LVU195
 284:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 598              		.loc 1 284 31 is_stmt 0 view .LVU196
 599 0026 104A     		ldr	r2, .L21+8
 600 0028 8262     		str	r2, [r0, #40]
 285:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 601              		.loc 1 285 3 is_stmt 1 view .LVU197
 285:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 602              		.loc 1 285 24 is_stmt 0 view .LVU198
 603 002a C360     		str	r3, [r0, #12]
 286:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 604              		.loc 1 286 3 is_stmt 1 view .LVU199
 286:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 605              		.loc 1 286 30 is_stmt 0 view .LVU200
 606 002c 0122     		movs	r2, #1
 607 002e C261     		str	r2, [r0, #28]
 287:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 608              		.loc 1 287 3 is_stmt 1 view .LVU201
 287:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 609              		.loc 1 287 36 is_stmt 0 view .LVU202
 610 0030 80F83030 		strb	r3, [r0, #48]
 288:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 611              		.loc 1 288 3 is_stmt 1 view .LVU203
 288:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 612              		.loc 1 288 27 is_stmt 0 view .LVU204
 613 0034 4261     		str	r2, [r0, #20]
 289:Core/Src/main.c ****   {
 614              		.loc 1 289 3 is_stmt 1 view .LVU205
 289:Core/Src/main.c ****   {
 615              		.loc 1 289 7 is_stmt 0 view .LVU206
 616 0036 FFF7FEFF 		bl	HAL_ADC_Init
 617              	.LVL23:
 289:Core/Src/main.c ****   {
 618              		.loc 1 289 6 view .LVU207
 619 003a 68B9     		cbnz	r0, .L19
 295:Core/Src/main.c ****   sConfig.Rank = 1;
 620              		.loc 1 295 3 is_stmt 1 view .LVU208
 295:Core/Src/main.c ****   sConfig.Rank = 1;
 621              		.loc 1 295 19 is_stmt 0 view .LVU209
 622 003c 0F23     		movs	r3, #15
 623 003e 0093     		str	r3, [sp]
 296:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 624              		.loc 1 296 3 is_stmt 1 view .LVU210
 296:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 26


 625              		.loc 1 296 16 is_stmt 0 view .LVU211
 626 0040 0123     		movs	r3, #1
 627 0042 0193     		str	r3, [sp, #4]
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 628              		.loc 1 297 3 is_stmt 1 view .LVU212
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 629              		.loc 1 297 24 is_stmt 0 view .LVU213
 630 0044 0023     		movs	r3, #0
 631 0046 0293     		str	r3, [sp, #8]
 298:Core/Src/main.c ****   {
 632              		.loc 1 298 3 is_stmt 1 view .LVU214
 298:Core/Src/main.c ****   {
 633              		.loc 1 298 7 is_stmt 0 view .LVU215
 634 0048 6946     		mov	r1, sp
 635 004a 0548     		ldr	r0, .L21
 636 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 637              	.LVL24:
 298:Core/Src/main.c ****   {
 638              		.loc 1 298 6 view .LVU216
 639 0050 20B9     		cbnz	r0, .L20
 306:Core/Src/main.c **** 
 640              		.loc 1 306 1 view .LVU217
 641 0052 05B0     		add	sp, sp, #20
 642              	.LCFI9:
 643              		.cfi_remember_state
 644              		.cfi_def_cfa_offset 4
 645              		@ sp needed
 646 0054 5DF804FB 		ldr	pc, [sp], #4
 647              	.L19:
 648              	.LCFI10:
 649              		.cfi_restore_state
 291:Core/Src/main.c ****   }
 650              		.loc 1 291 5 is_stmt 1 view .LVU218
 651 0058 FFF7FEFF 		bl	Error_Handler
 652              	.LVL25:
 653              	.L20:
 300:Core/Src/main.c ****   }
 654              		.loc 1 300 5 view .LVU219
 655 005c FFF7FEFF 		bl	Error_Handler
 656              	.LVL26:
 657              	.L22:
 658              		.align	2
 659              	.L21:
 660 0060 00000000 		.word	.LANCHOR1
 661 0064 00210140 		.word	1073815808
 662 0068 0100000F 		.word	251658241
 663              		.cfi_endproc
 664              	.LFE241:
 666              		.section	.text.MX_RTC_Init,"ax",%progbits
 667              		.align	1
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu fpv4-sp-d16
 673              	MX_RTC_Init:
 674              	.LFB242:
 314:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 27


 675              		.loc 1 314 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679 0000 08B5     		push	{r3, lr}
 680              	.LCFI11:
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 3, -8
 683              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 684              		.loc 1 325 3 view .LVU221
 325:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 685              		.loc 1 325 17 is_stmt 0 view .LVU222
 686 0002 0948     		ldr	r0, .L27
 687 0004 094B     		ldr	r3, .L27+4
 688 0006 0360     		str	r3, [r0]
 326:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 689              		.loc 1 326 3 is_stmt 1 view .LVU223
 326:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 690              		.loc 1 326 24 is_stmt 0 view .LVU224
 691 0008 0023     		movs	r3, #0
 692 000a 4360     		str	r3, [r0, #4]
 327:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 693              		.loc 1 327 3 is_stmt 1 view .LVU225
 327:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 694              		.loc 1 327 26 is_stmt 0 view .LVU226
 695 000c 7F22     		movs	r2, #127
 696 000e 8260     		str	r2, [r0, #8]
 328:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 697              		.loc 1 328 3 is_stmt 1 view .LVU227
 328:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 698              		.loc 1 328 25 is_stmt 0 view .LVU228
 699 0010 FF22     		movs	r2, #255
 700 0012 C260     		str	r2, [r0, #12]
 329:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 701              		.loc 1 329 3 is_stmt 1 view .LVU229
 329:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 702              		.loc 1 329 20 is_stmt 0 view .LVU230
 703 0014 0361     		str	r3, [r0, #16]
 330:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 704              		.loc 1 330 3 is_stmt 1 view .LVU231
 330:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 705              		.loc 1 330 28 is_stmt 0 view .LVU232
 706 0016 4361     		str	r3, [r0, #20]
 331:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 707              		.loc 1 331 3 is_stmt 1 view .LVU233
 331:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 708              		.loc 1 331 24 is_stmt 0 view .LVU234
 709 0018 8361     		str	r3, [r0, #24]
 332:Core/Src/main.c ****   {
 710              		.loc 1 332 3 is_stmt 1 view .LVU235
 332:Core/Src/main.c ****   {
 711              		.loc 1 332 7 is_stmt 0 view .LVU236
 712 001a FFF7FEFF 		bl	HAL_RTC_Init
 713              	.LVL27:
 332:Core/Src/main.c ****   {
 714              		.loc 1 332 6 view .LVU237
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 28


 715 001e 00B9     		cbnz	r0, .L26
 340:Core/Src/main.c **** 
 716              		.loc 1 340 1 view .LVU238
 717 0020 08BD     		pop	{r3, pc}
 718              	.L26:
 334:Core/Src/main.c ****   }
 719              		.loc 1 334 5 is_stmt 1 view .LVU239
 720 0022 FFF7FEFF 		bl	Error_Handler
 721              	.LVL28:
 722              	.L28:
 723 0026 00BF     		.align	2
 724              	.L27:
 725 0028 00000000 		.word	.LANCHOR2
 726 002c 00280040 		.word	1073752064
 727              		.cfi_endproc
 728              	.LFE242:
 730              		.section	.text.MX_TIM2_Init,"ax",%progbits
 731              		.align	1
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 735              		.fpu fpv4-sp-d16
 737              	MX_TIM2_Init:
 738              	.LFB243:
 348:Core/Src/main.c **** 
 739              		.loc 1 348 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 24
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743 0000 00B5     		push	{lr}
 744              	.LCFI12:
 745              		.cfi_def_cfa_offset 4
 746              		.cfi_offset 14, -4
 747 0002 87B0     		sub	sp, sp, #28
 748              	.LCFI13:
 749              		.cfi_def_cfa_offset 32
 354:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 750              		.loc 1 354 3 view .LVU241
 354:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 751              		.loc 1 354 26 is_stmt 0 view .LVU242
 752 0004 0023     		movs	r3, #0
 753 0006 0293     		str	r3, [sp, #8]
 754 0008 0393     		str	r3, [sp, #12]
 755 000a 0493     		str	r3, [sp, #16]
 756 000c 0593     		str	r3, [sp, #20]
 355:Core/Src/main.c **** 
 757              		.loc 1 355 3 is_stmt 1 view .LVU243
 355:Core/Src/main.c **** 
 758              		.loc 1 355 27 is_stmt 0 view .LVU244
 759 000e 0093     		str	r3, [sp]
 760 0010 0193     		str	r3, [sp, #4]
 360:Core/Src/main.c ****   htim2.Init.Prescaler = 42000-1;
 761              		.loc 1 360 3 is_stmt 1 view .LVU245
 360:Core/Src/main.c ****   htim2.Init.Prescaler = 42000-1;
 762              		.loc 1 360 18 is_stmt 0 view .LVU246
 763 0012 1548     		ldr	r0, .L37
 764 0014 4FF08042 		mov	r2, #1073741824
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 29


 765 0018 0260     		str	r2, [r0]
 361:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 766              		.loc 1 361 3 is_stmt 1 view .LVU247
 361:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 767              		.loc 1 361 24 is_stmt 0 view .LVU248
 768 001a 4AF20F42 		movw	r2, #41999
 769 001e 4260     		str	r2, [r0, #4]
 362:Core/Src/main.c ****   htim2.Init.Period = 4000-1;
 770              		.loc 1 362 3 is_stmt 1 view .LVU249
 362:Core/Src/main.c ****   htim2.Init.Period = 4000-1;
 771              		.loc 1 362 26 is_stmt 0 view .LVU250
 772 0020 8360     		str	r3, [r0, #8]
 363:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 773              		.loc 1 363 3 is_stmt 1 view .LVU251
 363:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 774              		.loc 1 363 21 is_stmt 0 view .LVU252
 775 0022 40F69F72 		movw	r2, #3999
 776 0026 C260     		str	r2, [r0, #12]
 364:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 777              		.loc 1 364 3 is_stmt 1 view .LVU253
 364:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 778              		.loc 1 364 28 is_stmt 0 view .LVU254
 779 0028 0361     		str	r3, [r0, #16]
 365:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 780              		.loc 1 365 3 is_stmt 1 view .LVU255
 365:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 781              		.loc 1 365 32 is_stmt 0 view .LVU256
 782 002a 8023     		movs	r3, #128
 783 002c 8361     		str	r3, [r0, #24]
 366:Core/Src/main.c ****   {
 784              		.loc 1 366 3 is_stmt 1 view .LVU257
 366:Core/Src/main.c ****   {
 785              		.loc 1 366 7 is_stmt 0 view .LVU258
 786 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 787              	.LVL29:
 366:Core/Src/main.c ****   {
 788              		.loc 1 366 6 view .LVU259
 789 0032 90B9     		cbnz	r0, .L34
 370:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 790              		.loc 1 370 3 is_stmt 1 view .LVU260
 370:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 791              		.loc 1 370 34 is_stmt 0 view .LVU261
 792 0034 4FF48053 		mov	r3, #4096
 793 0038 0293     		str	r3, [sp, #8]
 371:Core/Src/main.c ****   {
 794              		.loc 1 371 3 is_stmt 1 view .LVU262
 371:Core/Src/main.c ****   {
 795              		.loc 1 371 7 is_stmt 0 view .LVU263
 796 003a 02A9     		add	r1, sp, #8
 797 003c 0A48     		ldr	r0, .L37
 798 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 799              	.LVL30:
 371:Core/Src/main.c ****   {
 800              		.loc 1 371 6 view .LVU264
 801 0042 60B9     		cbnz	r0, .L35
 375:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802              		.loc 1 375 3 is_stmt 1 view .LVU265
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 30


 375:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 803              		.loc 1 375 37 is_stmt 0 view .LVU266
 804 0044 0023     		movs	r3, #0
 805 0046 0093     		str	r3, [sp]
 376:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 806              		.loc 1 376 3 is_stmt 1 view .LVU267
 376:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 807              		.loc 1 376 33 is_stmt 0 view .LVU268
 808 0048 0193     		str	r3, [sp, #4]
 377:Core/Src/main.c ****   {
 809              		.loc 1 377 3 is_stmt 1 view .LVU269
 377:Core/Src/main.c ****   {
 810              		.loc 1 377 7 is_stmt 0 view .LVU270
 811 004a 6946     		mov	r1, sp
 812 004c 0648     		ldr	r0, .L37
 813 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 814              	.LVL31:
 377:Core/Src/main.c ****   {
 815              		.loc 1 377 6 view .LVU271
 816 0052 30B9     		cbnz	r0, .L36
 385:Core/Src/main.c **** 
 817              		.loc 1 385 1 view .LVU272
 818 0054 07B0     		add	sp, sp, #28
 819              	.LCFI14:
 820              		.cfi_remember_state
 821              		.cfi_def_cfa_offset 4
 822              		@ sp needed
 823 0056 5DF804FB 		ldr	pc, [sp], #4
 824              	.L34:
 825              	.LCFI15:
 826              		.cfi_restore_state
 368:Core/Src/main.c ****   }
 827              		.loc 1 368 5 is_stmt 1 view .LVU273
 828 005a FFF7FEFF 		bl	Error_Handler
 829              	.LVL32:
 830              	.L35:
 373:Core/Src/main.c ****   }
 831              		.loc 1 373 5 view .LVU274
 832 005e FFF7FEFF 		bl	Error_Handler
 833              	.LVL33:
 834              	.L36:
 379:Core/Src/main.c ****   }
 835              		.loc 1 379 5 view .LVU275
 836 0062 FFF7FEFF 		bl	Error_Handler
 837              	.LVL34:
 838              	.L38:
 839 0066 00BF     		.align	2
 840              	.L37:
 841 0068 00000000 		.word	.LANCHOR3
 842              		.cfi_endproc
 843              	.LFE243:
 845              		.section	.text.MX_UART4_Init,"ax",%progbits
 846              		.align	1
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 850              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 31


 852              	MX_UART4_Init:
 853              	.LFB245:
 438:Core/Src/main.c **** 
 854              		.loc 1 438 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858 0000 08B5     		push	{r3, lr}
 859              	.LCFI16:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 3, -8
 862              		.cfi_offset 14, -4
 447:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 863              		.loc 1 447 3 view .LVU277
 447:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 864              		.loc 1 447 19 is_stmt 0 view .LVU278
 865 0002 0A48     		ldr	r0, .L43
 866 0004 0A4B     		ldr	r3, .L43+4
 867 0006 0360     		str	r3, [r0]
 448:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 868              		.loc 1 448 3 is_stmt 1 view .LVU279
 448:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 869              		.loc 1 448 24 is_stmt 0 view .LVU280
 870 0008 4FF41653 		mov	r3, #9600
 871 000c 4360     		str	r3, [r0, #4]
 449:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 872              		.loc 1 449 3 is_stmt 1 view .LVU281
 449:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 873              		.loc 1 449 26 is_stmt 0 view .LVU282
 874 000e 0023     		movs	r3, #0
 875 0010 8360     		str	r3, [r0, #8]
 450:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 876              		.loc 1 450 3 is_stmt 1 view .LVU283
 450:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 877              		.loc 1 450 24 is_stmt 0 view .LVU284
 878 0012 C360     		str	r3, [r0, #12]
 451:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 879              		.loc 1 451 3 is_stmt 1 view .LVU285
 451:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 880              		.loc 1 451 22 is_stmt 0 view .LVU286
 881 0014 0361     		str	r3, [r0, #16]
 452:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 882              		.loc 1 452 3 is_stmt 1 view .LVU287
 452:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 883              		.loc 1 452 20 is_stmt 0 view .LVU288
 884 0016 0C22     		movs	r2, #12
 885 0018 4261     		str	r2, [r0, #20]
 453:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 886              		.loc 1 453 3 is_stmt 1 view .LVU289
 453:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 887              		.loc 1 453 25 is_stmt 0 view .LVU290
 888 001a 8361     		str	r3, [r0, #24]
 454:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 889              		.loc 1 454 3 is_stmt 1 view .LVU291
 454:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 890              		.loc 1 454 28 is_stmt 0 view .LVU292
 891 001c C361     		str	r3, [r0, #28]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 32


 455:Core/Src/main.c ****   {
 892              		.loc 1 455 3 is_stmt 1 view .LVU293
 455:Core/Src/main.c ****   {
 893              		.loc 1 455 7 is_stmt 0 view .LVU294
 894 001e FFF7FEFF 		bl	HAL_UART_Init
 895              	.LVL35:
 455:Core/Src/main.c ****   {
 896              		.loc 1 455 6 view .LVU295
 897 0022 00B9     		cbnz	r0, .L42
 463:Core/Src/main.c **** 
 898              		.loc 1 463 1 view .LVU296
 899 0024 08BD     		pop	{r3, pc}
 900              	.L42:
 457:Core/Src/main.c ****   }
 901              		.loc 1 457 5 is_stmt 1 view .LVU297
 902 0026 FFF7FEFF 		bl	Error_Handler
 903              	.LVL36:
 904              	.L44:
 905 002a 00BF     		.align	2
 906              	.L43:
 907 002c 00000000 		.word	.LANCHOR4
 908 0030 004C0040 		.word	1073761280
 909              		.cfi_endproc
 910              	.LFE245:
 912              		.section	.text.MX_TIM3_Init,"ax",%progbits
 913              		.align	1
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 917              		.fpu fpv4-sp-d16
 919              	MX_TIM3_Init:
 920              	.LFB244:
 393:Core/Src/main.c **** 
 921              		.loc 1 393 1 view -0
 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 24
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 925 0000 00B5     		push	{lr}
 926              	.LCFI17:
 927              		.cfi_def_cfa_offset 4
 928              		.cfi_offset 14, -4
 929 0002 87B0     		sub	sp, sp, #28
 930              	.LCFI18:
 931              		.cfi_def_cfa_offset 32
 399:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 932              		.loc 1 399 3 view .LVU299
 399:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 933              		.loc 1 399 26 is_stmt 0 view .LVU300
 934 0004 0023     		movs	r3, #0
 935 0006 0293     		str	r3, [sp, #8]
 936 0008 0393     		str	r3, [sp, #12]
 937 000a 0493     		str	r3, [sp, #16]
 938 000c 0593     		str	r3, [sp, #20]
 400:Core/Src/main.c **** 
 939              		.loc 1 400 3 is_stmt 1 view .LVU301
 400:Core/Src/main.c **** 
 940              		.loc 1 400 27 is_stmt 0 view .LVU302
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 33


 941 000e 0093     		str	r3, [sp]
 942 0010 0193     		str	r3, [sp, #4]
 405:Core/Src/main.c ****   htim3.Init.Prescaler = 42000-1;
 943              		.loc 1 405 3 is_stmt 1 view .LVU303
 405:Core/Src/main.c ****   htim3.Init.Prescaler = 42000-1;
 944              		.loc 1 405 18 is_stmt 0 view .LVU304
 945 0012 1448     		ldr	r0, .L53
 946 0014 144A     		ldr	r2, .L53+4
 947 0016 0260     		str	r2, [r0]
 406:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 948              		.loc 1 406 3 is_stmt 1 view .LVU305
 406:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 949              		.loc 1 406 24 is_stmt 0 view .LVU306
 950 0018 4AF20F42 		movw	r2, #41999
 951 001c 4260     		str	r2, [r0, #4]
 407:Core/Src/main.c ****   htim3.Init.Period = 2000-1;
 952              		.loc 1 407 3 is_stmt 1 view .LVU307
 407:Core/Src/main.c ****   htim3.Init.Period = 2000-1;
 953              		.loc 1 407 26 is_stmt 0 view .LVU308
 954 001e 8360     		str	r3, [r0, #8]
 408:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 955              		.loc 1 408 3 is_stmt 1 view .LVU309
 408:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 956              		.loc 1 408 21 is_stmt 0 view .LVU310
 957 0020 40F2CF72 		movw	r2, #1999
 958 0024 C260     		str	r2, [r0, #12]
 409:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 959              		.loc 1 409 3 is_stmt 1 view .LVU311
 409:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 960              		.loc 1 409 28 is_stmt 0 view .LVU312
 961 0026 0361     		str	r3, [r0, #16]
 410:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 962              		.loc 1 410 3 is_stmt 1 view .LVU313
 410:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 963              		.loc 1 410 32 is_stmt 0 view .LVU314
 964 0028 8023     		movs	r3, #128
 965 002a 8361     		str	r3, [r0, #24]
 411:Core/Src/main.c ****   {
 966              		.loc 1 411 3 is_stmt 1 view .LVU315
 411:Core/Src/main.c ****   {
 967              		.loc 1 411 7 is_stmt 0 view .LVU316
 968 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 969              	.LVL37:
 411:Core/Src/main.c ****   {
 970              		.loc 1 411 6 view .LVU317
 971 0030 90B9     		cbnz	r0, .L50
 415:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 972              		.loc 1 415 3 is_stmt 1 view .LVU318
 415:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 973              		.loc 1 415 34 is_stmt 0 view .LVU319
 974 0032 4FF48053 		mov	r3, #4096
 975 0036 0293     		str	r3, [sp, #8]
 416:Core/Src/main.c ****   {
 976              		.loc 1 416 3 is_stmt 1 view .LVU320
 416:Core/Src/main.c ****   {
 977              		.loc 1 416 7 is_stmt 0 view .LVU321
 978 0038 02A9     		add	r1, sp, #8
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 34


 979 003a 0A48     		ldr	r0, .L53
 980 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 981              	.LVL38:
 416:Core/Src/main.c ****   {
 982              		.loc 1 416 6 view .LVU322
 983 0040 60B9     		cbnz	r0, .L51
 420:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 984              		.loc 1 420 3 is_stmt 1 view .LVU323
 420:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 985              		.loc 1 420 37 is_stmt 0 view .LVU324
 986 0042 0023     		movs	r3, #0
 987 0044 0093     		str	r3, [sp]
 421:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 988              		.loc 1 421 3 is_stmt 1 view .LVU325
 421:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 989              		.loc 1 421 33 is_stmt 0 view .LVU326
 990 0046 0193     		str	r3, [sp, #4]
 422:Core/Src/main.c ****   {
 991              		.loc 1 422 3 is_stmt 1 view .LVU327
 422:Core/Src/main.c ****   {
 992              		.loc 1 422 7 is_stmt 0 view .LVU328
 993 0048 6946     		mov	r1, sp
 994 004a 0648     		ldr	r0, .L53
 995 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 996              	.LVL39:
 422:Core/Src/main.c ****   {
 997              		.loc 1 422 6 view .LVU329
 998 0050 30B9     		cbnz	r0, .L52
 430:Core/Src/main.c **** 
 999              		.loc 1 430 1 view .LVU330
 1000 0052 07B0     		add	sp, sp, #28
 1001              	.LCFI19:
 1002              		.cfi_remember_state
 1003              		.cfi_def_cfa_offset 4
 1004              		@ sp needed
 1005 0054 5DF804FB 		ldr	pc, [sp], #4
 1006              	.L50:
 1007              	.LCFI20:
 1008              		.cfi_restore_state
 413:Core/Src/main.c ****   }
 1009              		.loc 1 413 5 is_stmt 1 view .LVU331
 1010 0058 FFF7FEFF 		bl	Error_Handler
 1011              	.LVL40:
 1012              	.L51:
 418:Core/Src/main.c ****   }
 1013              		.loc 1 418 5 view .LVU332
 1014 005c FFF7FEFF 		bl	Error_Handler
 1015              	.LVL41:
 1016              	.L52:
 424:Core/Src/main.c ****   }
 1017              		.loc 1 424 5 view .LVU333
 1018 0060 FFF7FEFF 		bl	Error_Handler
 1019              	.LVL42:
 1020              	.L54:
 1021              		.align	2
 1022              	.L53:
 1023 0064 00000000 		.word	.LANCHOR5
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 35


 1024 0068 00040040 		.word	1073742848
 1025              		.cfi_endproc
 1026              	.LFE244:
 1028              		.section	.text.SystemClock_Config,"ax",%progbits
 1029              		.align	1
 1030              		.global	SystemClock_Config
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1034              		.fpu fpv4-sp-d16
 1036              	SystemClock_Config:
 1037              	.LFB239:
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1038              		.loc 1 162 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 96
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042 0000 00B5     		push	{lr}
 1043              	.LCFI21:
 1044              		.cfi_def_cfa_offset 4
 1045              		.cfi_offset 14, -4
 1046 0002 99B0     		sub	sp, sp, #100
 1047              	.LCFI22:
 1048              		.cfi_def_cfa_offset 104
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1049              		.loc 1 163 3 view .LVU335
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1050              		.loc 1 163 22 is_stmt 0 view .LVU336
 1051 0004 3022     		movs	r2, #48
 1052 0006 0021     		movs	r1, #0
 1053 0008 0DEB0200 		add	r0, sp, r2
 1054 000c FFF7FEFF 		bl	memset
 1055              	.LVL43:
 164:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1056              		.loc 1 164 3 is_stmt 1 view .LVU337
 164:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1057              		.loc 1 164 22 is_stmt 0 view .LVU338
 1058 0010 0023     		movs	r3, #0
 1059 0012 0793     		str	r3, [sp, #28]
 1060 0014 0893     		str	r3, [sp, #32]
 1061 0016 0993     		str	r3, [sp, #36]
 1062 0018 0A93     		str	r3, [sp, #40]
 1063 001a 0B93     		str	r3, [sp, #44]
 165:Core/Src/main.c **** 
 1064              		.loc 1 165 3 is_stmt 1 view .LVU339
 165:Core/Src/main.c **** 
 1065              		.loc 1 165 28 is_stmt 0 view .LVU340
 1066 001c 0393     		str	r3, [sp, #12]
 1067 001e 0493     		str	r3, [sp, #16]
 1068 0020 0593     		str	r3, [sp, #20]
 1069 0022 0693     		str	r3, [sp, #24]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1070              		.loc 1 169 3 is_stmt 1 view .LVU341
 1071              	.LBB12:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1072              		.loc 1 169 3 view .LVU342
 1073 0024 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 36


 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1074              		.loc 1 169 3 view .LVU343
 1075 0026 284A     		ldr	r2, .L63
 1076 0028 116C     		ldr	r1, [r2, #64]
 1077 002a 41F08051 		orr	r1, r1, #268435456
 1078 002e 1164     		str	r1, [r2, #64]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1079              		.loc 1 169 3 view .LVU344
 1080 0030 126C     		ldr	r2, [r2, #64]
 1081 0032 02F08052 		and	r2, r2, #268435456
 1082 0036 0192     		str	r2, [sp, #4]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1083              		.loc 1 169 3 view .LVU345
 1084 0038 019A     		ldr	r2, [sp, #4]
 1085              	.LBE12:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1086              		.loc 1 169 3 view .LVU346
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1087              		.loc 1 170 3 view .LVU347
 1088              	.LBB13:
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1089              		.loc 1 170 3 view .LVU348
 1090 003a 0293     		str	r3, [sp, #8]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1091              		.loc 1 170 3 view .LVU349
 1092 003c 234B     		ldr	r3, .L63+4
 1093 003e 1A68     		ldr	r2, [r3]
 1094 0040 42F48042 		orr	r2, r2, #16384
 1095 0044 1A60     		str	r2, [r3]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1096              		.loc 1 170 3 view .LVU350
 1097 0046 1B68     		ldr	r3, [r3]
 1098 0048 03F48043 		and	r3, r3, #16384
 1099 004c 0293     		str	r3, [sp, #8]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1100              		.loc 1 170 3 view .LVU351
 1101 004e 029B     		ldr	r3, [sp, #8]
 1102              	.LBE13:
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1103              		.loc 1 170 3 view .LVU352
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1104              		.loc 1 174 3 view .LVU353
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1105              		.loc 1 174 36 is_stmt 0 view .LVU354
 1106 0050 0923     		movs	r3, #9
 1107 0052 0C93     		str	r3, [sp, #48]
 175:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1108              		.loc 1 175 3 is_stmt 1 view .LVU355
 175:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1109              		.loc 1 175 30 is_stmt 0 view .LVU356
 1110 0054 4FF48033 		mov	r3, #65536
 1111 0058 0D93     		str	r3, [sp, #52]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1112              		.loc 1 176 3 is_stmt 1 view .LVU357
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1113              		.loc 1 176 30 is_stmt 0 view .LVU358
 1114 005a 0123     		movs	r3, #1
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 37


 1115 005c 1193     		str	r3, [sp, #68]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1116              		.loc 1 177 3 is_stmt 1 view .LVU359
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1117              		.loc 1 177 34 is_stmt 0 view .LVU360
 1118 005e 0223     		movs	r3, #2
 1119 0060 1293     		str	r3, [sp, #72]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1120              		.loc 1 178 3 is_stmt 1 view .LVU361
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1121              		.loc 1 178 35 is_stmt 0 view .LVU362
 1122 0062 4FF48002 		mov	r2, #4194304
 1123 0066 1392     		str	r2, [sp, #76]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1124              		.loc 1 179 3 is_stmt 1 view .LVU363
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1125              		.loc 1 179 30 is_stmt 0 view .LVU364
 1126 0068 0822     		movs	r2, #8
 1127 006a 1492     		str	r2, [sp, #80]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1128              		.loc 1 180 3 is_stmt 1 view .LVU365
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1129              		.loc 1 180 30 is_stmt 0 view .LVU366
 1130 006c 4FF4A872 		mov	r2, #336
 1131 0070 1592     		str	r2, [sp, #84]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1132              		.loc 1 181 3 is_stmt 1 view .LVU367
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1133              		.loc 1 181 30 is_stmt 0 view .LVU368
 1134 0072 1693     		str	r3, [sp, #88]
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1135              		.loc 1 182 3 is_stmt 1 view .LVU369
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1136              		.loc 1 182 30 is_stmt 0 view .LVU370
 1137 0074 0723     		movs	r3, #7
 1138 0076 1793     		str	r3, [sp, #92]
 183:Core/Src/main.c ****   {
 1139              		.loc 1 183 3 is_stmt 1 view .LVU371
 183:Core/Src/main.c ****   {
 1140              		.loc 1 183 7 is_stmt 0 view .LVU372
 1141 0078 0CA8     		add	r0, sp, #48
 1142 007a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1143              	.LVL44:
 183:Core/Src/main.c ****   {
 1144              		.loc 1 183 6 view .LVU373
 1145 007e E0B9     		cbnz	r0, .L60
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1146              		.loc 1 189 3 is_stmt 1 view .LVU374
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1147              		.loc 1 189 31 is_stmt 0 view .LVU375
 1148 0080 0F23     		movs	r3, #15
 1149 0082 0793     		str	r3, [sp, #28]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1150              		.loc 1 191 3 is_stmt 1 view .LVU376
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1151              		.loc 1 191 34 is_stmt 0 view .LVU377
 1152 0084 0223     		movs	r3, #2
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 38


 1153 0086 0893     		str	r3, [sp, #32]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1154              		.loc 1 192 3 is_stmt 1 view .LVU378
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1155              		.loc 1 192 35 is_stmt 0 view .LVU379
 1156 0088 0023     		movs	r3, #0
 1157 008a 0993     		str	r3, [sp, #36]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1158              		.loc 1 193 3 is_stmt 1 view .LVU380
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1159              		.loc 1 193 36 is_stmt 0 view .LVU381
 1160 008c 4FF4A053 		mov	r3, #5120
 1161 0090 0A93     		str	r3, [sp, #40]
 194:Core/Src/main.c **** 
 1162              		.loc 1 194 3 is_stmt 1 view .LVU382
 194:Core/Src/main.c **** 
 1163              		.loc 1 194 36 is_stmt 0 view .LVU383
 1164 0092 4FF48053 		mov	r3, #4096
 1165 0096 0B93     		str	r3, [sp, #44]
 196:Core/Src/main.c ****   {
 1166              		.loc 1 196 3 is_stmt 1 view .LVU384
 196:Core/Src/main.c ****   {
 1167              		.loc 1 196 7 is_stmt 0 view .LVU385
 1168 0098 0521     		movs	r1, #5
 1169 009a 07A8     		add	r0, sp, #28
 1170 009c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1171              	.LVL45:
 196:Core/Src/main.c ****   {
 1172              		.loc 1 196 6 view .LVU386
 1173 00a0 68B9     		cbnz	r0, .L61
 200:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 1174              		.loc 1 200 3 is_stmt 1 view .LVU387
 200:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 1175              		.loc 1 200 44 is_stmt 0 view .LVU388
 1176 00a2 0223     		movs	r3, #2
 1177 00a4 0393     		str	r3, [sp, #12]
 201:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1178              		.loc 1 201 3 is_stmt 1 view .LVU389
 201:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1179              		.loc 1 201 41 is_stmt 0 view .LVU390
 1180 00a6 4FF40073 		mov	r3, #512
 1181 00aa 0693     		str	r3, [sp, #24]
 202:Core/Src/main.c ****   {
 1182              		.loc 1 202 3 is_stmt 1 view .LVU391
 202:Core/Src/main.c ****   {
 1183              		.loc 1 202 7 is_stmt 0 view .LVU392
 1184 00ac 03A8     		add	r0, sp, #12
 1185 00ae FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1186              	.LVL46:
 202:Core/Src/main.c ****   {
 1187              		.loc 1 202 6 view .LVU393
 1188 00b2 30B9     		cbnz	r0, .L62
 206:Core/Src/main.c **** 
 1189              		.loc 1 206 1 view .LVU394
 1190 00b4 19B0     		add	sp, sp, #100
 1191              	.LCFI23:
 1192              		.cfi_remember_state
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 39


 1193              		.cfi_def_cfa_offset 4
 1194              		@ sp needed
 1195 00b6 5DF804FB 		ldr	pc, [sp], #4
 1196              	.L60:
 1197              	.LCFI24:
 1198              		.cfi_restore_state
 185:Core/Src/main.c ****   }
 1199              		.loc 1 185 5 is_stmt 1 view .LVU395
 1200 00ba FFF7FEFF 		bl	Error_Handler
 1201              	.LVL47:
 1202              	.L61:
 198:Core/Src/main.c ****   }
 1203              		.loc 1 198 5 view .LVU396
 1204 00be FFF7FEFF 		bl	Error_Handler
 1205              	.LVL48:
 1206              	.L62:
 204:Core/Src/main.c ****   }
 1207              		.loc 1 204 5 view .LVU397
 1208 00c2 FFF7FEFF 		bl	Error_Handler
 1209              	.LVL49:
 1210              	.L64:
 1211 00c6 00BF     		.align	2
 1212              	.L63:
 1213 00c8 00380240 		.word	1073887232
 1214 00cc 00700040 		.word	1073770496
 1215              		.cfi_endproc
 1216              	.LFE239:
 1218              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1219              		.align	2
 1220              	.LC0:
 1221 0000 256400   		.ascii	"%d\000"
 1222              		.section	.text.main,"ax",%progbits
 1223              		.align	1
 1224              		.global	main
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu fpv4-sp-d16
 1230              	main:
 1231              	.LFB238:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1232              		.loc 1 92 1 view -0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 0
 1235              		@ frame_needed = 0, uses_anonymous_args = 0
 1236 0000 10B5     		push	{r4, lr}
 1237              	.LCFI25:
 1238              		.cfi_def_cfa_offset 8
 1239              		.cfi_offset 4, -8
 1240              		.cfi_offset 14, -4
 100:Core/Src/main.c **** 
 1241              		.loc 1 100 3 view .LVU399
 1242 0002 FFF7FEFF 		bl	HAL_Init
 1243              	.LVL50:
 107:Core/Src/main.c **** 
 1244              		.loc 1 107 3 view .LVU400
 1245 0006 FFF7FEFF 		bl	SystemClock_Config
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 40


 1246              	.LVL51:
 114:Core/Src/main.c ****   MX_ADC1_Init();
 1247              		.loc 1 114 3 view .LVU401
 1248 000a FFF7FEFF 		bl	MX_GPIO_Init
 1249              	.LVL52:
 115:Core/Src/main.c ****   MX_ADC2_Init();
 1250              		.loc 1 115 3 view .LVU402
 1251 000e FFF7FEFF 		bl	MX_ADC1_Init
 1252              	.LVL53:
 116:Core/Src/main.c ****   MX_RTC_Init();
 1253              		.loc 1 116 3 view .LVU403
 1254 0012 FFF7FEFF 		bl	MX_ADC2_Init
 1255              	.LVL54:
 117:Core/Src/main.c ****   MX_USB_HOST_Init();
 1256              		.loc 1 117 3 view .LVU404
 1257 0016 FFF7FEFF 		bl	MX_RTC_Init
 1258              	.LVL55:
 118:Core/Src/main.c ****   MX_TIM2_Init();
 1259              		.loc 1 118 3 view .LVU405
 1260 001a FFF7FEFF 		bl	MX_USB_HOST_Init
 1261              	.LVL56:
 119:Core/Src/main.c ****   MX_UART4_Init();
 1262              		.loc 1 119 3 view .LVU406
 1263 001e FFF7FEFF 		bl	MX_TIM2_Init
 1264              	.LVL57:
 120:Core/Src/main.c ****   MX_TIM3_Init();
 1265              		.loc 1 120 3 view .LVU407
 1266 0022 FFF7FEFF 		bl	MX_UART4_Init
 1267              	.LVL58:
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1268              		.loc 1 121 3 view .LVU408
 1269 0026 FFF7FEFF 		bl	MX_TIM3_Init
 1270              	.LVL59:
 123:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 1271              		.loc 1 123 3 view .LVU409
 124:Core/Src/main.c **** 
 1272              		.loc 1 124 3 view .LVU410
 1273 002a 1D48     		ldr	r0, .L72
 1274 002c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1275              	.LVL60:
 123:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 1276              		.loc 1 123 7 is_stmt 0 view .LVU411
 1277 0030 0024     		movs	r4, #0
 1278 0032 16E0     		b	.L69
 1279              	.LVL61:
 1280              	.L71:
 138:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 1281              		.loc 1 138 6 is_stmt 1 view .LVU412
 139:Core/Src/main.c ****     } else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && released) {
 1282              		.loc 1 139 6 view .LVU413
 1283 0034 1B48     		ldr	r0, .L72+4
 1284 0036 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1285              	.LVL62:
 138:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 1286              		.loc 1 138 15 is_stmt 0 view .LVU414
 1287 003a 0124     		movs	r4, #1
 1288              	.LVL63:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 41


 1289              	.L67:
 148:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 1290              		.loc 1 148 5 is_stmt 1 view .LVU415
 148:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 1291              		.loc 1 148 9 is_stmt 0 view .LVU416
 1292 003c 0121     		movs	r1, #1
 1293 003e 1A48     		ldr	r0, .L72+8
 1294 0040 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1295              	.LVL64:
 148:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 1296              		.loc 1 148 7 view .LVU417
 1297 0044 38B9     		cbnz	r0, .L68
 149:Core/Src/main.c ****     }
 1298              		.loc 1 149 6 is_stmt 1 view .LVU418
 1299 0046 0022     		movs	r2, #0
 1300 0048 0221     		movs	r1, #2
 1301 004a 00F18040 		add	r0, r0, #1073741824
 1302 004e 00F50130 		add	r0, r0, #132096
 1303 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1304              	.LVL65:
 1305              	.L68:
 151:Core/Src/main.c **** 
 1306              		.loc 1 151 5 view .LVU419
 1307 0056 154B     		ldr	r3, .L72+12
 1308 0058 1A88     		ldrh	r2, [r3]
 1309 005a 1549     		ldr	r1, .L72+16
 1310 005c 1548     		ldr	r0, .L72+20
 1311 005e FFF7FEFF 		bl	sprintf
 1312              	.LVL66:
 130:Core/Src/main.c ****   {
 1313              		.loc 1 130 9 view .LVU420
 1314              	.L69:
 130:Core/Src/main.c ****   {
 1315              		.loc 1 130 3 view .LVU421
 133:Core/Src/main.c **** 
 1316              		.loc 1 133 5 view .LVU422
 1317 0062 FFF7FEFF 		bl	MX_USB_HOST_Process
 1318              	.LVL67:
 137:Core/Src/main.c **** 	    released = 1;
 1319              		.loc 1 137 5 view .LVU423
 137:Core/Src/main.c **** 	    released = 1;
 1320              		.loc 1 137 10 is_stmt 0 view .LVU424
 1321 0066 0421     		movs	r1, #4
 1322 0068 1348     		ldr	r0, .L72+24
 1323 006a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1324              	.LVL68:
 137:Core/Src/main.c **** 	    released = 1;
 1325              		.loc 1 137 8 view .LVU425
 1326 006e 08B9     		cbnz	r0, .L66
 137:Core/Src/main.c **** 	    released = 1;
 1327              		.loc 1 137 46 discriminator 1 view .LVU426
 1328 0070 002C     		cmp	r4, #0
 1329 0072 DFD0     		beq	.L71
 1330              	.L66:
 140:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1331              		.loc 1 140 12 is_stmt 1 view .LVU427
 140:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 42


 1332              		.loc 1 140 16 is_stmt 0 view .LVU428
 1333 0074 0421     		movs	r1, #4
 1334 0076 1048     		ldr	r0, .L72+24
 1335 0078 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1336              	.LVL69:
 140:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1337              		.loc 1 140 15 view .LVU429
 1338 007c 0028     		cmp	r0, #0
 1339 007e DDD0     		beq	.L67
 140:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1340              		.loc 1 140 52 discriminator 1 view .LVU430
 1341 0080 002C     		cmp	r4, #0
 1342 0082 DBD0     		beq	.L67
 141:Core/Src/main.c **** 	    TIM2->CNT = 0;
 1343              		.loc 1 141 6 is_stmt 1 view .LVU431
 1344 0084 0748     		ldr	r0, .L72+4
 1345 0086 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1346              	.LVL70:
 142:Core/Src/main.c **** 	    released = 0;
 1347              		.loc 1 142 6 view .LVU432
 142:Core/Src/main.c **** 	    released = 0;
 1348              		.loc 1 142 16 is_stmt 0 view .LVU433
 1349 008a 0024     		movs	r4, #0
 1350              	.LVL71:
 142:Core/Src/main.c **** 	    released = 0;
 1351              		.loc 1 142 16 view .LVU434
 1352 008c 4FF08043 		mov	r3, #1073741824
 1353 0090 5C62     		str	r4, [r3, #36]
 143:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 1354              		.loc 1 143 6 is_stmt 1 view .LVU435
 1355              	.LVL72:
 144:Core/Src/main.c ****     }
 1356              		.loc 1 144 6 view .LVU436
 1357 0092 2246     		mov	r2, r4
 1358 0094 0221     		movs	r1, #2
 1359 0096 0848     		ldr	r0, .L72+24
 1360 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1361              	.LVL73:
 1362 009c CEE7     		b	.L67
 1363              	.L73:
 1364 009e 00BF     		.align	2
 1365              	.L72:
 1366 00a0 00000000 		.word	.LANCHOR5
 1367 00a4 00000000 		.word	.LANCHOR3
 1368 00a8 00040240 		.word	1073873920
 1369 00ac 00000000 		.word	.LANCHOR6
 1370 00b0 00000000 		.word	.LC0
 1371 00b4 00000000 		.word	.LANCHOR7
 1372 00b8 00000240 		.word	1073872896
 1373              		.cfi_endproc
 1374              	.LFE238:
 1376              		.global	envelope_array
 1377              		.global	audio_array
 1378              		.global	envelope_volts
 1379              		.global	envelope
 1380              		.global	audio_volts
 1381              		.global	audio
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 43


 1382              		.global	huart4
 1383              		.global	htim3
 1384              		.global	htim2
 1385              		.global	hrtc
 1386              		.global	hadc2
 1387              		.global	hadc1
 1388              		.section	.bss.audio,"aw",%nobits
 1389              		.align	1
 1392              	audio:
 1393 0000 0000     		.space	2
 1394              		.section	.bss.audio_array,"aw",%nobits
 1395              		.align	2
 1398              	audio_array:
 1399 0000 00000000 		.space	50
 1399      00000000 
 1399      00000000 
 1399      00000000 
 1399      00000000 
 1400              		.section	.bss.audio_volts,"aw",%nobits
 1401              		.align	2
 1404              	audio_volts:
 1405 0000 00000000 		.space	4
 1406              		.section	.bss.envelope,"aw",%nobits
 1407              		.align	1
 1408              		.set	.LANCHOR6,. + 0
 1411              	envelope:
 1412 0000 0000     		.space	2
 1413              		.section	.bss.envelope_array,"aw",%nobits
 1414              		.align	2
 1415              		.set	.LANCHOR7,. + 0
 1418              	envelope_array:
 1419 0000 00000000 		.space	50
 1419      00000000 
 1419      00000000 
 1419      00000000 
 1419      00000000 
 1420              		.section	.bss.envelope_volts,"aw",%nobits
 1421              		.align	2
 1424              	envelope_volts:
 1425 0000 00000000 		.space	4
 1426              		.section	.bss.hadc1,"aw",%nobits
 1427              		.align	2
 1428              		.set	.LANCHOR0,. + 0
 1431              	hadc1:
 1432 0000 00000000 		.space	72
 1432      00000000 
 1432      00000000 
 1432      00000000 
 1432      00000000 
 1433              		.section	.bss.hadc2,"aw",%nobits
 1434              		.align	2
 1435              		.set	.LANCHOR1,. + 0
 1438              	hadc2:
 1439 0000 00000000 		.space	72
 1439      00000000 
 1439      00000000 
 1439      00000000 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 44


 1439      00000000 
 1440              		.section	.bss.hrtc,"aw",%nobits
 1441              		.align	2
 1442              		.set	.LANCHOR2,. + 0
 1445              	hrtc:
 1446 0000 00000000 		.space	32
 1446      00000000 
 1446      00000000 
 1446      00000000 
 1446      00000000 
 1447              		.section	.bss.htim2,"aw",%nobits
 1448              		.align	2
 1449              		.set	.LANCHOR3,. + 0
 1452              	htim2:
 1453 0000 00000000 		.space	72
 1453      00000000 
 1453      00000000 
 1453      00000000 
 1453      00000000 
 1454              		.section	.bss.htim3,"aw",%nobits
 1455              		.align	2
 1456              		.set	.LANCHOR5,. + 0
 1459              	htim3:
 1460 0000 00000000 		.space	72
 1460      00000000 
 1460      00000000 
 1460      00000000 
 1460      00000000 
 1461              		.section	.bss.huart4,"aw",%nobits
 1462              		.align	2
 1463              		.set	.LANCHOR4,. + 0
 1466              	huart4:
 1467 0000 00000000 		.space	68
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1468              		.text
 1469              	.Letext0:
 1470              		.file 3 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1471              		.file 4 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1472              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1473              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1474              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1475              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1476              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1477              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1478              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1479              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1480              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1481              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1482              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1483              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1484              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1485              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1486              		.file 19 "USB_HOST/App/usb_host.h"
 1487              		.file 20 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-ma
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 45


 1488              		.file 21 "<built-in>"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 46


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:377    .text.MX_GPIO_Init:00000000000001b0 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:388    .text.Error_Handler:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:395    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:427    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:433    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:540    .text.MX_ADC1_Init:0000000000000060 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:547    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:553    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:660    .text.MX_ADC2_Init:0000000000000060 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:667    .text.MX_RTC_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:673    .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:725    .text.MX_RTC_Init:0000000000000028 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:731    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:737    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:841    .text.MX_TIM2_Init:0000000000000068 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:846    .text.MX_UART4_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:852    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:907    .text.MX_UART4_Init:000000000000002c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:913    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:919    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1023   .text.MX_TIM3_Init:0000000000000064 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1029   .text.SystemClock_Config:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1036   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1213   .text.SystemClock_Config:00000000000000c8 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1219   .rodata.main.str1.4:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1223   .text.main:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1230   .text.main:0000000000000000 main
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1366   .text.main:00000000000000a0 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1418   .bss.envelope_array:0000000000000000 envelope_array
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1398   .bss.audio_array:0000000000000000 audio_array
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1424   .bss.envelope_volts:0000000000000000 envelope_volts
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1411   .bss.envelope:0000000000000000 envelope
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1404   .bss.audio_volts:0000000000000000 audio_volts
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1392   .bss.audio:0000000000000000 audio
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1466   .bss.huart4:0000000000000000 huart4
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1459   .bss.htim3:0000000000000000 htim3
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1452   .bss.htim2:0000000000000000 htim2
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1445   .bss.hrtc:0000000000000000 hrtc
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1438   .bss.hadc2:0000000000000000 hadc2
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1431   .bss.hadc1:0000000000000000 hadc1
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1389   .bss.audio:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1395   .bss.audio_array:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1401   .bss.audio_volts:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1407   .bss.envelope:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1414   .bss.envelope_array:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1421   .bss.envelope_volts:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1427   .bss.hadc1:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1434   .bss.hadc2:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1441   .bss.hrtc:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1448   .bss.htim2:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1455   .bss.htim3:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s:1462   .bss.huart4:0000000000000000 $d

ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//cc155Xpe.s 			page 47


UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_RTC_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_HOST_Init
HAL_TIM_Base_Start_IT
HAL_GPIO_ReadPin
sprintf
MX_USB_HOST_Process
HAL_TIM_Base_Stop_IT
