/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,montaguep";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. MontagueP SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x246 0x10000>;

	__symbols__ {
		CLUSTER_OFF = "/idle-states/cluster-d4";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CX_RET = "/idle-states/cx-ret";
		GOLD_CPU_OFF = "/idle-states/gold-c3";
		GOLD_CPU_RAIL_OFF = "/idle-states/gold-c4";
		L10B = "/soc/rsc@17a00000/rpmh-regulator-ldob10/regulator-pm6450-l10";
		L11B = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm6450-l11";
		L12B = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm6450-l12";
		L13B = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm6450-l13";
		L14B = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm6450-l14";
		L16B = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm6450-l16";
		L17B = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm6450-l17";
		L18B = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm6450-l18";
		L19B = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm6450-l19";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm6450-l1";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pm8010-l1";
		L20B = "/soc/rsc@17a00000/rpmh-regulator-ldob20/regulator-pm6450-l20";
		L21B = "/soc/rsc@17a00000/rpmh-regulator-ldob21/regulator-pm6450-l21";
		L22B = "/soc/rsc@17a00000/rpmh-regulator-ldob22/regulator-pm6450-l22";
		L23B = "/soc/rsc@17a00000/rpmh-regulator-ldob23/regulator-pm6450-l23";
		L24B = "/soc/rsc@17a00000/rpmh-regulator-ldob24/regulator-pm6450-l24";
		L24B_PBS = "/soc/rsc@17a00000/rpmh-regulator-vrmsd/regulator-pm6450-l24-pbs";
		L25B = "/soc/rsc@17a00000/rpmh-regulator-ldob25/regulator-pm6450-l25";
		L26B = "/soc/rsc@17a00000/rpmh-regulator-ldob26/regulator-pm6450-l26";
		L27B = "/soc/rsc@17a00000/rpmh-regulator-ldob27/regulator-pm6450-l27";
		L28B = "/soc/rsc@17a00000/rpmh-regulator-ldob28/regulator-pm6450-l28";
		L28B_PBS = "/soc/rsc@17a00000/rpmh-regulator-vrmpx2/regulator-pm6450-l28-pbs";
		L2B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm6450-l3";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pm8010-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4B = "/soc/rsc@17a00000/rpmh-regulator-ldob4/regulator-pm6450-l4";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pm8010-l4";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm6450-l5";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pm8010-l5";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm6450-l6";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pm8010-l6";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm6450-l7";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pm8010-l7";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm6450-l9";
		S1B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		S1G_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		S5B_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		S6B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		S7B = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm6450-s7";
		S8B = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm6450-s8";
		S9B = "/soc/rsc@17a00000/rpmh-regulator-smpb9/regulator-pm6450-s9";
		SILVER_CPU_OFF = "/idle-states/silver-c3";
		SILVER_CPU_RAIL_OFF = "/idle-states/silver-c4";
		Sierra_A6 = "/soc/cti@10C13000";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		VDD_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region@87300000";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		aliases = "/aliases";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151e5000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151e9000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aoss_qmp = "/soc/power-controller@c300000";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		apps_rsc = "/soc/rsc@17a00000";
		apps_smmu = "/soc/apps-smmu@15000000";
		apss_atb_cti = "/soc/cti@12862000";
		apss_cti0 = "/soc/cti@128e0000";
		apss_cti1 = "/soc/cti@128f0000";
		apss_cti2 = "/soc/cti@12900000";
		apsscc = "/soc/syscon@17aa0000";
		arch_timer = "/soc/timer";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		bluetooth = "/soc/bt_wcn3990";
		bluetooth_qca6490 = "/soc/bt_qca6490";
		bluetooth_wcn6750 = "/soc/bt_wcn6750";
		boot_config = "/soc/qfprom@221c8000/boot_config@600";
		bps_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		cam_bps = "/soc/qcom,bps@ac2c000";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad10004";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@adf4004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad13004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad14004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad14078";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad11004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad15120";
		cam_cci0 = "/soc/qcom,cci0@ac15000";
		cam_cci1 = "/soc/qcom,cci1@ac16000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ace4000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ace6000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ace8000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@acf6000";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@acf7000";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cam_lx7 = "/soc/qcom,lx7";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@f000000/cam_sensor_csi_mux_sel_active";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@f000000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_tfe0 = "/soc/qcom,tfe0@ac62000";
		cam_tfe1 = "/soc/qcom,tfe1@ac71000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@ac62000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@ac71000";
		camcc = "/soc/clock-controller@ade0000";
		camera_mem = "/reserved-memory/camera_region@84b00000";
		cci_scl0_active = "/soc/pinctrl@f000000/cci_scl0_active";
		cci_scl0_suspend = "/soc/pinctrl@f000000/cci_scl0_suspend";
		cci_scl1_active = "/soc/pinctrl@f000000/cci_scl1_active";
		cci_scl1_suspend = "/soc/pinctrl@f000000/cci_scl1_suspend";
		cci_scl2_active = "/soc/pinctrl@f000000/cci_scl2_active";
		cci_scl2_suspend = "/soc/pinctrl@f000000/cci_scl2_suspend";
		cci_sda0_active = "/soc/pinctrl@f000000/cci_sda0_active";
		cci_sda0_suspend = "/soc/pinctrl@f000000/cci_sda0_suspend";
		cci_sda1_active = "/soc/pinctrl@f000000/cci_sda1_active";
		cci_sda1_suspend = "/soc/pinctrl@f000000/cci_sda1_suspend";
		cci_sda2_active = "/soc/pinctrl@f000000/cci_sda2_active";
		cci_sda2_suspend = "/soc/pinctrl@f000000/cci_sda2_suspend";
		chosen = "/chosen";
		clk_virt = "/soc/interconnect@0";
		cnoc2 = "/soc/interconnect@1500000";
		cnoc3 = "/soc/interconnect@1510000";
		cnss_pci0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0";
		cnss_pci_iommu_group0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0/cnss_pci_iommu_group0";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		cortex_m3 = "/soc/cti@10b13000";
		cpas_cdm0_bps_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-bps-rd";
		cpas_cdm0_ope_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-ope-rd";
		cpas_cdm0_top_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-top-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4_emerg = "/soc/thermal-zones/cpu-0-4/trips/cpu4-emerg-cfg";
		cpu4_hotplug = "/soc/qcom,cpu-hotplug/cpu4-hotplug";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5_emerg = "/soc/thermal-zones/cpu-0-5/trips/cpu5-emerg-cfg";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu6-emerg1-cfg";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu7-emerg1-cfg";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu_pmu = "/soc/cpu-pmu";
		cpu_scp_lpri = "/sram@17D09100/scp-shmem@0";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		cre = "/soc/qcom,cre@acfa000";
		cre_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre-all-rd";
		cre_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre-all-wr";
		cre_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cre/iova-mem-map";
		csr = "/soc/csr@10001000";
		cti0 = "/soc/cti@10c2a000";
		cx_cdev = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-cdev";
		cx_pe = "/soc/cx_rdpm_pe@635000";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config1";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@100ff000";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		ddr_ch01_dl_cti_0 = "/soc/cti@10d21000";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_freq_table = "/soc/ddr-freq-table";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrss_shrm2 = "/soc/cti@10d11000";
		debugcc = "/soc/debug-clock-controller@0";
		disp0_cc_mdss_core_gdsc = "/soc/qcom,disp0-gdsc@af09000";
		disp0_cc_mdss_core_int2_gdsc = "/soc/qcom,disp0-gdsc@af0b000";
		disp1_cc_mdss_core_gdsc = "/soc/qcom,disp1-gdsc@15709000";
		disp1_cc_mdss_core_int2_gdsc = "/soc/qcom,disp1-gdsc@1570b000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		disp_rsc = "/soc/rsc@af20000";
		dispcc = "/soc/clock-controller@af00000";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		ete0_out_funnel_ete = "/soc/etm0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/etm1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/etm2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/etm3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/etm4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/etm5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/etm6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/etm7/out-ports/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		feat_conf12 = "/soc/qfprom@221c8000/feat_conf12@0130";
		feat_conf13 = "/soc/qfprom@221c8000/feat_conf13@0134";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@a8c000/fsa4480@42";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@12810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@12810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@12810000/in-ports/port@3/endpoint";
		funnel_apss_out_funnel_dl_center = "/soc/funnel@12810000/out-ports/port/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@10d22000";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch01_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d03000";
		funnel_ddr_dl0_in_funnel_ddr_ch01 = "/soc/funnel@10d03000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0 = "/soc/funnel@10d03000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_shrm = "/soc/funnel@10d03000/in-ports/port@3/endpoint";
		funnel_ddr_out_tpda_dl_center_11 = "/soc/funnel@10d03000/out-ports/port@1/endpoint";
		funnel_ddr_out_tpda_dl_center_12 = "/soc/funnel@10d03000/out-ports/port@2/endpoint";
		funnel_ddr_out_tpda_dl_center_9 = "/soc/funnel@10d03000/out-ports/port@0/endpoint";
		funnel_dl_center2 = "/soc/funnel@10ac4000";
		funnel_dl_center2_in_funnel_dl_lpass = "/soc/funnel@10ac4000/in-ports/port@6/endpoint";
		funnel_dl_center2_in_funnel_dl_south = "/soc/funnel@10ac4000/in-ports/port@4/endpoint";
		funnel_dl_center2_in_tpda_dl_center2 = "/soc/funnel@10ac4000/in-ports/port@0/endpoint";
		funnel_dl_center2_out_funnel_in1 = "/soc/funnel@10ac4000/out-ports/port/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm = "/soc/funnel@10c02000/in-ports/port@1/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm_mx = "/soc/funnel@10c02000/in-ports/port@2/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_10 = "/soc/funnel@10c02000/out-ports/port@0/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_11 = "/soc/funnel@10c02000/out-ports/port@1/endpoint";
		funnel_dl_center_in_funnel_apss = "/soc/funnel@10c2c000/in-ports/port@7/endpoint";
		funnel_dl_center_in_funnel_wpss = "/soc/funnel@10c2c000/in-ports/port@4/endpoint";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2c000/in-ports/port@0/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2c000/out-ports/port/endpoint";
		funnel_dl_lpass = "/soc/funnel@10c3b000";
		funnel_dl_lpass_in_tpda_dl_lpass = "/soc/funnel@10c3b000/in-ports/port/endpoint";
		funnel_dl_lpass_out_funnel_dl_center2 = "/soc/funnel@10c3b000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@109c3000";
		funnel_dl_south_in_tpdm_dl_south0 = "/soc/funnel@109c3000/in-ports/port@2/endpoint";
		funnel_dl_south_in_tpdm_dl_south1 = "/soc/funnel@109c3000/in-ports/port@3/endpoint";
		funnel_dl_south_in_tpdm_wcss = "/soc/funnel@109c3000/in-ports/port@4/endpoint";
		funnel_dl_south_out_funnel_dl_center2 = "/soc/funnel@109c3000/out-ports/port@2/endpoint";
		funnel_dl_south_out_tpda_dl_center2_7 = "/soc/funnel@109c3000/out-ports/port@0/endpoint";
		funnel_dl_south_out_tpda_dl_center2_8 = "/soc/funnel@109c3000/out-ports/port@1/endpoint";
		funnel_dl_west = "/soc/funnel@10c4b000";
		funnel_dl_west_in_tpda_dl_west = "/soc/funnel@10c4b000/in-ports/port/endpoint";
		funnel_dl_west_out_funnel_in1 = "/soc/funnel@10c4b000/out-ports/port/endpoint";
		funnel_dlct0 = "/soc/funnel@10c2c000";
		funnel_dlct_1 = "/soc/funnel@10c02000";
		funnel_ete_in_ete0 = "/soc/funnel@12800000/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel@12800000/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel@12800000/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel@12800000/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel@12800000/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel@12800000/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel@12800000/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel@12800000/in-ports/port@7/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel@12800000/out-ports/port/endpoint";
		funnel_etm = "/soc/funnel@12800000";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_out_tpda_dl_center2_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_funnel_tmess = "/soc/funnel@10041000/in-ports/port@1/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_center2 = "/soc/funnel@10042000/in-ports/port@7/endpoint";
		funnel_in1_in_funnel_dl_west = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_lpass_2 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@10045000";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc5000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc5000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_in0 = "/soc/funnel@10cc5000/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@10c73000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@10c73000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss_1 = "/soc/funnel@10c73000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@10c73000/in-ports/port@2/endpoint";
		funnel_wpss_out_funnel_dl_center = "/soc/funnel@10c73000/out-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl_center_5 = "/soc/funnel@10c73000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl_center_6 = "/soc/funnel@10c73000/out-ports/port@1/endpoint";
		gcc = "/soc/clock-controller@100000";
		gcc_apcs_gdsc_sleep_ctrl = "/soc/syscon@162204";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@17c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_pcie_2_gdsc = "/soc/qcom,pcie2-gdsc@19d004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@160018";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1b6044";
		gcc_venus_gdsc = "/soc/qcom,gdsc@1b6020";
		gem_noc = "/soc/interconnect@19100000";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cortex_m3 = "/soc/cti@10962000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@8941a000";
		gpu_speed_bin = "/soc/qfprom@221c8000/gpu_speed_bin@119";
		gpu_tj_cfg = "/soc/thermal-zones/gpuss/trips/tj_cfg";
		gpucc = "/soc/clock-controller@3d90000";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@18d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@18d058";
		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc = "/soc/qcom,gdsc@18d078";
		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc = "/soc/qcom,gdsc@18d07c";
		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc = "/soc/qcom,gdsc@18d088";
		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc = "/soc/qcom,gdsc@18d08c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@18d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@18d06c";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@18d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@18d060";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_custom_mode";
		icnss2 = "/soc/qcom,wcn6750";
		icnss_cdev_apss = "/soc/qcom,wcn6750/qcom,icnss_cdev1";
		icnss_cdev_wpss = "/soc/qcom,wcn6750/qcom,icnss_cdev2";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17200000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@89400000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@89410000";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level2_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_rt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_ag_noc = "/soc/interconnect@3C40000";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		lpass_dl_cti = "/soc/cti@10845000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151f5000";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		lsm = "/soc/qcom,msm-lsm-client";
		mc_virt = "/soc/interconnect@1";
		mccc = "/soc/syscon@190ba000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		memtimer = "/soc/timer@17420000";
		min_temp_0_trip = "/soc/thermal-zones/zeroc-0-step/trips/cold-trip";
		min_temp_1_trip = "/soc/thermal-zones/zeroc-1-step/trips/cold-trip";
		mmss_noc = "/soc/interconnect@1740000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@151ed000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151f1000";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_dsc";
		modem_lte_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_sub1_dsc";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc";
		modem_nr_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_sub1_dsc";
		modem_nr_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_sub1_dsc";
		modem_pas = "/soc/remoteproc-mss@04080000";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		mpss_mem = "/reserved-memory/mpss_region@8a000000";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		non_secure_display_dma_buf = "/soc/qcom,dma-heaps/qcom,display";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		ope_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ope_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ope_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc";
		pa_lte_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_sub1_dsc";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc";
		pa_lte_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_sub1_dsc";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg";
		pa_nr_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_sub1_dsc";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg";
		pa_nr_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_sub1_dsc";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17210040";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		pcie_anoc = "/soc/interconnect@16C0000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151f9000";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pm6450_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm6450-l1";
		pm6450_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldob10/regulator-pm6450-l10";
		pm6450_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm6450-l11";
		pm6450_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm6450-l12";
		pm6450_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm6450-l13";
		pm6450_l14 = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm6450-l14";
		pm6450_l16 = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm6450-l16";
		pm6450_l17 = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm6450-l17";
		pm6450_l18 = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm6450-l18";
		pm6450_l19 = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm6450-l19";
		pm6450_l20 = "/soc/rsc@17a00000/rpmh-regulator-ldob20/regulator-pm6450-l20";
		pm6450_l21 = "/soc/rsc@17a00000/rpmh-regulator-ldob21/regulator-pm6450-l21";
		pm6450_l22 = "/soc/rsc@17a00000/rpmh-regulator-ldob22/regulator-pm6450-l22";
		pm6450_l23 = "/soc/rsc@17a00000/rpmh-regulator-ldob23/regulator-pm6450-l23";
		pm6450_l24 = "/soc/rsc@17a00000/rpmh-regulator-ldob24/regulator-pm6450-l24";
		pm6450_l24_pbs = "/soc/rsc@17a00000/rpmh-regulator-vrmsd/regulator-pm6450-l24-pbs";
		pm6450_l25 = "/soc/rsc@17a00000/rpmh-regulator-ldob25/regulator-pm6450-l25";
		pm6450_l26 = "/soc/rsc@17a00000/rpmh-regulator-ldob26/regulator-pm6450-l26";
		pm6450_l27 = "/soc/rsc@17a00000/rpmh-regulator-ldob27/regulator-pm6450-l27";
		pm6450_l28 = "/soc/rsc@17a00000/rpmh-regulator-ldob28/regulator-pm6450-l28";
		pm6450_l28_pbs = "/soc/rsc@17a00000/rpmh-regulator-vrmpx2/regulator-pm6450-l28-pbs";
		pm6450_l2_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		pm6450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm6450-l3";
		pm6450_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldob4/regulator-pm6450-l4";
		pm6450_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm6450-l5";
		pm6450_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm6450-l6";
		pm6450_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm6450-l7";
		pm6450_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		pm6450_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm6450-l9";
		pm6450_s1_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		pm6450_s5_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		pm6450_s5_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		pm6450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		pm6450_s7 = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm6450-s7";
		pm6450_s8 = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm6450-s8";
		pm6450_s9 = "/soc/rsc@17a00000/rpmh-regulator-smpb9/regulator-pm6450-s9";
		pm8010_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pm8010-l4";
		pm8010_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pm8010-l5";
		pm8010_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pm8010-l6";
		pm8010_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pm8010-l7";
		pm8010l_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pm8010-l1";
		pm8010l_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pm8010-l3";
		pmg1110_s1_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		qc_cti = "/soc/cti@10010000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		qcom_memlat = "/soc/qcom,memlat";
		qcom_pmu = "/soc/qcom,pmu";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_rng = "/soc/qrng@10c3000";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qfprom = "/soc/qfprom@221c8000";
		qfprom_sys = "/soc/qfprom@0";
		qmi_sensor = "/soc/qmi-ts-sensors";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		qtee_mem = "/reserved-memory/qtee_region@e8f80000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se0_2uart = "/soc/qcom,qup_uart@980000";
		qupv3_se0_2uart_pins = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins";
		qupv3_se0_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_rx_active";
		qupv3_se0_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_sleep";
		qupv3_se0_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_tx_active";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_4uart = "/soc/qcom,qup_uart@988000";
		qupv3_se2_4uart_pins = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins";
		qupv3_se2_cts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_cts";
		qupv3_se2_default_cts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_cts";
		qupv3_se2_default_rts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_rts";
		qupv3_se2_default_rx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_rx";
		qupv3_se2_default_tx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_tx";
		qupv3_se2_rts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_rts";
		qupv3_se2_rx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_rx";
		qupv3_se2_tx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_tx";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se3_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_clk_active";
		qupv3_se3_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_cs_active";
		qupv3_se3_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_active";
		qupv3_se3_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_mosi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@a80000";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_scl_active";
		qupv3_se5_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sda_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@a80000";
		qupv3_se5_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_clk_active";
		qupv3_se5_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_cs_active";
		qupv3_se5_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_miso_active";
		qupv3_se5_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_mosi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c = "/soc/i2c@a84000";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/spi@a84000";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@a88000";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_rx_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se7_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_tx_active";
		qupv3_se8_i2c = "/soc/i2c@a8c000";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_scl_active";
		qupv3_se8_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sda_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@a8c000";
		qupv3_se8_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_clk_active";
		qupv3_se8_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_cs_active";
		qupv3_se8_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_miso_active";
		qupv3_se8_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_mosi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@a90000";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_scl_active";
		qupv3_se9_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sda_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi = "/soc/spi@a90000";
		qupv3_se9_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_clk_active";
		qupv3_se9_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_cs_active";
		qupv3_se9_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_miso_active";
		qupv3_se9_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_mosi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		ramoops_mem = "/reserved-memory/ramoops_region";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rimps = "/soc/qcom,rimps@17400000";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		riscv_cti = "/soc/cti@1282b000";
		routing = "/soc/qcom,msm-pcm-routing";
		rpmhcc = "/soc/rsc@17a00000/qcom,rpmhclk";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		scmi = "/soc/qcom,scmi";
		scmi_cpufreqstat = "/soc/qcom,scmi/protocol@84";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_pmu = "/soc/qcom,scmi/protocol@86";
		scmi_shared_rail = "/soc/qcom,scmi/protocol@88";
		sdc1_off = "/soc/pinctrl@f000000/sdc1_off";
		sdc1_on = "/soc/pinctrl@f000000/sdc1_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sdhc1_opp_table = "/soc/sdhc1-opp-table";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_1 = "/soc/sdhci@7C4000";
		sdhc_2 = "/soc/sdhci@8804000";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc";
		sf1_vreg_enable = "/soc/rsc@17a00000/rpmh-regulator-sf1-vreg-enable/regulator-sf1-vreg-enable";
		sf1_vreg_mode = "/soc/rsc@17a00000/rpmh-regulator-sf1-vreg-mode/regulator-sf1-vreg-mode";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151fd000";
		sleep_clk = "/soc/clocks/sleep_clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_msm = "/soc/slim@3340000";
		slimbam = "/soc/bamdma@3304000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@80900000";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-in";
		smp2p_wlan_1_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-out";
		smp2p_wlan_2_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-in";
		smp2p_wlan_2_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-out";
		smp2p_wlan_3_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-3-out";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		soc = "/soc";
		south_cti = "/soc/cti@109C2000";
		spf_core_platform = "/soc/spf_core_platform";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		sram = "/sram@17D09100";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@10b11000";
		swao_cti = "/soc/cti@10b00000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		system_cma = "/reserved-memory/linux,cma";
		system_noc = "/soc/interconnect@1680000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tfe0_bayer_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe0_bayer_stats_wr";
		tfe0_rdi_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe0_rdi_raw_wr";
		tfe1_bayer_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe1-ubwc-wr";
		tfe1_rdi_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe1-rdi-pixel-raw-wr";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@f000000";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		tmess_cpu = "/soc/cti@10cd1000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@12863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@12863000/in-ports/port@0/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@12863000/in-ports/port@3/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@12863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@12863000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2b000";
		tpda_dl_center2 = "/soc/tpda@10ac3000";
		tpda_dl_center2_17_in_funnel_gfx = "/soc/tpda@10ac3000/in-ports/port@11/endpoint";
		tpda_dl_center2_26_in_tpdm_dlct0 = "/soc/tpda@10ac3000/in-ports/port@1a/endpoint";
		tpda_dl_center2_27_in_tpdm_dlct1 = "/soc/tpda@10ac3000/in-ports/port@1b/endpoint";
		tpda_dl_center2_7_in_funnel_dl_south = "/soc/tpda@10ac3000/in-ports/port@7/endpoint";
		tpda_dl_center2_8_in_funnel_dl_south = "/soc/tpda@10ac3000/in-ports/port@8/endpoint";
		tpda_dl_center2_out_funnel_dl_center2 = "/soc/tpda@10ac3000/out-ports/port/endpoint";
		tpda_dl_center_10_in_funnel_dl_center_1 = "/soc/tpda@10ac3000/in-ports/port@d/endpoint";
		tpda_dl_center_11_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@c/endpoint";
		tpda_dl_center_11_in_funnel_dl_center_1 = "/soc/tpda@10ac3000/in-ports/port@e/endpoint";
		tpda_dl_center_12_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@d/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2b000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2b000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2b000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2b000/in-ports/port@16/endpoint";
		tpda_dl_center_24_in_tpdm_ipa = "/soc/tpda@10c2b000/in-ports/port@18/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2b000/in-ports/port@19/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2b000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2b000/in-ports/port@1b/endpoint";
		tpda_dl_center_5_in_funnel_wpss = "/soc/tpda@10c2b000/in-ports/port@5/endpoint";
		tpda_dl_center_6_in_funnel_wpss = "/soc/tpda@10c2b000/in-ports/port@6/endpoint";
		tpda_dl_center_9_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@9/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2b000/out-ports/port/endpoint";
		tpda_dl_lpass = "/soc/tpda@10c3a000";
		tpda_dl_lpass_0_in_tpdm_sdcc = "/soc/tpda@10c3a000/in-ports/port@0/endpoint";
		tpda_dl_lpass_10_in_tpdm_dl_lpass = "/soc/tpda@10c3a000/in-ports/port@10/endpoint";
		tpda_dl_lpass_2_in_funnel_lpass = "/soc/tpda@10c3a000/in-ports/port@2/endpoint";
		tpda_dl_lpass_out_funnel_dl_lpass = "/soc/tpda@10c3a000/out-ports/port/endpoint";
		tpda_dl_west = "/soc/tpda@10c4a000";
		tpda_dl_west_in_tpdm_dl_west = "/soc/tpda@10c4a000/in-ports/port@10/endpoint";
		tpda_dl_west_in_tpdm_sdcc2 = "/soc/tpda@10c4a000/in-ports/port@0/endpoint";
		tpda_dl_west_out_funnel_dl_west = "/soc/tpda@10c4a000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		tpda_tmess = "/soc/tpda@10cc4000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc4000/in-ports/port@0/endpoint";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc4000/in-ports/port@1/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc4000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc4000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@12860000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@12861000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@12861000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@12860000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_ch01 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr_dl0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_dl_center2_cmb = "/soc/tpdm@10ac1000";
		tpdm_dl_center2_dsb = "/soc/tpdm@10ac0000";
		tpdm_dl_lpass = "/soc/tpdm@10c38000";
		tpdm_dl_lpass_out_tpda_dl_lpass_10 = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_dl_south0 = "/soc/tpdm@109c0000";
		tpdm_dl_south0_out_funnel_dl_south = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dl_south1 = "/soc/tpdm@109c1000";
		tpdm_dl_south1_out_funnel_dl_south = "/soc/tpdm@109c1000/out-ports/port/endpoint";
		tpdm_dl_west = "/soc/tpdm@10C48000";
		tpdm_dl_west_out_tpda_dl_west = "/soc/tpdm@10C48000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct0_out_tpda_dl_center2_26 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_dlct1_out_tpda_dl_center2_27 = "/soc/tpdm@10ac1000/out-ports/port/endpoint";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_emmc = "/soc/tpdm@10c23000";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_24 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@128a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@128a0000/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c00000";
		tpdm_rdpm_mx = "/soc/tpdm@10c01000";
		tpdm_rdpm_mx_out_funnel_dl_center_1 = "/soc/tpdm@10c01000/out-ports/port/endpoint";
		tpdm_rdpm_out_funnel_dl_center_1 = "/soc/tpdm@10c00000/out-ports/port/endpoint";
		tpdm_sdcc = "/soc/tpdm@10c20000";
		tpdm_sdcc2_out_tpda_dl_west = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_sdcc_out_tpda_dl_lpass_0 = "/soc/tpdm@10c23000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_shrm_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc0000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc1000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_wcss = "/soc/tpdm@109A4000";
		tpdm_wcss_out_funnel_dl_south = "/soc/tpdm@109A4000/out-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@10c70000";
		tpdm_wpss1 = "/soc/tpdm@10c71000";
		tpdm_wpss_1_out_funnel_wpss = "/soc/tpdm@10c71000/out-ports/port/endpoint";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@10c70000/out-ports/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e55fc000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e55f3000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5600000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e55fc000";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@e9480000";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_spi_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_spi_active";
		ts_spi_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_spi_int_suspend";
		ts_spi_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_spi_release";
		ts_spi_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_spi_reset_suspend";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_q6_cti = "/soc/cti@1098b000";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/connector/port/endpoint";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		video_aggre_noc = "/soc/interconnect@1760000";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf81a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf8084";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf8244";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8124";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf5004";
		video_mem = "/reserved-memory/video_region@86c00000";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		waipio_snd = "/soc/spf_core_platform/sound";
		wcd_reset_active = "/soc/pinctrl@f000000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@f000000/wcd_reset_sleep";
		wcss0 = "/soc/cti@109AC000";
		wcss1 = "/soc/cti@109ad000";
		wcss2 = "/soc/cti@109Ae000";
		wdog = "/soc/qcom,wdt@17410000";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_mem_region@82a00000";
		wlan_q6_cti = "/soc/cti@10C7B000";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		wpss_moselle_mem = "/reserved-memory/wpss_moselle_region@85300000";
		wpss_pas = "/soc/remoteproc-wpss@8a00000";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		xo_board = "/soc/clocks/xo_board";
	};

	aliases {
		hsuart0 = "/soc/qcom,qup_uart@988000";
		mmc0 = "/soc/sdhci@7C4000";
		mmc1 = "/soc/sdhci@8804000";
		phandle = <0x20f>;
		serial0 = "/soc/qcom,qup_uart@a88000";
		serial1 = "/soc/qcom,qup_uart@980000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "console=ttyMSM0,115200n8 loglevel=6 log_buf_len=256K kernel.panic_on_rcu_stall=1 loop.max_part=7 pcie_ports=compat msm_rtb.filter=0x237 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 ftrace_dump_on_oops pstore.compress=none kpti=0 swiotlb=noforce cgroup.memory=nokmem,nosocket kswapd_per_node=2 slub_debug=- allow_file_spec_access cpufreq.default_governor=performance transparent_hugepage=never can.stats_timer=0 disable_dma32=on android12_only.will_be_removed_soon.memblock_nomap_remove=on pcie_ports=compat";
		phandle = <0x1f9>;
		stdout-path = "/soc/qcom,qup_uart@a88000:115200n8";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1a>;
				};

				core1 {
					cpu = <0x1b>;
				};

				core2 {
					cpu = <0x1c>;
				};

				core3 {
					cpu = <0x1d>;
				};

				core4 {
					cpu = <0x1e>;
				};

				core5 {
					cpu = <0x1f>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x20>;
				};

				core1 {
					cpu = <0x21>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4 0x5>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x8>;
			phandle = <0x1a>;
			power-domain-names = "psci";
			power-domains = <0x6>;
			qcom,freq-domain = <0x7 0x0 0x8>;
			reg = <0x0 0x0>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0x8>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x9>;
				};
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4 0x5>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0xb>;
			phandle = <0x1b>;
			power-domain-names = "psci";
			power-domains = <0xa>;
			qcom,freq-domain = <0x7 0x0 0x8>;
			reg = <0x0 0x100>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0xb>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4 0x5>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0xd>;
			phandle = <0x1c>;
			power-domain-names = "psci";
			power-domains = <0xc>;
			qcom,freq-domain = <0x7 0x0 0x8>;
			reg = <0x0 0x200>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0xd>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4 0x5>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0xf>;
			phandle = <0x1d>;
			power-domain-names = "psci";
			power-domains = <0xe>;
			qcom,freq-domain = <0x7 0x0 0x8>;
			reg = <0x0 0x300>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0xf>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4 0x5>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x11>;
			phandle = <0x1e>;
			power-domain-names = "psci";
			power-domains = <0x10>;
			qcom,freq-domain = <0x7 0x0 0x8>;
			reg = <0x0 0x400>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0x11>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4 0x5>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x13>;
			phandle = <0x1f>;
			power-domain-names = "psci";
			power-domains = <0x12>;
			qcom,freq-domain = <0x7 0x0 0x8>;
			reg = <0x0 0x500>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0x13>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x799>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x14 0x15>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x1e3>;
			enable-method = "psci";
			next-level-cache = <0x17>;
			phandle = <0x20>;
			power-domain-names = "psci";
			power-domains = <0x16>;
			qcom,freq-domain = <0x7 0x1 0x8>;
			reg = <0x0 0x600>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0x17>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x799>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x14 0x15>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x1e3>;
			enable-method = "psci";
			next-level-cache = <0x19>;
			phandle = <0x21>;
			power-domain-names = "psci";
			power-domains = <0x18>;
			qcom,freq-domain = <0x7 0x1 0x8>;
			reg = <0x0 0x700>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x9>;
				phandle = <0x19>;
			};
		};
	};

	ddr-regions {
	};

	firmware {
		phandle = <0x211>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};

		qcom_scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x3 0x13000>;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};
	};

	idle-states {
		entry-method = "psci";

		cluster-d4 {
			arm,psci-suspend-param = <0x41000044>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x41a>;
			exit-latency-us = <0x9c4>;
			idle-state-name = "l3-off";
			min-residency-us = <0x14bd>;
			phandle = <0x12b>;
		};

		cx-ret {
			arm,psci-suspend-param = <0x41003344>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x619>;
			exit-latency-us = <0xaf1>;
			idle-state-name = "cx-ret";
			min-residency-us = <0x2166>;
			phandle = <0x12c>;
		};

		gold-c3 {
			arm,psci-suspend-param = <0x40000003>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x60e>;
			idle-state-name = "pc";
			local-timer-stop;
			min-residency-us = <0x89f>;
			phandle = <0x14>;
		};

		gold-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x258>;
			exit-latency-us = <0x60e>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0x12b7>;
			phandle = <0x15>;
		};

		silver-c3 {
			arm,psci-suspend-param = <0x40000003>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x15e>;
			exit-latency-us = <0x384>;
			idle-state-name = "pc";
			local-timer-stop;
			min-residency-us = <0x6ee>;
			phandle = <0x4>;
		};

		silver-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x320>;
			exit-latency-us = <0x2ee>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0xffa>;
			phandle = <0x5>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		mboxes = <0x2 0x0>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x1fa>;
		ranges;

		adsp_heap_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x14d>;
			reusable;
			size = <0x0 0xc00000>;
		};

		adsp_region@87300000 {
			no-map;
			phandle = <0x155>;
			reg = <0x0 0x87300000 0x0 0x2100000>;
		};

		aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x1ff>;
			reg = <0x0 0x80860000 0x0 0x20000>;
		};

		aop_config_region@80880000 {
			no-map;
			phandle = <0x200>;
			reg = <0x0 0x80880000 0x0 0x20000>;
		};

		aop_image_region@80800000 {
			no-map;
			phandle = <0x1fe>;
			reg = <0x0 0x80800000 0x0 0x60000>;
		};

		audio_cma_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x38>;
			reusable;
			size = <0x0 0x1c00000>;
		};

		camera_region@84b00000 {
			no-map;
			phandle = <0x205>;
			reg = <0x0 0x84b00000 0x0 0x800000>;
		};

		cnss_wlan_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e7>;
			reusable;
			size = <0x0 0x2000000>;
			status = "disabled";
		};

		cpucp_fw_region@80b00000 {
			no-map;
			phandle = <0x204>;
			reg = <0x0 0x80b00000 0x0 0x100000>;
		};

		cpusys_vm_region@e0600000 {
			no-map;
			phandle = <0x187>;
			reg = <0x0 0xe0600000 0x0 0x400000>;
		};

		global_sync_region@a6f00000 {
			no-map;
			phandle = <0x209>;
			reg = <0x0 0xa6f00000 0x0 0x100000>;
		};

		gpu_microcode_region@8941a000 {
			no-map;
			phandle = <0x34>;
			reg = <0x0 0x8941a000 0x0 0x2000>;
		};

		hyp_region@80000000 {
			no-map;
			phandle = <0x1fb>;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		ipa_fw_region@89400000 {
			no-map;
			phandle = <0x207>;
			reg = <0x0 0x89400000 0x0 0x10000>;
		};

		ipa_gsi_region@89410000 {
			no-map;
			phandle = <0x15f>;
			reg = <0x0 0x89410000 0x0 0xa000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			phandle = <0x2e>;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x122>;
			reusable;
			size = <0x0 0xc00000>;
		};

		mpss_region@8a000000 {
			no-map;
			phandle = <0x159>;
			reg = <0x0 0x8a000000 0x0 0xd700000>;
		};

		non_secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x39>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x36>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x37>;
			reusable;
			size = <0x0 0x1000000>;
		};

		qtee_region@e8f80000 {
			no-map;
			phandle = <0x20c>;
			reg = <0x0 0xe8f80000 0x0 0x500000>;
		};

		ramoops_region {
			alloc-ranges = <0x0 0x0 0xffffffff 0xffffffff>;
			compatible = "ramoops";
			mem-type = <0x2>;
			phandle = <0x20e>;
			pmsg-size = <0x200000>;
			size = <0x0 0x200000>;
		};

		smem_region@80900000 {
			no-map;
			phandle = <0x139>;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		tags_region@e8900000 {
			no-map;
			phandle = <0x20b>;
			reg = <0x0 0xe8900000 0x0 0x680000>;
		};

		tme_crash_dump_region@808a0000 {
			no-map;
			phandle = <0x201>;
			reg = <0x0 0x808a0000 0x0 0x40000>;
		};

		tme_log_region@808e0000 {
			no-map;
			phandle = <0x202>;
			reg = <0x0 0x808e0000 0x0 0x4000>;
		};

		trust_ui_vm_qrtr@e55f3000 {
			no-map;
			phandle = <0x182>;
			reg = <0x0 0xe55f3000 0x0 0x9000>;
		};

		trust_ui_vm_region@e0b00000 {
			no-map;
			phandle = <0x186>;
			reg = <0x0 0xe0b00000 0x0 0x4af3000>;
		};

		trust_ui_vm_swiotlb@e5600000 {
			gunyah-label = <0x12>;
			no-map;
			phandle = <0x184>;
			reg = <0x0 0xe5600000 0x0 0x100000>;
		};

		trust_ui_vm_vblk0_ring@e55fc000 {
			gunyah-label = <0x11>;
			no-map;
			phandle = <0x183>;
			reg = <0x0 0xe55fc000 0x0 0x4000>;
		};

		trusted_apps_region@e9480000 {
			no-map;
			phandle = <0x20d>;
			reg = <0x0 0xe9480000 0x0 0x1200000>;
		};

		tz_stat_region@e8800000 {
			no-map;
			phandle = <0x20a>;
			reg = <0x0 0xe8800000 0x0 0x100000>;
		};

		uefi_log_region@808e4000 {
			no-map;
			phandle = <0x203>;
			reg = <0x0 0x808e4000 0x0 0x10000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x35>;
			reusable;
			size = <0x0 0x1000000>;
		};

		va_md_mem_region {
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x14c>;
			reusable;
			size = <0x0 0x1000000>;
		};

		video_region@86c00000 {
			no-map;
			phandle = <0x206>;
			reg = <0x0 0x86c00000 0x0 0x700000>;
		};

		wlan_msa_mem_region@82a00000 {
			no-map;
			phandle = <0x1f0>;
			reg = <0x0 0x82a00000 0x0 0xc00000>;
		};

		wpss_moselle_region@85300000 {
			no-map;
			phandle = <0x15c>;
			reg = <0x0 0x85300000 0x0 0x1900000>;
		};

		xbl_dtlog_region@80600000 {
			no-map;
			phandle = <0x1fc>;
			reg = <0x0 0x80600000 0x0 0x40000>;
		};

		xbl_ramdump_region@80640000 {
			no-map;
			phandle = <0x1fd>;
			reg = <0x0 0x80640000 0x0 0x1c0000>;
		};

		xbl_sc_region@a6e00000 {
			no-map;
			phandle = <0x208>;
			reg = <0x0 0xa6e00000 0x0 0x40000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		interrupt-parent = <0x1>;
		phandle = <0x212>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		apps-smmu@15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_hlos1_vote_mmu_tcu_clk";
			clocks = <0x24 0x90>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interconnects = <0x25 0x2 0x26 0x24f>;
			interrupts = <0x0 0x41 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x29e 0x4 0x0 0x29f 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c3 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4>;
			phandle = <0x2f>;
			qcom,active-only;
			qcom,actlr = <0x1980 0x3f 0x103 0x1900 0x3f 0x1 0x1800 0xff 0x1 0x800 0x7ff 0x1>;
			qcom,handoff-smrs = <0x800 0x402>;
			qcom,num-context-banks-override = <0x52>;
			qcom,num-smr-override = <0x85>;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x151e2000 0x20>;
			reg-names = "base", "tcu-base";

			anoc_1_tbu@151e5000 {
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_tbu1_clk";
				clocks = <0x24 0x8b>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x25 0x2 0x26 0x243>;
				phandle = <0x215>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x151e5000 0x1000 0x151e2200 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_2_tbu@151e9000 {
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_tbu2_clk";
				clocks = <0x24 0x8c>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x25 0x2 0x26 0x243>;
				phandle = <0x216>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x151e9000 0x1000 0x151e2208 0x8>;
				reg-names = "base", "status-reg";
			};

			lpass_tbu@151f5000 {
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_audio_tbu_clk";
				clocks = <0x24 0x89>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x2b 0x28 0x29 0x200>;
				phandle = <0x219>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x151f5000 0x1000 0x151e2220 0x8>;
				reg-names = "base", "status-reg";
			};

			mnoc_hf_0_tbu@151ed000 {
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_clk";
				clocks = <0x24 0x8d>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x28 0xd 0x29 0x200>;
				phandle = <0x217>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x151ed000 0x1000 0x151e2210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x27>;
			};

			mnoc_hf_1_tbu@151f1000 {
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_clk";
				clocks = <0x24 0x8e>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x28 0xd 0x29 0x200>;
				phandle = <0x218>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x151f1000 0x1000 0x151e2218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x2a>;
			};

			pcie_tbu@151f9000 {
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_pcie_tbu_clk";
				clocks = <0x24 0x8a>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x2c 0x2f 0x29 0x200>;
				phandle = <0x21a>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x151f9000 0x1000 0x151e2228 0x8>;
				reg-names = "base", "status-reg";
			};

			sf_0_tbu@151fd000 {
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_clk";
				clocks = <0x24 0x8f>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x28 0xf 0x29 0x200>;
				phandle = <0x21b>;
				qcom,active-only;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x151fd000 0x1000 0x151e2230 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x2d>;
			};
		};

		audio_etm0 {
			atid = <0x28>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						phandle = <0x85>;
						remote-endpoint = <0x4a>;
					};
				};
			};
		};

		bamdma@3304000 {
			#dma-cells = <0x1>;
			compatible = "qcom,bam-v1.7.0";
			interrupts = <0x0 0xa4 0x4>;
			num-channels = <0x1f>;
			phandle = <0x12d>;
			qcom,controlled-remotely;
			qcom,ee = <0x1>;
			qcom,num-ees = <0x2>;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			phandle = <0x341>;
			pinctrl-0 = <0x1ee>;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <0x126 0x27 0x0>;
			qcom,bt-sw-ctrl-gpio = <0x126 0x38 0x0>;
			qcom,bt-vdd-aon-config = <0xcf850 0x111700 0x0 0x1>;
			qcom,bt-vdd-aon-supply = <0x1ea>;
			qcom,bt-vdd-dig-config = <0xc3500 0x111700 0x0 0x1>;
			qcom,bt-vdd-dig-supply = <0x1ea>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x0 0x1>;
			qcom,bt-vdd-io-supply = <0x127>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0x0 0x1>;
			qcom,bt-vdd-rfa1-supply = <0x1eb>;
			qcom,bt-vdd-rfa2-config = <0x1312d0 0x14a140 0x0 0x1>;
			qcom,bt-vdd-rfa2-supply = <0x1ec>;
			qcom,wl-reset-gpio = <0x126 0x2b 0x0>;
			status = "disabled";
		};

		bt_wcn3990 {
			compatible = "qcom,wcn3990";
			phandle = <0x2b0>;
			qcom,bt-sw-ctrl-gpio = <0x126 0x38 0x0>;
			qcom,bt-vdd-core-config = <0x13e5c0 0x13e5c0 0x1 0x0>;
			qcom,bt-vdd-core-supply = <0x128>;
			qcom,bt-vdd-io-config = <0x19f0a0 0x1cfde0 0x1 0x0>;
			qcom,bt-vdd-io-supply = <0x127>;
			qcom,bt-vdd-pa-config = <0x2dc6c0 0x328980 0x1 0x0>;
			qcom,bt-vdd-pa-supply = <0x129>;
			qcom,bt-vdd-xtal-config = <0x19f0a0 0x1cfde0 0x1 0x0>;
			qcom,bt-vdd-xtal-supply = <0x43>;
		};

		bt_wcn6750 {
			compatible = "qcom,wcn6750-bt";
			phandle = <0x345>;
			pinctrl-0 = <0x1ee>;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <0x126 0x27 0x0>;
			qcom,bt-sw-ctrl-gpio = <0x126 0x38 0x0>;
			qcom,bt-vdd-aon-config = <0xcf850 0x111700 0x0 0x1>;
			qcom,bt-vdd-aon-supply = <0x1ea>;
			qcom,bt-vdd-dig-config = <0xc3500 0x111700 0x0 0x1>;
			qcom,bt-vdd-dig-supply = <0x1ea>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x0 0x1>;
			qcom,bt-vdd-io-supply = <0x127>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0x0 0x1>;
			qcom,bt-vdd-rfa1-supply = <0x1eb>;
			qcom,bt-vdd-rfa2-config = <0x1312d0 0x14a140 0x0 0x1>;
			qcom,bt-vdd-rfa2-supply = <0x1ec>;
			qcom,wl-reset-gpio = <0x126 0x2b 0x0>;
			status = "disabled";
		};

		clock-controller@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk", "pcie_0_pipe_clk", "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk", "ufs_phy_tx_symbol_0_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			clocks = <0x45 0x0 0x130 0x131 0x132 0x133 0x134 0x48>;
			compatible = "qcom,ravelin-gcc", "syscon";
			phandle = <0x24>;
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
		};

		clock-controller@3d90000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div", "gcc_gpu_snoc_dvm_gfx_clk";
			clocks = <0x45 0x0 0x24 0x21 0x24 0x22 0x24 0x24>;
			compatible = "qcom,ravelin-gpucc", "syscon";
			phandle = <0x23>;
			reg = <0x3d90000 0xa000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
		};

		clock-controller@ade0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "iface";
			clocks = <0x45 0x0 0x24 0xd>;
			compatible = "qcom,ravelin-camcc", "syscon";
			phandle = <0x135>;
			reg = <0xade0000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
		};

		clock-controller@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			clocks = <0x45 0x0 0x45 0x1 0x130 0x24 0x16>;
			compatible = "qcom,ravelin-dispcc", "syscon";
			phandle = <0x12a>;
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x124>;
			vdd_mx-supply = <0x125>;
		};

		clocks {

			pcie_0_pipe_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				compatible = "fixed-clock";
				phandle = <0x131>;
			};

			sleep_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x130>;
			};

			ufs_phy_rx_symbol_0_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				compatible = "fixed-clock";
				phandle = <0x132>;
			};

			ufs_phy_rx_symbol_1_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				compatible = "fixed-clock";
				phandle = <0x133>;
			};

			ufs_phy_tx_symbol_0_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				compatible = "fixed-clock";
				phandle = <0x134>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				compatible = "fixed-clock";
				phandle = <0x48>;
			};

			xo_board {
				#clock-cells = <0x0>;
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x2be>;
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x123>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x8>;
			phandle = <0x2ca>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			num-cpus = <0x8>;
			reg = <0x17800054 0x4 0x17810054 0x4 0x17820054 0x4 0x17830054 0x4 0x17840054 0x4 0x17850054 0x4 0x17860054 0x4 0x17870054 0x4 0x17880098 0x4 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x10d>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,perflsheot-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@10b11000 {
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x26c>;
			qcom,blk-size = <0x1>;
			qcom,msr-support;
			qcom,timestamp-support;
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			reg-names = "csr-base", "msr-base";
		};

		cti@10010000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-qc_cti";
			phandle = <0x26d>;
			pinctrl-0 = <0x110>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x10>;
			qcom,extended_cti;
			reg = <0x10010000 0x1000>;
		};

		cti@1080b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss_q6_cti";
			phandle = <0x281>;
			reg = <0x1080b000 0x1000>;
		};

		cti@10813000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss_vq6_cti";
			phandle = <0x282>;
			reg = <0x10813000 0x1000>;
			status = "disabled";
		};

		cti@10845000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x273>;
			qcom,extended_cti;
			reg = <0x10845000 0x1000>;
		};

		cti@10961000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			phandle = <0x274>;
			reg = <0x10961000 0x1000>;
			status = "disabled";
		};

		cti@10962000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			phandle = <0x275>;
			reg = <0x10962000 0x1000>;
			status = "disabled";
		};

		cti@10982000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti_0";
			phandle = <0x276>;
			qcom,extended_cti;
			reg = <0x10982000 0x1000>;
			status = "disabled";
		};

		cti@1098b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x277>;
			reg = <0x1098b000 0x1000>;
			status = "disabled";
		};

		cti@109AC000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-sierra_a6";
			phandle = <0x289>;
			reg = <0x109ac000 0x1000>;
			status = "disabled";
		};

		cti@109Ae000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-wcss2";
			phandle = <0x28b>;
			reg = <0x109ae000 0x1000>;
			status = "disabled";
		};

		cti@109C2000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dl_south_cti0";
			phandle = <0x26f>;
			qcom,extended_cti;
			reg = <0x109c2000 0x1000>;
		};

		cti@109ad000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-wcss1";
			phandle = <0x28a>;
			reg = <0x109ad000 0x1000>;
			status = "disabled";
		};

		cti@10C13000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-sierra_a6";
			phandle = <0x288>;
			reg = <0x10c13000 0x1000>;
			status = "disabled";
		};

		cti@10C7B000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-wlan_q6_cti";
			phandle = <0x278>;
			reg = <0x10c7b000 0x1000>;
		};

		cti@10b00000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-swao_cti";
			phandle = <0x279>;
			qcom,extended_cti;
			reg = <0x10b00000 0x1000>;
		};

		cti@10b13000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cortex_m3";
			phandle = <0x27a>;
			reg = <0x10b13000 0x1000>;
		};

		cti@10b41000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			phandle = <0x27b>;
			reg = <0x10b41000 0x1000>;
			status = "disabled";
		};

		cti@10b4b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x27c>;
			reg = <0x10b4b000 0x1000>;
			status = "disabled";
		};

		cti@10c2a000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cti0";
			phandle = <0x26e>;
			qcom,extended_cti;
			reg = <0x10c2a000 0x1000>;
		};

		cti@10cc2000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_0";
			phandle = <0x283>;
			qcom,extended_cti;
			reg = <0x10cc2000 0x1000>;
			status = "disabled";
		};

		cti@10cc3000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_1";
			phandle = <0x284>;
			qcom,extended_cti;
			reg = <0x10cc3000 0x1000>;
			status = "disabled";
		};

		cti@10cd1000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cpu";
			phandle = <0x285>;
			reg = <0x10cd1000 0x1000>;
			status = "disabled";
		};

		cti@10d02000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x270>;
			qcom,extended_cti;
			reg = <0x10d02000 0x1000>;
		};

		cti@10d0c000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x271>;
			qcom,extended_cti;
			reg = <0x10d0c000 0x1000>;
		};

		cti@10d11000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddrss_shrm2";
			phandle = <0x287>;
			reg = <0x10d11000 0x1000>;
			status = "disabled";
		};

		cti@10d21000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			phandle = <0x272>;
			qcom,extended_cti;
			reg = <0x10d21000 0x1000>;
		};

		cti@1282b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-riscv_cti";
			phandle = <0x280>;
			reg = <0x1282b000 0x1000>;
			status = "disabled";
		};

		cti@12862000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_atb_cti";
			phandle = <0x286>;
			qcom,extended_cti;
			reg = <0x12862000 0x1000>;
		};

		cti@128e0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x27d>;
			reg = <0x128e0000 0x1000>;
		};

		cti@128f0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x27e>;
			reg = <0x128f0000 0x1000>;
		};

		cti@12900000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x27f>;
			reg = <0x12900000 0x1000>;
		};

		cx_rdpm_pe@635000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xf3 0x4>;
			phandle = <0x180>;
			reg = <0x635000 0x1000>;
		};

		cx_sdpm@634000 {
			clock-names = "gpu_cc_gx_gfx3d", "cam_cc_camnoc_axi", "cam_cc_bps", "gcc_video_venus", "disp_cc_mdss_mdp";
			clocks = <0x23 0x14 0x135 0x11 0x135 0xe 0x24 0x82 0x12a 0xd>;
			compatible = "qcom,sdpm";
			csr-id = <0x0 0x1 0x2 0x6 0x7>;
			reg = <0x634000 0x1000>;
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x0>;
			phandle = <0x290>;
			qcom,transaction_timeout = <0x0>;
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list_0 {
				qcom,curr-link-list = <0x6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0xc222004 0x1 0x0 0x0 0xc263014 0x1 0x0 0x0 0xc2630e0 0x1 0x0 0x0 0xc2630ec 0x1 0x0 0x0 0xc2630a0 0x10 0x0 0x0 0xc2630e8 0x1 0x0 0x0 0xc26313c 0x1 0x0 0x0 0xc223004 0x1 0x0 0x0 0xc265014 0x1 0x0 0x0 0xc2650e0 0x1 0x0 0x0 0xc2650ec 0x1 0x0 0x0 0xc2650a0 0x10 0x0 0x0 0xc2650e8 0x1 0x0 0x0 0xc26513c 0x1 0x0 0x0 0x1780005c 0x1 0x0 0x0 0x1781005c 0x1 0x0 0x0 0x1782005c 0x1 0x0 0x0 0x1783005c 0x1 0x0 0x0 0x1784005c 0x1 0x0 0x0 0x1785005c 0x1 0x0 0x0 0x1786005c 0x1 0x0 0x0 0x1787005c 0x1 0x0 0x0 0x1740003c 0x1 0x0 0x0 0x17600238 0x1 0x0 0x0 0x17600240 0xb 0x0 0x0 0x17600404 0x1 0x0 0x0 0x1760041c 0x2 0x0 0x0 0x17600434 0x1 0x0 0x0 0x1760043c 0x2 0x0 0x0 0x17400438 0x1 0x0 0x0 0x17600044 0x1 0x0 0x0 0x17600500 0x1 0x0 0x0 0x17600504 0x5 0x0 0x0 0x17900908 0x1 0x0 0x0 0x17900c18 0x1 0x0 0x0 0x17ba0810 0x1 0x0 0x0 0x17ba0c50 0x1 0x0 0x0 0x17ba0814 0x1 0x0 0x0 0x17ba0c54 0x1 0x0 0x0 0x17ba0818 0x1 0x0 0x0 0x17ba0c58 0x1 0x0 0x0 0x17ba3a84 0x2 0x0 0x0 0x17ba3500 0x28 0x0 0x0 0x17a80000 0x10 0x0 0x0 0x17a82000 0x6 0x0 0x0 0x17a84000 0x10 0x0 0x0 0x17a86000 0x6 0x0 0x0 0x17a88000 0x10 0x0 0x0 0x17a8a000 0x6 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0 0x0 0x17b00000 0x1 0x0 0x0 0x17a94030 0x1 0x0 0x0 0x17a9408c 0x1 0x0 0x1 0x17a9409c 0x78 0x0 0x1 0x17a9409c 0x0 0x0 0x1 0x17a94048 0x1 0x0 0x1 0x17a94090 0x0 0x0 0x1 0x17a94090 0x25 0x0 0x0 0x17a94098 0x1 0x0 0x1 0x17a94048 0x1d 0x0 0x1 0x17a94090 0x0 0x0 0x1 0x17a94090 0x25 0x0 0x0 0x17a94098 0x1 0x0 0x0 0x17a90030 0x1 0x0 0x0 0x17a9008c 0x1 0x0 0x1 0x17a9009c 0x78 0x0 0x1 0x17a9009c 0x0 0x0 0x1 0x17a90048 0x1 0x0 0x1 0x17a90090 0x0 0x0 0x1 0x17a90090 0x25 0x0 0x0 0x17a90098 0x1 0x0 0x1 0x17a90048 0x1d 0x0 0x1 0x17a90090 0x0 0x0 0x1 0x17a90090 0x25 0x0 0x0 0x17a90098 0x1 0x0 0x0 0x17a92030 0x1 0x0 0x0 0x17a9208c 0x1 0x0 0x1 0x17a9209c 0x78 0x0 0x1 0x17a9209c 0x0 0x0 0x1 0x17a92048 0x1 0x0 0x1 0x17a92090 0x0 0x0 0x1 0x17a92090 0x25 0x0 0x0 0x17a92098 0x1 0x0 0x1 0x17a92048 0x1d 0x0 0x1 0x17a92090 0x0 0x0 0x1 0x17a92090 0x25 0x0 0x0 0x17a92098 0x1 0x0 0x0 0x221c20a4 0x1 0x0 0x0 0x221c21c4 0x1 0x0 0x0 0x1fc8000 0x1 0x0 0x0 0x17400038 0x1 0x0 0x0 0x17d91020 0x1 0x0 0x0 0x17d92020 0x1 0x0 0x0 0x17d90020 0x1 0x0 0x0 0x17d9134c 0x1 0x0 0x0 0x17d9234c 0x1 0x0 0x0 0x17d9034c 0x1 0x0 0x0 0x17d91300 0x1 0x0 0x0 0x17d92300 0x1 0x0 0x0 0x17d90300 0x1 0x0 0x0 0x17b784a0 0xc 0x0 0x0 0x17b78520 0x1 0x0 0x0 0x17b78588 0x1 0x0 0x0 0x17b78d90 0x8 0x0 0x0 0x17b79010 0x6 0x0 0x0 0x17b79090 0x6 0x0 0x0 0x17b79a90 0x4 0x0 0x0 0x19100010 0x1 0x0 0x0 0x19100020 0x6 0x0 0x0 0x19140010 0x1 0x0 0x0 0x19140020 0x6 0x0 0x0 0x19180010 0x1 0x0 0x0 0x19180020 0x6 0x0 0x0 0x19180410 0x1 0x0 0x0 0x19180420 0x6 0x0 0x0 0x19180848 0x1 0x0 0x0 0x19120008 0x1 0x0 0x0 0x1912000c 0x1 0x0 0x0 0x19160008 0x1 0x0 0x0 0x1916000c 0x1 0x0 0x0 0x191b0008 0x1 0x0 0x0 0x191b000c 0x1 0x0 0x0 0x191b0408 0x1 0x0 0x0 0x191b040c 0x1 0x0 0x0 0x191b1080 0x1 0x0 0x0 0x191b1084 0x1 0x0 0x0 0x191b1088 0x1 0x0 0x2 0x9 0x0 0x0 0x0 0x191b1090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x191b1098 0x1 0x0 0x0 0x19161080 0x1 0x0 0x0 0x19161084 0x1 0x0 0x0 0x19161088 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x19161090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x19161098 0x1 0x0 0x0 0x19121080 0x1 0x0 0x0 0x19121084 0x1 0x0 0x0 0x19121088 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x19121090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x19121098 0x1 0x0 0x0 0x191b1000 0x1 0x0 0x0 0x191b1004 0x1 0x0 0x0 0x191b1008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x191b1010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x191b1018 0x1 0x0 0x0 0x19121000 0x1 0x0 0x0 0x19121004 0x1 0x0 0x0 0x19121008 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x19121010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x19121018 0x1 0x0 0x0 0x19161000 0x1 0x0 0x0 0x19161004 0x1 0x0 0x0 0x19161008 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x19161010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x19161018 0x1 0x0 0x0 0x19130010 0x1 0x0 0x0 0x19131010 0x1 0x0 0x0 0x19132010 0x1 0x0 0x0 0x19170010 0x1 0x0 0x0 0x19171010 0x1 0x0 0x0 0x19172010 0x1 0x0 0x0 0x191b3010 0x1 0x0 0x0 0x191b5010 0x1 0x0 0x0 0x191b6010 0x1 0x0 0x0 0x191b7010 0x1 0x0 0x0 0x191b8010 0x1 0x0 0x0 0x191b9010 0x1 0x0 0x0 0x191ba010 0x1 0x0 0x0 0x191bb010 0x1 0x0 0x0 0x191bc010 0x1 0x0 0x0 0x19120010 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x19120030 0x3 0x0 0x2 0x1 0x0 0x0 0x0 0x19120008 0x2 0x0 0x2 0xc6 0x0 0x0 0x0 0x19120020 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x19160010 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x19160030 0x3 0x0 0x2 0x1 0x0 0x0 0x0 0x19160008 0x2 0x0 0x2 0xc6 0x0 0x0 0x0 0x19160020 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x191b0010 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x191b0030 0x3 0x0 0x2 0x1 0x0 0x0 0x0 0x191b0008 0x2 0x0 0x2 0x6a 0x0 0x0 0x0 0x191b0020 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x191b0410 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x191b0430 0x3 0x0 0x2 0x1 0x0 0x0 0x0 0x191b0408 0x2 0x0 0x2 0x66 0x0 0x0 0x0 0x191b0420 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x19184100 0x4 0x0 0x0 0x19186100 0x1 0x0 0x0 0x17800010 0x1 0x0 0x0 0x17800024 0x1 0x0 0x0 0x17800038 0x6 0x0 0x0 0x17800058 0x4 0x0 0x0 0x1780006c 0x1 0x0 0x0 0x178000f0 0x2 0x0 0x0 0x17810010 0x1 0x0 0x0 0x17810024 0x1 0x0 0x0 0x17810038 0x6 0x0 0x0 0x17810058 0x4 0x0 0x0 0x1781006c 0x1 0x0 0x0 0x178100f0 0x2 0x0 0x0 0x17820010 0x1 0x0 0x0 0x17820024 0x1 0x0 0x0 0x17820038 0x6 0x0 0x0 0x17820058 0x4 0x0 0x0 0x178200f0 0x2 0x0 0x0 0x17830010 0x1 0x0 0x0 0x17830024 0x1 0x0 0x0 0x17830038 0x6 0x0 0x0 0x17830058 0x4 0x0 0x0 0x178300f0 0x2 0x0 0x0 0x17840010 0x1 0x0 0x0 0x17840024 0x1 0x0 0x0 0x17840038 0x6 0x0 0x0 0x17840058 0x4 0x0 0x0 0x178400f0 0x2 0x0 0x0 0x17850010 0x1 0x0 0x0 0x17850024 0x1 0x0 0x0 0x17850038 0x6 0x0 0x0 0x17850058 0x4 0x0 0x0 0x178500f0 0x2 0x0 0x0 0x17860010 0x1 0x0 0x0 0x17860024 0x1 0x0 0x0 0x17860038 0x6 0x0 0x0 0x17860058 0x4 0x0 0x0 0x178600f0 0x2 0x0 0x0 0x17870010 0x1 0x0 0x0 0x17870024 0x1 0x0 0x0 0x17870038 0x6 0x0 0x0 0x17870058 0x4 0x0 0x0 0x178700f0 0x2 0x0 0x0 0x17880010 0x1 0x0 0x0 0x17880024 0x1 0x0 0x0 0x17880038 0x6 0x0 0x0 0x17880058 0x4 0x0 0x0 0x178800f0 0x2 0x0 0x0 0x1788006c 0x5 0x0 0x0 0x17880084 0x1 0x0 0x0 0x178800f4 0x5 0x0 0x0 0x17880118 0x9 0x0 0x0 0x178801c8 0x1 0x0 0x0 0x1782006c 0x1 0x0 0x0 0x1783006c 0x1 0x0 0x0 0x1784006c 0x1 0x0 0x0 0x1785006c 0x1 0x0 0x0 0x1786006c 0x1 0x0 0x0 0x1787006c 0x1 0x0 0x0 0x17880080 0x1 0x0 0x0 0x17880090 0x5 0x0 0x0 0x178800e0 0x4 0x0 0x0 0x17880108 0x4 0x0 0x0 0x17880140 0x2 0x0 0x0 0x1788019c 0x2 0x0 0x0 0x178801b0 0x6 0x0 0x0 0x178801f0 0x5 0x0 0x0 0x17880258 0x1 0x0 0x0 0x17200104 0x1d 0x0 0x0 0x17200204 0x1d 0x0 0x0 0x17200384 0x1d 0x0 0x0 0x17880250 0x2 0x0 0x0 0x1788025c 0x1 0x0 0x0 0x3000304 0x1 0x0 0x0 0x3002028 0x1 0x0 0x0 0x30b0208 0x3 0x0 0x0 0x30b0228 0x3 0x0 0x0 0x30b0248 0x3 0x0 0x0 0x30b0268 0x3 0x0 0x0 0x30b0288 0x3 0x0 0x0 0x30b02a8 0x3 0x0 0x0 0x30b0400 0x3 0x0 0x0 0x3480400 0x3 0x0 0x0 0x17a00010 0x1 0x0 0x0 0x17a10010 0x1 0x0 0x0 0x17a20010 0x1 0x0 0x0 0x17a30010 0x1 0x0 0x0 0x17a00030 0x1 0x0 0x0 0x17a10030 0x1 0x0 0x0 0x17a20030 0x1 0x0 0x0 0x17a20d00 0x3 0x0 0x0 0x17a20d10 0x3 0x0 0x0 0x17a20d30 0x9 0x0 0x0 0x17a30030 0x1 0x0 0x0 0x17a00038 0x1 0x0 0x0 0x17a10038 0x1 0x0 0x0 0x17a20038 0x1 0x0 0x0 0x17a30038 0x1 0x0 0x0 0x17a00040 0x1 0x0 0x0 0x17a10040 0x1 0x0 0x0 0x17a20040 0x1 0x0 0x0 0x17a30040 0x1 0x0 0x0 0x17a00048 0x1 0x0 0x0 0x17a00400 0x3 0x0 0x0 0x17a10400 0x3 0x0 0x0 0x17a20400 0x3 0x0 0x0 0x17a30400 0x3 0x0 0x0 0xb200010 0x1 0x0 0x0 0xb200110 0x1 0x0 0x0 0xb200900 0x1 0x0 0x0 0xb201020 0x1 0x0 0x0 0xb201030 0x1 0x0 0x0 0xb20103c 0x1 0x0 0x0 0xb201200 0x3 0x0 0x0 0xb204510 0x2 0x0 0x0 0xb204520 0x1 0x0 0x0 0x19080024 0x1 0x0 0x0 0x1908002c 0x1 0x0 0x0 0x19080034 0x1 0x0 0x0 0x1908003c 0x1 0x0 0x0 0x19080044 0x1 0x0 0x0 0x1908004c 0x1 0x0 0x0 0x19080058 0x2 0x0 0x0 0x190800c8 0x1 0x0 0x0 0x19080144 0x1 0x0 0x0 0x1908014c 0x1 0x0 0x0 0x19080174 0x1 0x0 0x0 0x1908017c 0x1 0x0 0x0 0x19080184 0x1 0x0 0x0 0x1908018c 0x1 0x0 0x0 0x19080194 0x1 0x0 0x0 0x1908019c 0x1 0x0 0x0 0x190801a4 0x1 0x0 0x0 0x190801ac 0x3 0x0 0x0 0x19091000 0x1 0x0 0x0 0x19092000 0x1 0x0 0x0 0x19093000 0x1 0x0 0x0 0x19093104 0x1 0x0 0x0 0x19094000 0x1 0x0 0x0 0x19094104 0x1 0x0 0x0 0x19095220 0x1 0x0 0x0 0x190a80e4 0x2 0x0 0x0 0x190a80f8 0x1 0x0 0x0 0x190a80f8 0x5 0x0 0x0 0x190a8150 0x2 0x0 0x0 0x190a8164 0x2 0x0 0x0 0x190a8174 0x4 0x0 0x0 0x190a819c 0x1 0x0 0x0 0x190a81cc 0x1 0x0 0x0 0x190a8804 0x1 0x0 0x0 0x190a880c 0x1 0x0 0x0 0x190a8834 0x1 0x0 0x0 0x190a8840 0x2 0x0 0x0 0x190a8854 0x1 0x0 0x0 0x190a8860 0x3 0x0 0x0 0x190a8878 0x1 0x0 0x0 0x190a888c 0x1 0x0 0x0 0x190a9140 0xa 0x0 0x0 0x190a9188 0x2 0x0 0x0 0x190a9198 0x2 0x0 0x0 0x190a91ac 0x1 0x0 0x0 0x190a91b4 0x1 0x0 0x0 0x190a91c4 0x2 0x0 0x0 0x190a91d0 0x1 0x0 0x0 0x190a91e4 0x1 0x0 0x0 0x190aa034 0x4 0x0 0x0 0x190aa04c 0x1 0x0 0x0 0x190aa058 0x1 0x0 0x0 0x190aa064 0x1 0x0 0x0 0x190aa070 0x1 0x0 0x0 0x190a0008 0x2 0x0 0x0 0x190a1008 0x2 0x0 0x0 0x19243400 0x7 0x0 0x0 0x19243420 0x2 0x0 0x0 0x19243430 0x5 0x0 0x0 0x19243460 0x5 0x0 0x0 0x1924390c 0x1 0x0 0x0 0x19243920 0x1 0x0 0x0 0x19250400 0x2 0x0 0x0 0x19250410 0x3 0x0 0x0 0x19250420 0x2 0x0 0x0 0x19250430 0x1 0x0 0x0 0x19250440 0x1 0x0 0x0 0x19250448 0x1 0x0 0x0 0x192504a0 0x1 0x0 0x0 0x192504b0 0x4 0x0 0x0 0x192504d0 0x2 0x0 0x0 0x192504e0 0x1 0x0 0x0 0x19252400 0x2 0x0 0x0 0x19252410 0x1 0x0 0x0 0x19252418 0x1 0x0 0x0 0x19252450 0x9 0x0 0x0 0x19253400 0x9 0x0 0x0 0x19255110 0x1 0x0 0x0 0x19255130 0x1 0x0 0x0 0x19255150 0x1 0x0 0x0 0x19255170 0x1 0x0 0x0 0x19255190 0x1 0x0 0x0 0x19255210 0x1 0x0 0x0 0x19255230 0x1 0x0 0x0 0x192553b0 0x2 0x0 0x0 0x19255840 0x1 0x0 0x0 0x19255920 0x4 0x0 0x0 0x19255b00 0x8 0x0 0x0 0x19255b28 0x9 0x0 0x0 0x19256400 0x1 0x0 0x0 0x19256410 0x5 0x0 0x0 0x19259100 0x1 0x0 0x0 0x19259110 0x1 0x0 0x0 0x19259120 0x1 0x0 0x0 0x19260304 0x1 0x0 0x0 0x19260400 0x2 0x0 0x0 0x19260410 0x6 0x0 0x0 0x19260430 0x1 0x0 0x0 0x19260440 0x1 0x0 0x0 0x19260448 0x1 0x0 0x0 0x192604a0 0x1 0x0 0x0 0x192604b0 0x4 0x0 0x0 0x192604d0 0x2 0x0 0x0 0x192604e0 0x1 0x0 0x0 0x19262400 0x2 0x0 0x0 0x19262410 0x1 0x0 0x0 0x19262418 0x1 0x0 0x0 0x19262420 0x1d 0x0 0x0 0x19263400 0xb 0x0 0x0 0x19265110 0x1 0x0 0x0 0x19265130 0x1 0x0 0x0 0x19265150 0x1 0x0 0x0 0x19265170 0x1 0x0 0x0 0x19265190 0x1 0x0 0x0 0x19265210 0x1 0x0 0x0 0x19265230 0x1 0x0 0x0 0x192653b0 0x2 0x0 0x0 0x19265c00 0x8 0x0 0x0 0x19265c28 0x8 0x0 0x0 0x19265c4c 0x6 0x0 0x0 0x19265c70 0x12 0x0 0x0 0x19266400 0x1 0x0 0x0 0x19266410 0x1 0x0 0x0 0x19266418 0x3 0x0 0x0 0x19269100 0x1 0x0 0x0 0x19269110 0x1 0x0 0x0 0x19269120 0x1 0x0 0x0 0x19281814 0x1 0x0 0x0 0x19283814 0x1 0x0 0x0 0x19285014 0x1 0x0 0x0 0x19286c04 0x1 0x0 0x0 0x19286d04 0x1 0x0 0x0 0x1928729c 0x1 0x0 0x0 0x192872a8 0x1 0x0 0x0 0x1928759c 0x1 0x0 0x0 0x192875a8 0x1 0x0 0x0 0x192e0610 0x4 0x0 0x0 0x192e0624 0x5 0x0 0x0 0x192e0640 0x1 0x0 0x0 0x192e0650 0x4 0x0 0x0 0x192e0670 0x1 0x0 0x0 0x192e0680 0x4 0x0 0x0 0x19343400 0x7 0x0 0x0 0x19343420 0x2 0x0 0x0 0x19343430 0x5 0x0 0x0 0x19343460 0x5 0x0 0x0 0x1934390c 0x1 0x0 0x0 0x19343920 0x1 0x0 0x0 0x19350400 0x2 0x0 0x0 0x19350410 0x3 0x0 0x0 0x19350420 0x2 0x0 0x0 0x19350430 0x1 0x0 0x0 0x19350440 0x1 0x0 0x0 0x19350448 0x1 0x0 0x0 0x193504a0 0x1 0x0 0x0 0x193504b0 0x4 0x0 0x0 0x193504d0 0x2 0x0 0x0 0x193504e0 0x1 0x0 0x0 0x19352400 0x2 0x0 0x0 0x19352410 0x1 0x0 0x0 0x19352418 0x1 0x0 0x0 0x19352450 0x9 0x0 0x0 0x19353400 0x9 0x0 0x0 0x19355110 0x1 0x0 0x0 0x19355130 0x1 0x0 0x0 0x19355150 0x1 0x0 0x0 0x19355170 0x1 0x0 0x0 0x19355190 0x1 0x0 0x0 0x19355210 0x1 0x0 0x0 0x19355230 0x1 0x0 0x0 0x193553b0 0x2 0x0 0x0 0x19355840 0x1 0x0 0x0 0x19355920 0x4 0x0 0x0 0x19355b00 0x8 0x0 0x0 0x19355b28 0x9 0x0 0x0 0x19356400 0x1 0x0 0x0 0x19356410 0x5 0x0 0x0 0x19359100 0x1 0x0 0x0 0x19359110 0x1 0x0 0x0 0x19359120 0x1 0x0 0x0 0x19360304 0x1 0x0 0x0 0x19360400 0x2 0x0 0x0 0x19360410 0x6 0x0 0x0 0x19360430 0x1 0x0 0x0 0x19360440 0x1 0x0 0x0 0x19360448 0x1 0x0 0x0 0x193604a0 0x1 0x0 0x0 0x193604b0 0x4 0x0 0x0 0x193604d0 0x2 0x0 0x0 0x193604e0 0x1 0x0 0x0 0x19362400 0x2 0x0 0x0 0x19362410 0x1 0x0 0x0 0x19362418 0x1 0x0 0x0 0x19362420 0x1d 0x0 0x0 0x19363400 0xb 0x0 0x0 0x19365110 0x1 0x0 0x0 0x19365130 0x1 0x0 0x0 0x19365150 0x1 0x0 0x0 0x19365170 0x1 0x0 0x0 0x19365190 0x1 0x0 0x0 0x19365210 0x1 0x0 0x0 0x19365230 0x1 0x0 0x0 0x193653b0 0x2 0x0 0x0 0x19365c00 0x8 0x0 0x0 0x19365c28 0x8 0x0 0x0 0x19365c4c 0x6 0x0 0x0 0x19365c70 0x12 0x0 0x0 0x19366400 0x1 0x0 0x0 0x19366410 0x1 0x0 0x0 0x19366418 0x3 0x0 0x0 0x19369100 0x1 0x0 0x0 0x19369110 0x1 0x0 0x0 0x19369120 0x1 0x0 0x0 0x19381814 0x1 0x0 0x0 0x19383814 0x1 0x0 0x0 0x19385014 0x1 0x0 0x0 0x19386c04 0x1 0x0 0x0 0x19386d04 0x1 0x0 0x0 0x1938729c 0x1 0x0 0x0 0x193872a8 0x1 0x0 0x0 0x1938759c 0x1 0x0 0x0 0x193875a8 0x1 0x0 0x0 0x193e0610 0x4 0x0 0x0 0x193e0624 0x5 0x0 0x0 0x193e0640 0x1 0x0 0x0 0x193e0650 0x4 0x0 0x0 0x193e0670 0x1 0x0 0x0 0x193e0680 0x4 0x0 0x0 0x610110 0x5 0x0 0x0 0x19385758 0x1 0x0 0x0 0x19285530 0x1 0x0 0x0 0x1908e008 0x1 0x0 0x0 0x1908e01c 0x1 0x0 0x0 0x1908e030 0x1 0x0 0x0 0x1908e050 0x1 0x0 0x0 0x1908e070 0x1 0x0 0x0 0x1908e948 0x1 0x0 0x0 0x1908f04c 0x1 0x0 0x1 0x19030040 0x1 0x0 0x1 0x1903005c 0x22c000 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c001 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c002 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c003 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c004 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c005 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c006 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c007 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c008 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c009 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00a 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00b 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00c 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00d 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00e 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00f 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c010 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c011 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c012 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c013 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c014 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c015 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c016 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c017 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c018 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c019 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01a 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01b 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01c 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01d 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01e 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01f 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c300 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c341 0x0 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c7b1 0x0 0x0 0x19030010 0x1 0x0>;
			};

			link_list_1 {
				qcom,curr-link-list = <0x4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x190e0008 0x1 0x0 0x0 0x190e0010 0x1 0x0 0x0 0x190e0018 0x1 0x0 0x0 0x190e0020 0x8 0x0 0x0 0x190e0240 0x1 0x0 0x0 0x190e0248 0x1 0x0 0x0 0x190e5008 0x1 0x0 0x0 0x190e5018 0x1 0x0 0x2 0x6 0x0 0x0 0x0 0x190e5010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x3c40008 0x1 0x0 0x0 0x3c40010 0x1 0x0 0x0 0x3c40018 0x1 0x0 0x0 0x3c40020 0x8 0x0 0x0 0x3c4b040 0x1 0x0 0x0 0x3c4b048 0x1 0x0 0x0 0x3c44010 0x1 0x0 0x0 0x3c46010 0x1 0x0 0x0 0x3c41008 0x1 0x0 0x0 0x3c41018 0x1 0x0 0x2 0x5 0x0 0x0 0x0 0x3c41010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x3c4a100 0x1 0x0 0x0 0x1740008 0x1 0x0 0x0 0x1740010 0x1 0x0 0x0 0x1740018 0x1 0x0 0x0 0x1740020 0x1 0x0 0x0 0x1740024 0x1 0x0 0x0 0x1740028 0x1 0x0 0x0 0x174002c 0x1 0x0 0x0 0x1740030 0x1 0x0 0x0 0x1740240 0x1 0x0 0x0 0x1740248 0x1 0x0 0x0 0x1741008 0x1 0x0 0x0 0x1741018 0x1 0x0 0x2 0x6 0x0 0x0 0x0 0x1741010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1753010 0x1 0x0 0x0 0x1754010 0x1 0x0 0x0 0x1755010 0x1 0x0 0x0 0x1756010 0x1 0x0 0x0 0x1757010 0x1 0x0 0x0 0x1758010 0x1 0x0 0x0 0x1759010 0x1 0x0 0x0 0x1740300 0x2 0x0 0x0 0x1680008 0x1 0x0 0x0 0x1680010 0x1 0x0 0x0 0x1680018 0x1 0x0 0x0 0x1680020 0x8 0x0 0x0 0x1680240 0x1 0x0 0x0 0x1680248 0x1 0x0 0x0 0x1691010 0x1 0x0 0x0 0x1694010 0x1 0x0 0x0 0x1695010 0x1 0x0 0x0 0x1696010 0x1 0x0 0x0 0x1697010 0x1 0x0 0x0 0x1698010 0x1 0x0 0x0 0x1699010 0x1 0x0 0x0 0x1681008 0x1 0x0 0x0 0x1681018 0x1 0x0 0x2 0x6 0x0 0x0 0x0 0x1681010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16e0000 0x3 0x0 0x0 0x16e0010 0x1 0x0 0x0 0x16e0018 0x1 0x0 0x0 0x16e0020 0x8 0x0 0x0 0x16e0240 0x1 0x0 0x0 0x16e0248 0x1 0x0 0x0 0x1711010 0x1 0x0 0x0 0x1713010 0x1 0x0 0x0 0x1716010 0x1 0x0 0x0 0x16f2010 0x1 0x0 0x0 0x16c0008 0x1 0x0 0x0 0x16c0010 0x1 0x0 0x0 0x16c0018 0x1 0x0 0x0 0x16c0020 0x8 0x0 0x0 0x16c0240 0x1 0x0 0x0 0x16c0248 0x1 0x0 0x0 0x16c7010 0x1 0x0 0x0 0x1700008 0x1 0x0 0x0 0x1700010 0x1 0x0 0x0 0x1700018 0x1 0x0 0x0 0x1700020 0x5 0x0 0x0 0x1700240 0x1 0x0 0x0 0x1700248 0x1 0x0 0x0 0x170e010 0x1 0x0 0x0 0x170f010 0x1 0x0 0x0 0x1710010 0x1 0x0 0x0 0x1711010 0x1 0x0 0x0 0x1712010 0x1 0x0 0x0 0x1713010 0x1 0x0 0x0 0x1714010 0x1 0x0 0x0 0x1716010 0x1 0x0 0x0 0x16e1008 0x1 0x0 0x0 0x16e1018 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x16e1010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16c1008 0x1 0x0 0x0 0x16c1018 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x16c1010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1701008 0x1 0x0 0x0 0x1701018 0x1 0x0 0x2 0x6 0x0 0x0 0x0 0x1701010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16e1008 0x1 0x0 0x0 0x16e1018 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x16e1010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1500008 0x1 0x0 0x0 0x1500010 0x1 0x0 0x0 0x1500018 0x1 0x0 0x0 0x1500020 0x8 0x0 0x0 0x1500240 0x5 0x0 0x0 0x1500258 0x1 0x0 0x0 0x1500440 0x1 0x0 0x0 0x1500448 0x1 0x0 0x0 0x1502008 0x1 0x0 0x0 0x1502018 0x1 0x0 0x2 0x8 0x0 0x0 0x0 0x1502010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1502088 0x1 0x0 0x0 0x1502098 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1502090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1502288 0x1 0x0 0x0 0x1502298 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1502290 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1502188 0x1 0x0 0x0 0x1502198 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1502190 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1502208 0x1 0x0 0x0 0x1502218 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1502210 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1502288 0x1 0x0 0x0 0x1502298 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1502290 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1510008 0x1 0x0 0x0 0x1510010 0x1 0x0 0x0 0x1510018 0x1 0x0 0x0 0x1510020 0x8 0x0 0x0 0x1510240 0x1 0x0 0x0 0x1510248 0x1 0x0 0x0 0x1510440 0x1 0x0 0x0 0x1510448 0x1 0x0 0x0 0x1512008 0x1 0x0 0x0 0x1512018 0x1 0x0 0x2 0xb 0x0 0x0 0x0 0x1512010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1512088 0x1 0x0 0x0 0x1512098 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1512090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1506100 0x1 0x0 0x0 0x1515100 0x1 0x0 0x0 0x1513100 0x1 0x0 0x0 0xb281024 0x1 0x0 0x0 0xbde1034 0x1 0x0 0x0 0xb201020 0x2 0x0 0x0 0xb211020 0x2 0x0 0x0 0xb221020 0x2 0x0 0x0 0xb231020 0x2 0x0 0x0 0xb204520 0x1 0x0 0x0 0xbde182c 0x1 0x0 0x0 0xbdf0234 0x1 0x0 0x0 0xbbf3904 0x1 0x0 0x0 0xbbf0004 0x1 0x0 0x0 0xbbf034c 0x1 0x0 0x0 0xbbf0800 0x1 0x0 0x0 0xc230000 0x6 0x0 0x0 0x17d80100 0xc8 0x0 0x0 0x17d9001c 0x1 0x0 0x0 0x17d900dc 0x1 0x0 0x0 0x17d900e8 0x1 0x0 0x0 0x17d90320 0x1 0x0 0x0 0x17d9101c 0x1 0x0 0x0 0x17d910dc 0x1 0x0 0x0 0x17d910e8 0x1 0x0 0x0 0x17d91320 0x6 0x0 0x0 0x17d9201c 0x1 0x0 0x0 0x17d920dc 0x1 0x0 0x0 0x17d920e8 0x1 0x0 0x0 0x17d92320 0x1 0x0 0x0 0x17d80000 0x3 0x0 0x0 0x17d80010 0x2 0x0 0x0 0x17d90000 0x4 0x0 0x0 0x17d90014 0x2 0x0 0x0 0x17d90024 0x16 0x0 0x0 0x17d90080 0x5 0x0 0x0 0x17d900b0 0x1 0x0 0x0 0x17d900b8 0x2 0x0 0x0 0x17d900d0 0x3 0x0 0x0 0x17d900e0 0x2 0x0 0x0 0x17d900ec 0x2 0x0 0x0 0x17d90100 0x28 0x0 0x0 0x17d90200 0x28 0x0 0x0 0x17d90304 0x4 0x0 0x0 0x17d90350 0x1e 0x0 0x0 0x17d903e0 0x2 0x0 0x0 0x17d90404 0x1 0x0 0x0 0x17d91000 0x4 0x0 0x0 0x17d91014 0x2 0x0 0x0 0x17d91024 0x16 0x0 0x0 0x17d91080 0x8 0x0 0x0 0x17d910b0 0x1 0x0 0x0 0x17d910b8 0x2 0x0 0x0 0x17d910d0 0x3 0x0 0x0 0x17d910e0 0x2 0x0 0x0 0x17d910ec 0x2 0x0 0x0 0x17d91100 0x28 0x0 0x0 0x17d91200 0x28 0x0 0x0 0x17d91304 0x4 0x0 0x0 0x17d91324 0x3 0x0 0x0 0x17d91350 0x22 0x0 0x0 0x17d913e0 0x5 0x0 0x0 0x17d91404 0x1 0x0 0x0 0x17d92000 0x4 0x0 0x0 0x17d92014 0x2 0x0 0x0 0x17d92024 0x16 0x0 0x0 0x17d92080 0x6 0x0 0x0 0x17d920b0 0x1 0x0 0x0 0x17d920b8 0x2 0x0 0x0 0x17d920d0 0x3 0x0 0x0 0x17d920e0 0x2 0x0 0x0 0x17d920ec 0x2 0x0 0x0 0x17d92100 0x28 0x0 0x0 0x17d92200 0x28 0x0 0x0 0x17d92304 0x4 0x0 0x0 0x17d92320 0x2 0x0 0x0 0x17d92350 0x1f 0x0 0x0 0x17d923e0 0x3 0x0 0x0 0x17d92404 0x1 0x0 0x0 0x17d98000 0x8 0x0 0x0 0x17d98020 0x2 0x0 0x0 0x17220000 0x1 0x0 0x0 0x17220008 0x1 0x0 0x0 0x17220010 0x1 0x0 0x0 0x17220018 0x1 0x0 0x0 0x17220020 0x1 0x0 0x0 0x17220028 0x1 0x0 0x0 0x17220040 0x1 0x0 0x0 0x17220048 0x1 0x0 0x0 0x17220050 0x1 0x0 0x0 0x17220060 0x1 0x0 0x0 0x17220068 0x1 0x0 0x0 0x17220080 0x1 0x0 0x0 0x17220088 0x1 0x0 0x0 0x17220090 0x1 0x0 0x0 0x172200a0 0x1 0x0 0x0 0x172200a8 0x1 0x0 0x0 0x172200c0 0x1 0x0 0x0 0x172200c8 0x1 0x0 0x0 0x172200d0 0x1 0x0 0x0 0x172200e0 0x1 0x0 0x0 0x172200e8 0x1 0x0 0x0 0x17220100 0x1 0x0 0x0 0x17220108 0x1 0x0 0x0 0x17220110 0x1 0x0 0x0 0x17220120 0x1 0x0 0x0 0x17220128 0x1 0x0 0x0 0x17220140 0x1 0x0 0x0 0x17220148 0x1 0x0 0x0 0x17220150 0x1 0x0 0x0 0x17220160 0x1 0x0 0x0 0x17220168 0x1 0x0 0x0 0x17220180 0x1 0x0 0x0 0x17220188 0x1 0x0 0x0 0x17220190 0x1 0x0 0x0 0x172201a0 0x1 0x0 0x0 0x172201a8 0x1 0x0 0x0 0x172201c0 0x1 0x0 0x0 0x172201c8 0x1 0x0 0x0 0x172201d0 0x1 0x0 0x0 0x172201e0 0x1 0x0 0x0 0x172201e8 0x1 0x0 0x0 0x17220200 0x1 0x0 0x0 0x17220208 0x1 0x0 0x0 0x17220210 0x1 0x0 0x0 0x17220220 0x1 0x0 0x0 0x17220228 0x1 0x0 0x0 0x17220240 0x1 0x0 0x0 0x17220248 0x1 0x0 0x0 0x17220250 0x1 0x0 0x0 0x17220260 0x1 0x0 0x0 0x17220268 0x1 0x0 0x0 0x17220280 0x1 0x0 0x0 0x17220288 0x1 0x0 0x0 0x17220290 0x1 0x0 0x0 0x172202a0 0x1 0x0 0x0 0x172202a8 0x1 0x0 0x0 0x172202c0 0x1 0x0 0x0 0x172202c8 0x1 0x0 0x0 0x172202d0 0x1 0x0 0x0 0x172202e0 0x1 0x0 0x0 0x172202e8 0x1 0x0 0x0 0x17220300 0x1 0x0 0x0 0x17220308 0x1 0x0 0x0 0x17220310 0x1 0x0 0x0 0x17220320 0x1 0x0 0x0 0x17220328 0x1 0x0 0x0 0x17220340 0x1 0x0 0x0 0x17220348 0x1 0x0 0x0 0x17220350 0x1 0x0 0x0 0x17220360 0x1 0x0 0x0 0x17220368 0x1 0x0 0x0 0x1722e000 0x1 0x0 0x0 0x1722e800 0x1 0x0 0x0 0x1722e808 0x1 0x0 0x0 0x1722ffbc 0x1 0x0 0x0 0x1722ffc8 0x1 0x0 0x0 0x1722ffd0 0xc 0x0 0x0 0xec80010 0x1 0x0 0x0 0xec81000 0x1 0x0 0x0 0xec81010 0x10 0x0 0x0 0xec81050 0x10 0x0 0x0 0xec81090 0x10 0x0 0x0 0xec810d0 0x10 0x0 0x0 0x4080304 0x1 0x0 0x0 0x4082028 0x1 0x0 0x0 0x4130208 0x3 0x0 0x0 0x4130228 0x3 0x0 0x0 0x4130248 0x3 0x0 0x0 0x4130268 0x3 0x0 0x0 0x4130288 0x3 0x0 0x0 0x41302a8 0x3 0x0 0x0 0x4130400 0x3 0x0 0x0 0x4200400 0x3 0x0 0x0 0x19142010 0x1 0x0 0x0 0x19102010 0x1 0x0 0x0 0x8a00304 0x1 0x0 0x0 0x8a02028 0x1 0x0 0x0 0x8ab0208 0x3 0x0 0x0 0x8ab0228 0x3 0x0 0x0 0x8ab0248 0x3 0x0 0x0 0x8ab0268 0x3 0x0 0x0 0x8ab0288 0x3 0x0 0x0 0x8ab02a8 0x3 0x0 0x0 0x8ab0400 0x3 0x0 0x0 0x8b00400 0x3 0x0 0x0 0x8a8c124 0x1 0x0 0x0 0x8a8c01c 0x1 0x0 0x0 0x8b00038 0x1 0x0 0x0 0x8b00040 0x1 0x0 0x0 0x8a8c138 0x1 0x0 0x0 0x8b00208 0x3 0x0 0x0 0x8b00228 0x3 0x0 0x0 0x8b00248 0x3 0x0 0x0 0x8b00268 0x3 0x0 0x0 0x8a8c124 0x1 0x0 0x0 0x8a8c01c 0x1 0x0 0x0 0x8b00038 0x1 0x0 0x0 0x8b00040 0x1 0x0 0x0 0x8a8c138 0x1 0x0 0x0 0x8aa3020 0x2 0x0 0x0 0x8aa3000 0x2 0x0 0x0 0x8aa2000 0x2 0x0 0x0 0x8a90500 0x20 0x0 0x0 0x12015c 0x2 0x0 0x0 0x120464 0x2 0x0 0x0 0x12c15c 0x2 0x0 0x0 0x12c464 0x2 0x0 0x0 0x188040 0x1 0x0 0x0 0x1a0884 0x1 0x0 0x0 0x120018 0x4 0x0 0x0 0x12002c 0x3 0x0 0x0 0x12015c 0x2 0x0 0x0 0x120464 0x2 0x0 0x0 0x121004 0x1 0x0 0x0 0x12100c 0x2 0x0 0x0 0x124004 0x1 0x0 0x0 0x12400c 0x2 0x0 0x0 0x125004 0x1 0x0 0x0 0x125010 0x1 0x0 0x0 0x127004 0x3 0x0 0x0 0x127140 0x1 0x0 0x0 0x127274 0x1 0x0 0x0 0x1273a8 0x1 0x0 0x0 0x1274dc 0x1 0x0 0x0 0x128004 0x3 0x0 0x0 0x128140 0x1 0x0 0x0 0x128274 0x1 0x0 0x0 0x1283a8 0x1 0x0 0x0 0x1284dc 0x1 0x0 0x0 0x12c15c 0x2 0x0 0x0 0x12c464 0x2 0x0 0x0 0x12a004 0x1 0x0 0x0 0x12b004 0x1 0x0 0x0 0x12b00c 0x1 0x0 0x0 0x12c018 0x1 0x0 0x0 0x12c020 0x1 0x0 0x0 0x12c028 0x1 0x0 0x0 0x12c030 0x5 0x0 0x0 0x12c174 0x1 0x0 0x0 0x12c2a8 0x1 0x0 0x0 0x12c2c8 0x7 0x0 0x0 0x12d004 0x2 0x0 0x0 0x12f004 0x3 0x0 0x0 0x12f014 0x12 0x0 0x0 0x12f77c 0x7 0x0 0x0 0x130004 0x2 0x0 0x0 0x131000 0x2 0x0 0x0 0x132004 0x1 0x0 0x0 0x133000 0x1 0x0 0x0 0x13300c 0x1 0x0 0x0 0x133140 0x1 0x0 0x0 0x13314c 0x1 0x0 0x0 0x134004 0x1 0x0 0x0 0x135004 0x2 0x0 0x0 0x136004 0x7 0x0 0x0 0x137004 0x3 0x0 0x0 0x137014 0x1 0x0 0x0 0x142004 0x2 0x0 0x0 0x142014 0x2 0x0 0x0 0x143004 0x3 0x0 0x0 0x144004 0x6 0x0 0x0 0x146004 0x2 0x0 0x0 0x147004 0x2 0x0 0x0 0x148004 0x1 0x0 0x0 0x149018 0x1 0x0 0x0 0x149020 0x2 0x0 0x0 0x14905c 0x3 0x0 0x0 0x149084 0x3 0x0 0x0 0x14a004 0x2 0x0 0x0 0x14b004 0x3 0x0 0x0 0x14b028 0x2 0x0 0x0 0x14c004 0x3 0x0 0x0 0x14d000 0x1 0x0 0x0 0x150004 0x7 0x0 0x0 0x151004 0x1 0x0 0x0 0x15100c 0x2 0x0 0x0 0x153000 0x6 0x0 0x0 0x154004 0x8 0x0 0x0 0x156004 0x4 0x0 0x0 0x15602c 0x2 0x0 0x0 0x157000 0x6 0x0 0x0 0x15701c 0x2 0x0 0x0 0x158000 0x4 0x0 0x0 0x158174 0x3 0x0 0x0 0x159004 0x1 0x0 0x0 0x15e004 0x2 0x0 0x0 0x172008 0x2 0x0 0x0 0x172018 0x1 0x0 0x0 0x174000 0x1 0x0 0x0 0x175000 0x1 0x0 0x0 0x176000 0x1 0x0 0x0 0x17a004 0x1 0x0 0x0 0x17b018 0x3 0x0 0x0 0x17b028 0x1 0x0 0x0 0x17b030 0x2 0x0 0x0 0x17b03c 0x1 0x0 0x0 0x17b044 0x1 0x0 0x0 0x17b08c 0x3 0x0 0x0 0x181004 0x6 0x0 0x0 0x181154 0x1 0x0 0x0 0x184004 0x18 0x0 0x0 0x184794 0x1 0x0 0x0 0x18479c 0x1 0x0 0x0 0x1847a4 0x1 0x0 0x0 0x1847ac 0x2 0x0 0x0 0x1847b8 0xa 0x0 0x0 0x186004 0x6 0x0 0x0 0x187018 0x1 0x0 0x0 0x187020 0x3 0x0 0x0 0x187064 0x1 0x0 0x0 0x18706c 0x1 0x0 0x0 0x1870a4 0x1 0x0 0x0 0x1870c0 0x1 0x0 0x0 0x1870d4 0x1 0x0 0x0 0x188040 0x1 0x0 0x0 0x18a004 0x6 0x0 0x0 0x18a04c 0x5 0x0 0x0 0x192004 0xf 0x0 0x0 0x1923f0 0x1 0x0 0x0 0x1923f8 0x3 0x0 0x0 0x193004 0x2 0x0 0x0 0x193140 0x1 0x0 0x0 0x194004 0x1 0x0 0x0 0x198004 0x1 0x0 0x0 0x199018 0x1 0x0 0x0 0x199020 0x1 0x0 0x0 0x199028 0x2 0x0 0x0 0x199164 0x3 0x0 0x0 0x19a000 0x9 0x0 0x0 0x19a28c 0x3 0x0 0x0 0x19b004 0x3 0x0 0x0 0x1a0884 0x1 0x0 0x0 0x1a915c 0x2 0x0 0x0 0x1a9464 0x2 0x0 0x0 0x1a0004 0x1 0x0 0x0 0x1a000c 0x1 0x0 0x0 0x1a0014 0x1 0x0 0x0 0x1a8004 0x1 0x0 0x0 0x1b0134 0x2 0x0 0x0 0x1b0154 0x9 0x0 0x0 0x1b017c 0x1 0x0 0x0 0x1b2004 0x7 0x0 0x0 0x1b3004 0x2 0x0 0x0 0x1b3028 0x1 0x0 0x0 0x1b3048 0x1 0x0 0x0 0x100000 0x2 0x0 0x0 0x101000 0x2 0x0 0x0 0x102000 0x2 0x0 0x0 0x103000 0x2 0x0 0x0 0x104000 0x2 0x0 0x0 0x105000 0x2 0x0 0x0 0x106000 0x2 0x0 0x0 0x107000 0x2 0x0 0x0 0x108000 0x2 0x0 0x0 0x109000 0x2 0x0 0x0 0x10a000 0x2 0x0 0x0 0x116100 0x1 0x0 0x0 0x120004 0x2 0x0 0x0 0x127028 0x1 0x0 0x0 0x12715c 0x1 0x0 0x0 0x127290 0x1 0x0 0x0 0x1273c4 0x1 0x0 0x0 0x1274f8 0x1 0x0 0x0 0x128028 0x1 0x0 0x0 0x12815c 0x1 0x0 0x0 0x128290 0x1 0x0 0x0 0x1283c4 0x1 0x0 0x0 0x1284f8 0x1 0x0 0x0 0x12c004 0x2 0x0 0x0 0x12c058 0x1 0x0 0x0 0x133028 0x1 0x0 0x0 0x146020 0x1 0x0 0x0 0x149004 0x2 0x0 0x0 0x151028 0x1 0x0 0x0 0x154164 0x1 0x0 0x0 0x16301c 0x1 0x0 0x0 0x163024 0x1 0x0 0x0 0x16302c 0x1 0x0 0x0 0x163034 0x1 0x0 0x0 0x165000 0x1 0x0 0x0 0x165008 0x1 0x0 0x0 0x165010 0x1 0x0 0x0 0x165018 0x1 0x0 0x0 0x166000 0x1 0x0 0x0 0x166008 0x1 0x0 0x0 0x166010 0x1 0x0 0x0 0x166018 0x1 0x0 0x0 0x167000 0x1 0x0 0x0 0x167008 0x1 0x0 0x0 0x167010 0x1 0x0 0x0 0x167018 0x1 0x0 0x0 0x16a000 0x1 0x0 0x0 0x16a008 0x1 0x0 0x0 0x16a010 0x1 0x0 0x0 0x16a018 0x1 0x0 0x0 0x17901c 0x1 0x0 0x0 0x179024 0x1 0x0 0x0 0x17902c 0x1 0x0 0x0 0x179034 0x1 0x0 0x0 0x17b004 0x2 0x0 0x0 0x184078 0x1 0x0 0x0 0x186038 0x1 0x0 0x0 0x187004 0x2 0x0 0x0 0x193024 0x1 0x0 0x0 0x199004 0x2 0x0 0x0 0x199044 0x1 0x0 0x0 0x1b101c 0x1 0x0 0x0 0x1b1024 0x1 0x0 0x0 0x1b102c 0x1 0x0 0x0 0x1b1034 0x1 0x0 0x0 0xc2a0000 0x2 0x0 0x0 0xc2a1000 0x2 0x0 0x0 0xc2a900c 0x1 0x0 0x0 0xc2a901c 0x1 0x0 0x0 0xc2a9024 0x1 0x0 0x0 0x17260000 0x1 0x0 0x0 0x17260014 0x1 0x0 0x0 0x17280000 0x1 0x0 0x0 0x17280014 0x1 0x0 0x0 0x172a0000 0x1 0x0 0x0 0x172a0014 0x1 0x0 0x0 0x172c0000 0x1 0x0 0x0 0x172c0014 0x1 0x0 0x0 0x172e0000 0x1 0x0 0x0 0x172e0014 0x1 0x0 0x0 0x17421000 0x10 0x0 0x0 0x17206138 0x1 0x0 0x0 0x17206140 0x1 0x0 0x0 0x17206148 0x1 0x0 0x0 0xc2f0000 0x1 0x0 0x0 0xc2f1000 0x1 0x0 0x0 0xc2f1004 0x1 0x0 0x0 0xc2a8014 0x1 0x0 0x0 0xc2a8030 0x1 0x0 0x0 0xc2a8028 0x1 0x0 0x0 0xc2a8130 0x1 0x0 0x0 0x190a8188 0x1 0x0 0x0 0x190a818c 0x1 0x0 0x0 0x190a8198 0x1 0x0 0x0 0x190a8194 0x1 0x0 0x0 0xc2f3000 0x1 0x0 0x0 0xc2a8038 0x1 0x0 0x0 0xc2a80dc 0x1 0x0 0x0 0xc2a80e0 0x1 0x0 0x0 0xc2a80e4 0x1 0x0 0x0 0xc2a80e8 0x1 0x0 0x0 0xc2a803c 0x1 0x0 0x0 0xc2a81a0 0x1 0x0 0x0 0xc2a8180 0x1 0x0 0x0 0xc2a8178 0x1 0x0 0x0 0xc2a817c 0x1 0x0 0x0 0xc2a8048 0x1 0x0 0x0 0xadf4004 0x1 0x0 0x0 0xadf2004 0x1 0x0 0x0 0xadf3004 0x1 0x0 0x0 0xadf302c 0x1 0x0 0x0 0xadf300c 0x1 0x0>;
			};
		};

		ddr-freq-table {
			phandle = <0x141>;

			ddr4 {
				qcom,ddr-type = <0x7>;
				qcom,freq-tbl = <0x858b8 0xbb800 0xf84a8 0x14a780 0x17ba38 0x1a0fe0 0x1febe0>;
			};

			ddr5 {
				qcom,ddr-type = <0x8>;
				qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
			};
		};

		ddrqos-freq-table {
			phandle = <0x142>;
			qcom,freq-tbl = <0x0 0x1>;
		};

		debug-clock-controller@0 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src", "gcc", "camcc", "dispcc", "gpucc";
			clocks = <0x45 0x0 0x24 0x0 0x135 0x0 0x12a 0x0 0x23 0x0>;
			compatible = "qcom,ravelin-debugcc";
			phandle = <0x2bf>;
			qcom,apsscc = <0x136>;
			qcom,camcc = <0x135>;
			qcom,dispcc = <0x12a>;
			qcom,gcc = <0x24>;
			qcom,gpucc = <0x23>;
			qcom,mccc = <0x137>;
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <0x2e>;
		};

		dsi_pll_codes {
			label = "dsi_pll_codes";
			phandle = <0x439>;
			reg = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x265>;
			qcom,dummy-sink;

			in-ports {

				port {

					endpoint {
						phandle = <0x107>;
						remote-endpoint = <0x102>;
					};
				};
			};
		};

		etm0 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x1>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x1a>;
			qcom,skip-power-up;
			reg = <0x12040000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x11a>;
						remote-endpoint = <0x111>;
					};
				};
			};
		};

		etm1 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x2>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x1b>;
			qcom,skip-power-up;
			reg = <0x12140000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x11b>;
						remote-endpoint = <0x112>;
					};
				};
			};
		};

		etm2 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x3>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x1c>;
			qcom,skip-power-up;
			reg = <0x12240000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x11c>;
						remote-endpoint = <0x113>;
					};
				};
			};
		};

		etm3 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x4>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x1d>;
			qcom,skip-power-up;
			reg = <0x12340000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x11d>;
						remote-endpoint = <0x114>;
					};
				};
			};
		};

		etm4 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x5>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x1e>;
			qcom,skip-power-up;
			reg = <0x12440000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x11e>;
						remote-endpoint = <0x115>;
					};
				};
			};
		};

		etm5 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x6>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x1f>;
			qcom,skip-power-up;
			reg = <0x12540000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x11f>;
						remote-endpoint = <0x116>;
					};
				};
			};
		};

		etm6 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x7>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x20>;
			qcom,skip-power-up;
			reg = <0x12640000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x120>;
						remote-endpoint = <0x117>;
					};
				};
			};
		};

		etm7 {
			arm,primecell-periphid = <0xbb95d>;
			atid = <0x8>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x21>;
			qcom,skip-power-up;
			reg = <0x12740000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x121>;
						remote-endpoint = <0x118>;
					};
				};
			};
		};

		funnel@10041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x260>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x63>;
						remote-endpoint = <0xeb>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xa3>;
						remote-endpoint = <0xec>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0xea>;
						remote-endpoint = <0xed>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x65>;
						remote-endpoint = <0xee>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf6>;
						remote-endpoint = <0xef>;
					};
				};
			};
		};

		funnel@10042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x261>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0xaf>;
						remote-endpoint = <0xf0>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0xe1>;
						remote-endpoint = <0xf1>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0xc8>;
						remote-endpoint = <0xf2>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0xdc>;
						remote-endpoint = <0xf3>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf5>;
						remote-endpoint = <0xf4>;
					};
				};
			};
		};

		funnel@10045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x262>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xef>;
						remote-endpoint = <0xf6>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xf4>;
						remote-endpoint = <0xf5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x100>;
						remote-endpoint = <0xf7>;
					};
				};
			};
		};

		funnel@10804000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x253>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa6>;
						remote-endpoint = <0xad>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x73>;
						remote-endpoint = <0xac>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xab>;
						remote-endpoint = <0xae>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf0>;
						remote-endpoint = <0xaf>;
					};
				};
			};
		};

		funnel@1080c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem_q6";
			phandle = <0x252>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xa8>;
						remote-endpoint = <0xa9>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x74>;
						remote-endpoint = <0xaa>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xae>;
						remote-endpoint = <0xab>;
					};
				};
			};
		};

		funnel@1080d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem_q6_dup";
			phandle = <0x251>;
			qcom,duplicate-funnel;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x72>;
						remote-endpoint = <0xa7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xa9>;
						remote-endpoint = <0xa8>;
					};
				};
			};
		};

		funnel@10846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x24a>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x4c>;
						remote-endpoint = <0x8b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xe3>;
						remote-endpoint = <0x8c>;
					};
				};
			};
		};

		funnel@10902000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gfx_dl";
			phandle = <0x249>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						phandle = <0x57>;
						remote-endpoint = <0x89>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xd5>;
						remote-endpoint = <0x8a>;
					};
				};
			};
		};

		funnel@109c3000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_south";
			phandle = <0x258>;
			reg = <0x109c3000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x69>;
						remote-endpoint = <0xc9>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x6a>;
						remote-endpoint = <0xca>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x75>;
						remote-endpoint = <0xcb>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xd1>;
						remote-endpoint = <0xcc>;
						source = <0xcd>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xd2>;
						remote-endpoint = <0xce>;
						source = <0xcf>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xda>;
						remote-endpoint = <0xd0>;
					};
				};
			};
		};

		funnel@10ac4000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct2";
			phandle = <0x25a>;
			reg = <0x10ac4000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xd8>;
						remote-endpoint = <0xd9>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0xd0>;
						remote-endpoint = <0xda>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0xe7>;
						remote-endpoint = <0xdb>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf3>;
						remote-endpoint = <0xdc>;
					};
				};
			};
		};

		funnel@10b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-aoss";
			phandle = <0x264>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x88>;
						remote-endpoint = <0xfe>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0xfd>;
						remote-endpoint = <0xff>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0xf7>;
						remote-endpoint = <0x100>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x103>;
						remote-endpoint = <0x101>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x248>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x4a>;
						remote-endpoint = <0x85>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x4e>;
						remote-endpoint = <0x86>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x4b>;
						remote-endpoint = <0x87>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xfe>;
						remote-endpoint = <0x88>;
					};
				};
			};
		};

		funnel@10c02000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct1";
			phandle = <0x24d>;
			reg = <0x10c02000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x6b>;
						remote-endpoint = <0x98>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x6c>;
						remote-endpoint = <0x99>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xd3>;
						remote-endpoint = <0x9a>;
						source = <0x9b>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xd4>;
						remote-endpoint = <0x9c>;
						source = <0x9d>;
					};
				};
			};
		};

		funnel@10c2c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct0";
			phandle = <0x257>;
			reg = <0x10c2c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xc4>;
						remote-endpoint = <0xc5>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x83>;
						remote-endpoint = <0xc6>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0xb6>;
						remote-endpoint = <0xc7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf2>;
						remote-endpoint = <0xc8>;
					};
				};
			};
		};

		funnel@10c3b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-lpass";
			phandle = <0x25e>;
			reg = <0x10c3b000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xe5>;
						remote-endpoint = <0xe6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xdb>;
						remote-endpoint = <0xe7>;
					};
				};
			};
		};

		funnel@10c4b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-west";
			phandle = <0x25c>;
			reg = <0x10c4b000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xdf>;
						remote-endpoint = <0xe0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf1>;
						remote-endpoint = <0xe1>;
					};
				};
			};
		};

		funnel@10c73000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-wpss";
			phandle = <0x247>;
			reg = <0x10c73000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x79>;
						remote-endpoint = <0x7c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x7a>;
						remote-endpoint = <0x7d>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x7b>;
						remote-endpoint = <0x7e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb7>;
						remote-endpoint = <0x7f>;
						source = <0x80>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xb8>;
						remote-endpoint = <0x81>;
						source = <0x82>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xc6>;
						remote-endpoint = <0x83>;
						source = <0x84>;
					};
				};
			};
		};

		funnel@10cc5000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-tmess";
			phandle = <0x24f>;
			reg = <0x10cc5000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						phandle = <0xa1>;
						remote-endpoint = <0xa2>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xec>;
						remote-endpoint = <0xa3>;
					};
				};
			};
		};

		funnel@10d03000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_dl0";
			phandle = <0x24c>;
			reg = <0x10d03000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x8e>;
						remote-endpoint = <0x8f>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x55>;
						remote-endpoint = <0x90>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x56>;
						remote-endpoint = <0x91>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb9>;
						remote-endpoint = <0x92>;
						source = <0x93>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xba>;
						remote-endpoint = <0x94>;
						source = <0x95>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xbb>;
						remote-endpoint = <0x96>;
						source = <0x97>;
					};
				};
			};
		};

		funnel@10d22000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_ch01";
			phandle = <0x24b>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x54>;
						remote-endpoint = <0x8d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x8f>;
						remote-endpoint = <0x8e>;
					};
				};
			};
		};

		funnel@12800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-etm";
			phandle = <0x28f>;
			reg = <0x12800000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x111>;
						remote-endpoint = <0x11a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x112>;
						remote-endpoint = <0x11b>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x113>;
						remote-endpoint = <0x11c>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x114>;
						remote-endpoint = <0x11d>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x115>;
						remote-endpoint = <0x11e>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x116>;
						remote-endpoint = <0x11f>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x117>;
						remote-endpoint = <0x120>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x118>;
						remote-endpoint = <0x121>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xb4>;
						remote-endpoint = <0x119>;
					};
				};
			};
		};

		funnel@12810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x255>;
			reg = <0x12810000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x119>;
						remote-endpoint = <0xb4>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xb3>;
						remote-endpoint = <0xb5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xc7>;
						remote-endpoint = <0xb6>;
					};
				};
			};
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src", "ref_clk";
			clocks = <0x45 0x0 0x24 0x19>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x3f>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xe09c0>;
			reg = <0x88e3000 0x11c 0x88e2000 0x4>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			reset-names = "phy_reset";
			resets = <0x24 0xd>;
			vdd-supply = <0x42>;
			vdda18-supply = <0x43>;
			vdda33-supply = <0x44>;
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x13a>;
			syscon = <0x138 0x0 0x1000>;
		};

		i2c@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x3e 0x24 0x54 0x24 0x55>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x0 0x3 0x40 0x0 0x1a1 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x32d>;
			pinctrl-0 = <0x19e 0x19f>;
			pinctrl-1 = <0x1a0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x980000 0x4000>;
			status = "disabled";
		};

		i2c@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x40 0x24 0x54 0x24 0x55>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x1 0x3 0x40 0x2 0x1a1 0x1 0x1 0x3 0x40 0x2>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x32e>;
			pinctrl-0 = <0x1a2 0x1a3>;
			pinctrl-1 = <0x1a4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x984000 0x4000>;
			status = "disabled";
		};

		i2c@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x44 0x24 0x54 0x24 0x55>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x3 0x3 0x40 0x0 0x1a1 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x330>;
			pinctrl-0 = <0x1aa 0x1ab>;
			pinctrl-1 = <0x1ac>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x98c000 0x4000>;
			status = "disabled";
		};

		i2c@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x46 0x24 0x54 0x24 0x55>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x4 0x3 0x40 0x0 0x1a1 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x332>;
			pinctrl-0 = <0x1b2 0x1b3>;
			pinctrl-1 = <0x1b4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x990000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4a 0x24 0x56 0x24 0x57>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x0 0x3 0x40 0x0 0x1c1 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x335>;
			pinctrl-0 = <0x1be 0x1bf>;
			pinctrl-1 = <0x1c0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4c 0x24 0x56 0x24 0x57>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x1 0x3 0x40 0x0 0x1c1 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x337>;
			pinctrl-0 = <0x1c7 0x1c8>;
			pinctrl-1 = <0x1c9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x50 0x24 0x56 0x24 0x57>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x3 0x3 0x40 0x0 0x1c1 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x339>;
			pinctrl-0 = <0x1cf 0x1d0>;
			pinctrl-1 = <0x1d1>;
			pinctrl-names = "default", "sleep";
			qcom,shared;
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa8c000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x33a>;
				reg = <0x42>;
			};
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x52 0x24 0x56 0x24 0x57>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x4 0x3 0x40 0x0 0x1c1 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x33c>;
			pinctrl-0 = <0x1d7 0x1d8>;
			pinctrl-1 = <0x1d9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		interconnect@0 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-clk_virt";
			phandle = <0x190>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
		};

		interconnect@1 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-mc_virt";
			phandle = <0x29>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x14e 0x14f>;
		};

		interconnect@1500000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-cnoc2";
			phandle = <0x3d>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x1500000 0x6200>;
		};

		interconnect@1510000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-cnoc3";
			phandle = <0x26>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x1510000 0xf200>;
		};

		interconnect@1680000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-system_noc";
			phandle = <0x191>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x1680000 0x19080>;
		};

		interconnect@16C0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x24 0x8 0x24 0x12>;
			compatible = "qcom,ravelin-pcie_anoc";
			phandle = <0x2c>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x16c0000 0x7080>;
		};

		interconnect@16e0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x24 0x5d>;
			compatible = "qcom,ravelin-aggre1_noc";
			phandle = <0x14a>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x16e0000 0x13080>;
		};

		interconnect@1700000 {
			#interconnect-cells = <0x1>;
			clocks = <0x45 0x16 0x24 0xb>;
			compatible = "qcom,ravelin-aggre2_noc";
			phandle = <0x3c>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x1700000 0x1b080>;
		};

		interconnect@1740000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-mmss_noc";
			phandle = <0x28>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x14e 0x14f>;
			reg = <0x1740000 0x19080>;
		};

		interconnect@1760000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-video_aggre_noc";
			phandle = <0x2cd>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x1760000 0x1100>;
		};

		interconnect@19100000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-gem_noc";
			phandle = <0x25>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x14e 0x14f>;
			reg = <0x19100000 0xbc080>;
		};

		interconnect@3C40000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,ravelin-lpass_ag_noc";
			phandle = <0x2b>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x14e>;
			reg = <0x3c40000 0x17200>;
		};

		interrupt-controller@17200000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x8>;
			phandle = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17200000 0x10000 0x17260000 0x100000>;
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,ravelin-pdc", "qcom,pdc";
			interrupt-controller;
			interrupt-parent = <0x1>;
			phandle = <0x3b>;
			qcom,pdc-ranges = <0x0 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x1 0x7e 0x2cc 0xc>;
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
			reg-names = "pdc-interrupt-base", "apps-shared-spi-cfg";
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x0>;
				qcom,iommu-dma = "atomic";
			};

			usecase4_apps_coherent {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0x2f 0x7e1 0x0>;
			};

			usecase5_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x30 0x7 0x400>;
			};

			usecase6_kgsl_coherent {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0x30 0x407 0x400>;
			};

			usecase7_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x7e0 0x0>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <0xa>;
			};
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x3 0x3 0x4>;
			mboxes = <0x13b 0x3 0x3>;
			phandle = <0x32a>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x8 0x2 0x4>;
			mboxes = <0x13b 0x8 0x2>;
			phandle = <0x328>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x6 0x3 0x4>;
			mboxes = <0x13b 0x6 0x3>;
			phandle = <0x329>;
		};

		kgsl-smmu@3da0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			clocks = <0x23 0x8 0x23 0x1c 0x23 0x18 0x24 0x23 0x24 0x24 0x23 0x2>;
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";
			dma-coherent;
			interrupts = <0x0 0x2a2 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x2b0 0x4 0x0 0x1a6 0x4>;
			phandle = <0x30>;
			qcom,actlr = <0x0 0x1fff 0x32b>;
			qcom,num-context-banks-override = <0x5>;
			qcom,num-smr-override = <0x7>;
			qcom,regulator-names = "vdd";
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x3da0000 0x10000 0x3dc2000 0x20>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0x22>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x213>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x3dc5000 0x1000 0x3dc2200 0x8>;
				reg-names = "base", "status-reg";
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x214>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x3dc9000 0x1000 0x3dc2208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		lpass_stm {
			atid = <0x19>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			phandle = <0x225>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x86>;
						remote-endpoint = <0x4e>;
					};
				};
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x122>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c100_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c200_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c300_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c400_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c500_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c600_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c700_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr1_reg {
				qcom,dump-id = <0x105>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			fsm_data {
				qcom,dump-id = <0x165>;
				qcom,dump-size = <0x400>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x9100>;
			};

			l1_dtlb600 {
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb700 {
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x300>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x15100>;
			};

			l1_itlb600 {
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb700 {
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x300>;
			};

			l2_cache600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0x48100>;
			};

			l2_cache700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0x48100>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb200 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb300 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb400 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb500 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb600 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb700 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0x6100>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			osm_reg {
				qcom,dump-id = <0x163>;
				qcom,dump-size = <0x400>;
			};

			pcu_reg {
				qcom,dump-id = <0x164>;
				qcom,dump-size = <0x400>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x200000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x400000>;
			};
		};

		mhi_qrtr_cnss {
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
			qcom,low-latency;
			qcom,net-id = <0x0>;
		};

		mini_dump_node {
			compatible = "qcom,minidump";
			status = "ok";
		};

		modem2_etm0 {
			atid = <0x27>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;

			out-ports {

				port {

					endpoint {
						phandle = <0xac>;
						remote-endpoint = <0x73>;
					};
				};
			};
		};

		modem_diag {
			atid = <0x32>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			phandle = <0x242>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0xaa>;
						remote-endpoint = <0x74>;
					};
				};
			};
		};

		modem_etm0 {
			atid = <0x24 0x25>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			out-ports {

				port {

					endpoint {
						phandle = <0xa7>;
						remote-endpoint = <0x72>;
					};
				};
			};
		};

		pinctrl@f000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,ravelin-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			phandle = <0x126>;
			qcom,gpios-reserved = <0x0 0x1 0x2 0x3>;
			reg = <0xf000000 0x1000000>;
			wakeup-parent = <0x3b>;

			bt_en_sleep {
				phandle = <0x1ee>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio39";
				};

				mux {
					function = "gpio";
					pins = "gpio39";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x403>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x405>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio41";
				};

				mux {
					function = "gpio";
					pins = "gpio41";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x407>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio42";
				};

				mux {
					function = "gpio";
					pins = "gpio42";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x409>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio43";
				};

				mux {
					function = "gpio";
					pins = "gpio43";
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x40b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio106";
				};

				mux {
					function = "gpio";
					pins = "gpio106";
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x40c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio106";
				};

				mux {
					function = "gpio";
					pins = "gpio106";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x3fb>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio36";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio36";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x3fc>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio36";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio36";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x3fd>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio37";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio37";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x3fe>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio37";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio37";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x3ff>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio38";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio38";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x400>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio38";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio38";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x401>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio39";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio39";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x402>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio39";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio39";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x404>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x406>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio41";
				};

				mux {
					function = "gpio";
					pins = "gpio41";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x408>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio42";
				};

				mux {
					function = "gpio";
					pins = "gpio42";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x40a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio43";
				};

				mux {
					function = "gpio";
					pins = "gpio43";
				};
			};

			cci_scl0_active {
				phandle = <0x3e8>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio45";
				};

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio45";
				};
			};

			cci_scl0_suspend {
				phandle = <0x3ea>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio45";
				};

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio45";
				};
			};

			cci_scl1_active {
				phandle = <0x3ec>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio47";
				};

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio47";
				};
			};

			cci_scl1_suspend {
				phandle = <0x3ee>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio47";
				};

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio47";
				};
			};

			cci_scl2_active {
				phandle = <0x3f0>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio49";
				};

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio49";
				};
			};

			cci_scl2_suspend {
				phandle = <0x3f2>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio49";
				};

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio49";
				};
			};

			cci_sda0_active {
				phandle = <0x3e7>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio44";
				};

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio44";
				};
			};

			cci_sda0_suspend {
				phandle = <0x3e9>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio44";
				};

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio44";
				};
			};

			cci_sda1_active {
				phandle = <0x3eb>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio46";
				};

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio46";
				};
			};

			cci_sda1_suspend {
				phandle = <0x3ed>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio46";
				};

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio46";
				};
			};

			cci_sda2_active {
				phandle = <0x3ef>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio48";
				};

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio48";
				};
			};

			cci_sda2_suspend {
				phandle = <0x3f1>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio48";
				};

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio48";
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0x1e8>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio43";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0x1e9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio43";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x305>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio8", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio8", "gpio7";
					};
				};

				nfc_enable_suspend {
					phandle = <0x306>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio8", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio8", "gpio7";
					};
				};

				nfc_int_active {
					phandle = <0x303>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio9";
					};
				};

				nfc_int_suspend {
					phandle = <0x304>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio9";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x1e2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio107";
					};

					mux {
						function = "pcie0_clk_req";
						pins = "gpio107";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x1e4>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio107";
					};

					mux {
						function = "gpio";
						pins = "gpio107";
					};
				};

				pcie0_perst_default {
					phandle = <0x1e1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio32";
					};

					mux {
						function = "gpio";
						pins = "gpio32";
					};
				};

				pcie0_wake_default {
					phandle = <0x1e3>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio31";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x2fb>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};

				ts_spi_active {
					phandle = <0x2fc>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio90", "gpio91";
					};

					mux {
						function = "gpio";
						pins = "gpio90", "gpio91";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x2ff>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio13";
					};
				};

				ts_spi_int_suspend {
					phandle = <0x300>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio91";
					};

					mux {
						function = "gpio";
						pins = "gpio91";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x301>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};

				ts_spi_release {
					phandle = <0x302>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio90", "gpio91";
					};

					mux {
						function = "gpio";
						pins = "gpio90", "gpio91";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x2fd>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio12";
					};

					mux {
						function = "gpio";
						pins = "gpio12";
					};
				};

				ts_spi_reset_suspend {
					phandle = <0x2fe>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio90";
					};

					mux {
						function = "gpio";
						pins = "gpio90";
					};
				};
			};

			qupv3_se0_2uart_pins {
				phandle = <0x2e1>;

				qupv3_se0_2uart_rx_active {
					phandle = <0x19c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio35";
					};

					mux {
						function = "qup0_se0_l3";
						pins = "gpio35";
					};
				};

				qupv3_se0_2uart_sleep {
					phandle = <0x19d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio34", "gpio35";
					};
				};

				qupv3_se0_2uart_tx_active {
					phandle = <0x19b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio34";
					};

					mux {
						function = "qup0_se0_l2";
						pins = "gpio34";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x2e2>;

				qupv3_se0_i2c_scl_active {
					phandle = <0x19f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio5";
					};

					mux {
						function = "qup0_se0_l1";
						pins = "gpio5";
					};
				};

				qupv3_se0_i2c_sda_active {
					phandle = <0x19e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4";
					};

					mux {
						function = "qup0_se0_l0";
						pins = "gpio4";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1a0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x2e3>;

				qupv3_se1_i2c_scl_active {
					phandle = <0x1a3>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio11";
					};

					mux {
						function = "qup0_se1_l1";
						pins = "gpio11";
					};
				};

				qupv3_se1_i2c_sda_active {
					phandle = <0x1a2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "qup0_se1_l0";
						pins = "gpio10";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1a4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio10", "gpio11";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x2e4>;

				qupv3_se1_spi_clk_active {
					phandle = <0x1a7>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio12";
					};

					mux {
						function = "qup0_se1_l2";
						pins = "gpio12";
					};
				};

				qupv3_se1_spi_cs_active {
					phandle = <0x1a8>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio13";
					};

					mux {
						function = "qup0_se1_l3";
						pins = "gpio13";
					};
				};

				qupv3_se1_spi_miso_active {
					phandle = <0x1a6>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio10";
					};

					mux {
						function = "qup0_se1_l0";
						pins = "gpio10";
					};
				};

				qupv3_se1_spi_mosi_active {
					phandle = <0x1a5>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio11";
					};

					mux {
						function = "qup0_se1_l1";
						pins = "gpio11";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1a9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
					};
				};
			};

			qupv3_se2_4uart_pins {
				phandle = <0x2e0>;

				qupv3_se2_cts {
					phandle = <0x196>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio14";
					};

					mux {
						function = "qup0_se2_l0";
						pins = "gpio14";
					};
				};

				qupv3_se2_default_cts {
					phandle = <0x192>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio14";
					};

					mux {
						function = "gpio";
						pins = "gpio14";
					};
				};

				qupv3_se2_default_rts {
					phandle = <0x193>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio15";
					};
				};

				qupv3_se2_default_rx {
					phandle = <0x195>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio17";
					};
				};

				qupv3_se2_default_tx {
					phandle = <0x194>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio16";
					};

					mux {
						function = "gpio";
						pins = "gpio16";
					};
				};

				qupv3_se2_rts {
					phandle = <0x197>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio15";
					};

					mux {
						function = "qup0_se2_l1";
						pins = "gpio15";
					};
				};

				qupv3_se2_rx {
					phandle = <0x199>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio17";
					};

					mux {
						function = "qup0_se2_l3";
						pins = "gpio17";
					};
				};

				qupv3_se2_tx {
					phandle = <0x198>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio16";
					};

					mux {
						function = "qup0_se2_l2";
						pins = "gpio16";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x2e5>;

				qupv3_se3_i2c_scl_active {
					phandle = <0x1ab>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio19";
					};

					mux {
						function = "qup0_se3_l1";
						pins = "gpio19";
					};
				};

				qupv3_se3_i2c_sda_active {
					phandle = <0x1aa>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio18";
					};

					mux {
						function = "qup0_se3_l0";
						pins = "gpio18";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x1ac>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio18", "gpio19";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x2e6>;

				qupv3_se3_spi_clk_active {
					phandle = <0x1af>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio20";
					};

					mux {
						function = "qup0_se3_l2";
						pins = "gpio20";
					};
				};

				qupv3_se3_spi_cs_active {
					phandle = <0x1b0>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio21";
					};

					mux {
						function = "qup0_se3_l3";
						pins = "gpio21";
					};
				};

				qupv3_se3_spi_miso_active {
					phandle = <0x1ae>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio18";
					};

					mux {
						function = "qup0_se3_l0";
						pins = "gpio18";
					};
				};

				qupv3_se3_spi_mosi_active {
					phandle = <0x1ad>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio19";
					};

					mux {
						function = "qup0_se3_l1";
						pins = "gpio19";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x1b1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19", "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio18", "gpio19", "gpio20", "gpio21";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2e7>;

				qupv3_se4_i2c_scl_active {
					phandle = <0x1b3>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "qup0_se4_l1_mira";
						pins = "gpio9";
					};
				};

				qupv3_se4_i2c_sda_active {
					phandle = <0x1b2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "qup0_se4_l0_mira";
						pins = "gpio8";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1b4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x2e8>;

				qupv3_se4_spi_clk_active {
					phandle = <0x1b7>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio6";
					};

					mux {
						function = "qup0_se4_l2";
						pins = "gpio6";
					};
				};

				qupv3_se4_spi_cs_active {
					phandle = <0x1b8>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio7";
					};

					mux {
						function = "qup0_se4_l3";
						pins = "gpio7";
					};
				};

				qupv3_se4_spi_miso_active {
					phandle = <0x1b6>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio8";
					};

					mux {
						function = "qup0_se4_l0_mira";
						pins = "gpio8";
					};
				};

				qupv3_se4_spi_mosi_active {
					phandle = <0x1b5>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio9";
					};

					mux {
						function = "qup0_se4_l1_mira";
						pins = "gpio9";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1b9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x2e9>;

				qupv3_se5_i2c_scl_active {
					phandle = <0x1bf>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio1";
					};

					mux {
						function = "qup1_se0_l1";
						pins = "gpio1";
					};
				};

				qupv3_se5_i2c_sda_active {
					phandle = <0x1be>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0";
					};

					mux {
						function = "qup1_se0_l0";
						pins = "gpio0";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x1c0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x2ea>;

				qupv3_se5_spi_clk_active {
					phandle = <0x1c4>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio2";
					};

					mux {
						function = "qup1_se0_l2";
						pins = "gpio2";
					};
				};

				qupv3_se5_spi_cs_active {
					phandle = <0x1c5>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio3";
					};

					mux {
						function = "qup1_se0_l3";
						pins = "gpio3";
					};
				};

				qupv3_se5_spi_miso_active {
					phandle = <0x1c3>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio0";
					};

					mux {
						function = "qup1_se0_l0";
						pins = "gpio0";
					};
				};

				qupv3_se5_spi_mosi_active {
					phandle = <0x1c2>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio1";
					};

					mux {
						function = "qup1_se0_l1";
						pins = "gpio1";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x1c6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x2eb>;

				qupv3_se6_i2c_scl_active {
					phandle = <0x1c8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio51";
					};

					mux {
						function = "qup1_se1_l1";
						pins = "gpio51";
					};
				};

				qupv3_se6_i2c_sda_active {
					phandle = <0x1c7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio50";
					};

					mux {
						function = "qup1_se1_l0";
						pins = "gpio50";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1c9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio50", "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio50", "gpio51";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x2ec>;

				qupv3_se6_spi_clk_active {
					phandle = <0x1cc>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio26";
					};

					mux {
						function = "qup1_se1_l2";
						pins = "gpio26";
					};
				};

				qupv3_se6_spi_cs_active {
					phandle = <0x1cd>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio27";
					};

					mux {
						function = "qup1_se1_l3";
						pins = "gpio27";
					};
				};

				qupv3_se6_spi_miso_active {
					phandle = <0x1cb>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio50";
					};

					mux {
						function = "qup1_se1_l0";
						pins = "gpio50";
					};
				};

				qupv3_se6_spi_mosi_active {
					phandle = <0x1ca>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio51";
					};

					mux {
						function = "qup1_se1_l1";
						pins = "gpio51";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1ce>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio50", "gpio51", "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio50", "gpio51", "gpio26", "gpio27";
					};
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x2df>;

				qupv3_se7_2uart_rx_active {
					phandle = <0x1bb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio23";
					};

					mux {
						function = "qup1_se2_l3";
						pins = "gpio23";
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0x1bc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};

				qupv3_se7_2uart_tx_active {
					phandle = <0x1ba>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio22";
					};

					mux {
						function = "qup1_se2_l2";
						pins = "gpio22";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x2ed>;

				qupv3_se8_i2c_scl_active {
					phandle = <0x1d0>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio25";
					};

					mux {
						function = "qup1_se3_l1";
						pins = "gpio25";
					};
				};

				qupv3_se8_i2c_sda_active {
					phandle = <0x1cf>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio24";
					};

					mux {
						function = "qup1_se3_l0";
						pins = "gpio24";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x1d1>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x2ee>;

				qupv3_se8_spi_clk_active {
					phandle = <0x1d4>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio51";
					};

					mux {
						function = "qup1_se3_l2";
						pins = "gpio51";
					};
				};

				qupv3_se8_spi_cs_active {
					phandle = <0x1d5>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio50";
					};

					mux {
						function = "qup1_se3_l3";
						pins = "gpio50";
					};
				};

				qupv3_se8_spi_miso_active {
					phandle = <0x1d3>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio24";
					};

					mux {
						function = "qup1_se3_l0";
						pins = "gpio24";
					};
				};

				qupv3_se8_spi_mosi_active {
					phandle = <0x1d2>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio25";
					};

					mux {
						function = "qup1_se3_l1";
						pins = "gpio25";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x1d6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25", "gpio51", "gpio50";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25", "gpio51", "gpio50";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x2ef>;

				qupv3_se9_i2c_scl_active {
					phandle = <0x1d8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio90";
					};

					mux {
						function = "qup1_se4_l1";
						pins = "gpio90";
					};
				};

				qupv3_se9_i2c_sda_active {
					phandle = <0x1d7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio91";
					};

					mux {
						function = "qup1_se4_l0";
						pins = "gpio91";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x1d9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio91", "gpio90";
					};

					mux {
						function = "gpio";
						pins = "gpio91", "gpio90";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x2f0>;

				qupv3_se9_spi_clk_active {
					phandle = <0x1dc>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio48";
					};

					mux {
						function = "qup1_se4_l2";
						pins = "gpio48";
					};
				};

				qupv3_se9_spi_cs_active {
					phandle = <0x1dd>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio43";
					};

					mux {
						function = "qup1_se4_l3";
						pins = "gpio43";
					};
				};

				qupv3_se9_spi_miso_active {
					phandle = <0x1db>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio91";
					};

					mux {
						function = "qup1_se4_l0";
						pins = "gpio91";
					};
				};

				qupv3_se9_spi_mosi_active {
					phandle = <0x1da>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio90";
					};

					mux {
						function = "qup1_se4_l1";
						pins = "gpio90";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1de>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio91", "gpio90", "gpio48", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio91", "gpio90", "gpio48", "gpio43";
					};
				};
			};

			sdc1_off {
				phandle = <0x2f8>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};

				rclk {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_on {
				phandle = <0x2f7>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_data";
				};

				rclk {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_off {
				phandle = <0x2fa>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio101";
				};
			};

			sdc2_on {
				phandle = <0x2f9>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio101";
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x2f2>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x2f1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x2f4>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio100";
					};

					mux {
						function = "gpio";
						pins = "gpio100";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x2f3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio100";
					};

					mux {
						function = "gpio";
						pins = "gpio100";
					};
				};
			};

			trigout_a {
				phandle = <0x110>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio26";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio26";
				};
			};

			usb_phy_ps {
				phandle = <0x307>;

				usb3phy_portselect_default {
					phandle = <0x49>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio94";
					};

					mux {
						function = "usb0_phy_ps";
						pins = "gpio94";
					};
				};
			};

			wcd_reset_active {
				phandle = <0x2f5>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio96";
				};

				mux {
					function = "gpio";
					pins = "gpio96";
				};
			};

			wcd_reset_sleep {
				phandle = <0x2f6>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio96";
				};

				mux {
					function = "gpio";
					pins = "gpio96";
				};
			};
		};

		power-controller@c300000 {
			#clock-cells = <0x0>;
			#power-domain-cells = <0x1>;
			compatible = "qcom,ravelin-aoss-qmp";
			interrupt-parent = <0x13b>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <0x13b 0x0 0x0>;
			phandle = <0x31>;
			reg = <0xc300000 0x400>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cluster-pd {
				#power-domain-cells = <0x0>;
				domain-idle-states = <0x12b 0x12c>;
				phandle = <0x123>;
			};

			cpu-pd0 {
				#power-domain-cells = <0x0>;
				phandle = <0x6>;
				power-domains = <0x123>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x0>;
				phandle = <0xa>;
				power-domains = <0x123>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x0>;
				phandle = <0xc>;
				power-domains = <0x123>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x0>;
				phandle = <0xe>;
				power-domains = <0x123>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x0>;
				phandle = <0x10>;
				power-domains = <0x123>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x0>;
				phandle = <0x12>;
				power-domains = <0x123>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x0>;
				phandle = <0x16>;
				power-domains = <0x123>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x0>;
				phandle = <0x18>;
				power-domains = <0x123>;
			};
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			dma-coherent;
			interconnect-names = "data_path";
			interconnects = <0x3c 0x26 0x29 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x2f 0x480 0x0 0x2f 0x481 0x0>;
			phandle = <0x2c1>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				dma-coherent;
				iommus = <0x2f 0x481 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				dma-coherent;
				iommus = <0x2f 0x483 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
			phandle = <0x3af>;
		};

		qcom,bps@ac2c000 {
			cam_hw_pid = <0x11 0x3>;
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_clk", "bps_clk_src";
			clock-rates = <0x0 0x5f5e100 0x0 0x11e1a300 0x0 0x8f0d180 0x0 0x18701a80 0x0 0xbebc200 0x0 0x1b6b0b00 0x0 0xe4e1c00 0x0 0x23c34600 0x0 0xe4e1c00 0x0 0x29b92700>;
			clocks = <0x135 0xb 0x135 0xc 0x135 0xd 0x135 0xe>;
			compatible = "qcom,cam-bps680";
			nrt-device;
			phandle = <0x437>;
			reg = <0xac2c000 0x8000>;
			reg-cam-base = <0x2c000>;
			reg-names = "bps_top";
			regulator-names = "camss";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x2c7>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x143>;
			reg = <0x19091000 0x1000>;
			reg-names = "base";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas@ac13000 {
			arch-compat = "cpas_top";
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x208c8 0x0 0x249f0 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			cam-ahb-num-cases = <0x8>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "cci0", "cci1", "csid0", "csid1", "tfe0", "tfe1", "ipe0", "cpas-cdm0-top", "cpas-cdm0-ope", "cpas-cdm0-bps", "cam-cdm-intf0", "bps0", "icp0", "tpg13", "tpg14", "cre0";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "sys_tmr_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "core_ahb_clk", "fast_ahb_clk_src", "camnoc_axi_clk_src", "camnoc_axi_clk", "camnoc_axi_hf_clk", "camnoc_axi_sf_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x5f5e100 0x8f0d180 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x8f0d180 0xe4e1c00 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0xbebc200 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0xe4e1c00 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0xe4e1c00 0x17d78400 0x0 0x0 0x0>;
			clocks = <0x135 0x3b 0x135 0x3a 0x135 0x39 0x135 0x19 0x135 0x18 0x135 0x27 0x135 0x11 0x135 0x10 0x135 0x12 0x135 0x13>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interconnect-names = "cam_ahb";
			interconnects = <0x25 0x2 0x3d 0x206>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			label = "cpas";
			reg = <0xac13000 0x1000 0xac19000 0x8000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			regulator-names = "camss";
			rpmh-bcm-info = <0xc 0x4 0x800 0x0 0x4>;
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					bps0-all-rd {
						cell-index = <0x14>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						parent-node = <0x3f9>;
						phandle = <0x425>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					bps0-all-wr {
						cell-index = <0x13>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						parent-node = <0x3f8>;
						phandle = <0x424>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					cpas-cdm0-bps-rd {
						cell-index = <0x1b>;
						client-name = "cpas-cdm0-bps";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x3f8>;
						phandle = <0x42c>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					cpas-cdm0-ope-rd {
						cell-index = <0x1a>;
						client-name = "cpas-cdm0-ope";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x3f8>;
						phandle = <0x42b>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					cpas-cdm0-top-rd {
						cell-index = <0x19>;
						client-name = "cpas-cdm0-top";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x3f8>;
						phandle = <0x42a>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					cre-all-rd {
						cell-index = <0x17>;
						client-name = "cre0";
						constituent-paths = <0x80>;
						node-name = "cre-all-rd";
						parent-node = <0x3f9>;
						phandle = <0x428>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					cre-all-wr {
						cell-index = <0x18>;
						client-name = "cre0";
						constituent-paths = <0x81>;
						node-name = "cre-all-wr";
						parent-node = <0x3f8>;
						phandle = <0x429>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					icp0-all-rd {
						cell-index = <0x1a>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						parent-node = <0x3fa>;
						phandle = <0x42d>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-all-wr {
						cell-index = <0x12>;
						client-name = "ipe0";
						constituent-paths = <0x22 0x23 0x24>;
						node-name = "ipe0-all-wr";
						parent-node = <0x3f8>;
						phandle = <0x423>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-in-rd {
						cell-index = <0x16>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						parent-node = <0x3f9>;
						phandle = <0x427>;
						traffic-data = <0x20>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-ref-rd {
						cell-index = <0x15>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						parent-node = <0x3f9>;
						phandle = <0x426>;
						traffic-data = <0x21>;
						traffic-transaction-type = <0x0>;
					};

					tfe0_bayer_stats_wr {
						cell-index = <0xe>;
						client-name = "tfe0";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "tfe0-bayer-stats-wr";
						parent-node = <0x3f7>;
						phandle = <0x41f>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					tfe0_rdi_raw_wr {
						cell-index = <0x10>;
						client-name = "tfe0";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "tfe0-rdi-raw-wr";
						parent-node = <0x3f7>;
						phandle = <0x421>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					tfe1-rdi-pixel-raw-wr {
						cell-index = <0x11>;
						client-name = "tfe1";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "tfe1-rdi-pixel-raw-wr";
						parent-node = <0x3f7>;
						phandle = <0x422>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					tfe1-ubwc-wr {
						cell-index = <0xf>;
						client-name = "tfe1";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "tfe1-ubwc-wr";
						parent-node = <0x3f7>;
						phandle = <0x420>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-rt0-wr0 {
						cell-index = <0x8>;
						node-name = "level1-tfe-bayer-status-wr";
						parent-node = <0x3f6>;
						phandle = <0x3f7>;
						traffic-merge-type = <0x0>;
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-nrt0-rd {
						cell-index = <0x6>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x3f4>;
						phandle = <0x3f9>;
						traffic-merge-type = <0x0>;
					};

					level2-nrt0-wr {
						cell-index = <0x5>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x3f4>;
						phandle = <0x3f8>;
						traffic-merge-type = <0x0>;
					};

					level2-nrt1-rd {
						bus-width-factor = <0x4>;
						cell-index = <0x7>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x3f5>;
						phandle = <0x3fa>;
						traffic-merge-type = <0x0>;
					};

					level2-rt0-rd {
						cell-index = <0x4>;
						node-name = "level2-rt0-rd";
						parent-node = <0x3f3>;
						phandle = <0x41e>;
						traffic-merge-type = <0x1>;
					};

					level2-rt0-wr {
						cell-index = <0x3>;
						node-name = "level2-rt0-wr";
						parent-node = <0x3f3>;
						phandle = <0x3f6>;
						traffic-merge-type = <0x1>;
					};
				};

				level3-nodes {
					level-index = <0x3>;

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						phandle = <0x3f4>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x28 0xf 0x29 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						phandle = <0x3f5>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x28 0xe 0x29 0x200>;
						};
					};

					level3-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level3-rt0-rd-wr-sum";
						phandle = <0x3f3>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x28 0xd 0x29 0x200>;
						};
					};
				};
			};
		};

		qcom,cam-cre {
			compat-hw-name = "qcom,cre";
			compatible = "qcom,cam-cre";
			num-cre = <0x1>;
			status = "ok";
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,lx7", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			icp_use_pil;
			num-bps = <0x1>;
			num-ipe = <0x1>;
			num-lx7 = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "tfe";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			force_cache_allocs;
			need_shared_buffer_padding;
			status = "ok";

			msm_cam_smmu_cpas_cdm {
				cam-smmu-label = "cpas-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x2f 0x1800 0x0>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x41d>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cre {
				cam-smmu-label = "cre";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x2f 0x1920 0x0 0x2f 0x1940 0x0>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x41c>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				cam-smmu-label = "icp";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x2f 0x1840 0xa0 0x2f 0x1860 0xa0 0x2f 0x18e0 0xa0 0x2f 0x1900 0x0 0x2f 0x1820 0x0>;
				iova-region-discard = <0xe0000000 0x800000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;

				iova-mem-map {
					phandle = <0x41b>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-fwuncached-region {
						iova-region-id = <0x6>;
						iova-region-len = <0x700000>;
						iova-region-name = "fw_uncached";
						iova-region-start = <0x10400000>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-discard = <0xe0000000 0x800000>;
						iova-region-id = <0x3>;
						iova-region-len = <0xee300000>;
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0xfc00000>;
						iova-region-name = "shared";
						iova-region-start = <0x800000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,secure-cb;
			};

			msm_cam_smmu_tfe {
				cam-smmu-label = "tfe";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x2f 0x8a0 0x420 0x2f 0x880 0x420 0x2f 0xca0 0x420 0x2f 0xc80 0x420>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x41a>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};
		};

		qcom,cci0@ac15000 {
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x135 0x15 0x135 0x14>;
			compatible = "qcom,cci", "simple-bus";
			interrupt-names = "cci0";
			interrupts = <0x0 0x1cc 0x1>;
			pctrl-idx-mapping = <0x0 0x1>;
			pctrl-map-names = "m0", "m1";
			phandle = <0x410>;
			pinctrl-0 = <0x3e7 0x3e8>;
			pinctrl-1 = <0x3e9 0x3ea>;
			pinctrl-2 = <0x3eb 0x3ec>;
			pinctrl-3 = <0x3ed 0x3ee>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			reg = <0xac15000 0x1000>;
			reg-cam-base = <0x15000>;
			reg-names = "cci";
			regulator-names = "camss";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x413>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x412>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x414>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x411>;
				status = "ok";
			};
		};

		qcom,cci1@ac16000 {
			camss-supply = <0x30e>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x135 0x17 0x135 0x16>;
			compatible = "qcom,cci", "simple-bus";
			interrupt-names = "cci1";
			interrupts = <0x0 0x10f 0x1>;
			pctrl-idx-mapping = <0x0>;
			pctrl-map-names = "m0";
			phandle = <0x415>;
			pinctrl-0 = <0x3ef 0x3f0>;
			pinctrl-1 = <0x3f1 0x3f2>;
			pinctrl-names = "m0_active", "m0_suspend";
			reg = <0xac16000 0x1000>;
			reg-cam-base = <0x16000>;
			reg-names = "cci";
			regulator-names = "camss";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x418>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x417>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x419>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x416>;
				status = "ok";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
		};

		qcom,cnss-qca6490@b0000000 {
			cnss-enable-self-recovery;
			compatible = "qcom,cnss-qca6490";
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			interconnects = <0x2c 0x2f 0x2c 0x23a 0x25 0x1c 0x29 0x200>;
			mboxes = <0x2 0x0>;
			phandle = <0x340>;
			pinctrl-0 = <0x1e8>;
			pinctrl-1 = <0x1e9>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,bt-en-gpio = <0x126 0x27 0x0>;
			qcom,bus-bw-cfg = <0x0 0x0 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x1d4c 0x30d400 0x0 0x0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			qcom,bus-bw-cfg-count = <0x7>;
			qcom,icc-path-count = <0x2>;
			qcom,same-dt-multi-dev;
			qcom,vdd-wlan-aon-config = <0xcf850 0x111700 0x0 0x0 0x1>;
			qcom,vdd-wlan-dig-config = <0xc3500 0x111700 0x0 0x0 0x1>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa1-config = <0x1b7740 0x1f20c0 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa2-config = <0x1312d0 0x14a140 0x0 0x0 0x1>;
			qcom,vreg_ipa = "s3e";
			qcom,wlan;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x0 0x0 0x1>;
			qcom,wlan-cbc-enabled;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-rc-num = <0x0>;
			qcom,xo-clk-gpio = <0x126 0x6c 0x0>;
			reg = <0xb0000000 0x10000>;
			reg-names = "smmu_iova_ipa";
			status = "disabled";
			use-pm-domain;
			vdd-wlan-aon-supply = <0x1ea>;
			vdd-wlan-dig-supply = <0x1ea>;
			vdd-wlan-io-supply = <0x127>;
			vdd-wlan-rfa1-supply = <0x1eb>;
			vdd-wlan-rfa2-supply = <0x1ec>;
			wlan-ant-switch-supply = <0x1ed>;
			wlan-en-gpio = <0x126 0x2b 0x0>;
		};

		qcom,cpas-cdm0@ac24000 {
			cam_hw_pid = <0x12>;
			camss-supply = <0x30e>;
			cdm-client-names = "tfe0", "tfe1", "tfe";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x135 0x19>;
			compatible = "qcom,cam-cpas-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x1>;
			label = "cpas-cdm";
			nrt-device;
			reg = <0xac24000 0x400>;
			reg-cam-base = <0x24000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			single-context-cdm;
			status = "ok";
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x347>;
				qcom,cpu = <0x1a>;
			};

			cpu1-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x348>;
				qcom,cpu = <0x1b>;
			};

			cpu2-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x349>;
				qcom,cpu = <0x1c>;
			};

			cpu3-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x34a>;
				qcom,cpu = <0x1d>;
			};

			cpu4-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x34b>;
				qcom,cpu = <0x1e>;
			};

			cpu5-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x34c>;
				qcom,cpu = <0x1f>;
			};

			cpu6-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x34d>;
				qcom,cpu = <0x20>;
			};

			cpu7-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x34e>;
				qcom,cpu = <0x21>;
			};
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu-6-7-pause {
				#cooling-cells = <0x2>;
				phandle = <0x346>;
				qcom,cpus = <0x20 0x21>;
			};

			cpu0-pause {
				#cooling-cells = <0x2>;
				phandle = <0x167>;
				qcom,cpus = <0x1a>;
			};

			cpu1-pause {
				#cooling-cells = <0x2>;
				phandle = <0x169>;
				qcom,cpus = <0x1b>;
			};

			cpu2-pause {
				#cooling-cells = <0x2>;
				phandle = <0x16b>;
				qcom,cpus = <0x1c>;
			};

			cpu3-pause {
				#cooling-cells = <0x2>;
				phandle = <0x16d>;
				qcom,cpus = <0x1d>;
			};

			cpu4-pause {
				#cooling-cells = <0x2>;
				phandle = <0x16f>;
				qcom,cpus = <0x1e>;
			};

			cpu5-pause {
				#cooling-cells = <0x2>;
				phandle = <0x171>;
				qcom,cpus = <0x1f>;
			};

			cpu6-pause {
				#cooling-cells = <0x2>;
				phandle = <0x173>;
				qcom,cpus = <0x20>;
			};

			cpu7-pause {
				#cooling-cells = <0x2>;
				phandle = <0x176>;
				qcom,cpus = <0x21>;
			};

			pause-cpu0 {
				qcom,cdev-alias = "pause-cpu0";
				qcom,cpus = <0x1a>;
			};

			pause-cpu1 {
				qcom,cdev-alias = "pause-cpu1";
				qcom,cpus = <0x1b>;
			};

			pause-cpu2 {
				qcom,cdev-alias = "pause-cpu2";
				qcom,cpus = <0x1c>;
			};

			pause-cpu3 {
				qcom,cdev-alias = "pause-cpu3";
				qcom,cpus = <0x1d>;
			};

			pause-cpu4 {
				qcom,cdev-alias = "pause-cpu4";
				qcom,cpus = <0x1e>;
			};

			pause-cpu5 {
				qcom,cdev-alias = "pause-cpu5";
				qcom,cpus = <0x1f>;
			};

			pause-cpu6 {
				qcom,cdev-alias = "pause-cpu6";
				qcom,cpus = <0x20>;
			};

			pause-cpu7 {
				qcom,cdev-alias = "pause-cpu7";
				qcom,cpus = <0x21>;
			};
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x2dd>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x1a 0x20>;
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x2>;
			clock-names = "xo", "alternate";
			clocks = <0x45 0x0 0x24 0x0>;
			compatible = "qcom,cpufreq-hw-epss";
			interrupt-names = "dcvsh0_int", "dcvsh1_int";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4>;
			phandle = <0x7>;
			qcom,lut-row-size = <0x4>;
			qcom,skip-enable-check;
			reg = <0x17d91000 0x1000 0x17d92000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x7 0x0 0x7 0x1>;
		};

		qcom,cre@acfa000 {
			cam_hw_pid = <0xd 0xc>;
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "cre_ahb_clk", "cre_clk_src", "cre_clk";
			clock-rates = <0x0 0x11e1a300 0x0 0x0 0x18701a80 0x0 0x0 0x1b6b0b00 0x0 0x0 0x23c34600 0x0 0x0 0x29b92700 0x0>;
			clocks = <0x135 0x1b 0x135 0x1d 0x135 0x1c>;
			compatible = "qcom,cre";
			interrupt-names = "cre";
			interrupts = <0x0 0x1d5 0x1>;
			phandle = <0x435>;
			reg = <0xacfa000 0x200 0xacfa400 0xb0 0xacfa700 0x300>;
			reg-cam-base = <0xfa000 0xfa400 0xfa700>;
			reg-names = "cre_top", "cre_bus_rd", "cre_bus_wr";
			regulator-names = "camss";
			src-clock-name = "cre_clk_src";
			status = "ok";
		};

		qcom,csiphy0@ace4000 {
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x135 0x1a 0x135 0x24 0x135 0x1f 0x135 0x1e>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x42>;
			csi-vdd-1p2-supply = <0x47>;
			interrupt-names = "CSIPHY0";
			interrupts = <0x0 0xcb 0x1>;
			phandle = <0x40d>;
			reg = <0xace4000 0x2000>;
			reg-cam-base = <0xe4000>;
			reg-names = "csiphy";
			regulator-names = "camss", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0x693c 0xbc52>;
			rgltr-max-voltage = <0x0 0x1339e0 0xe09c0>;
			rgltr-min-voltage = <0x0 0x116520 0xcaa30>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1@ace6000 {
			camss-supply = <0x30e>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x135 0x1a 0x135 0x25 0x135 0x21 0x135 0x20>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x42>;
			csi-vdd-1p2-supply = <0x47>;
			interrupt-names = "CSIPHY1";
			interrupts = <0x0 0xea 0x1>;
			phandle = <0x40e>;
			reg = <0xace6000 0x2000>;
			reg-cam-base = <0xe6000>;
			reg-names = "csiphy";
			regulator-names = "camss", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0x693c 0xbc52>;
			rgltr-max-voltage = <0x0 0x1339e0 0xe09c0>;
			rgltr-min-voltage = <0x0 0x116520 0xcaa30>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy2@ace8000 {
			camss-supply = <0x30e>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x135 0x1a 0x135 0x26 0x135 0x23 0x135 0x22>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x42>;
			csi-vdd-1p2-supply = <0x47>;
			interrupt-names = "CSIPHY2";
			interrupts = <0x0 0xe3 0x1>;
			phandle = <0x40f>;
			reg = <0xace8000 0x2000>;
			reg-cam-base = <0xe8000>;
			reg-names = "csiphy";
			regulator-names = "camss", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0x693c 0xbc52>;
			rgltr-max-voltage = <0x0 0x1339e0 0xe09c0>;
			rgltr-min-voltage = <0x0 0x116520 0xcaa30>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,dcvs {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,dcvs";
			phandle = <0x2c4>;
			ranges;

			ddr {
				compatible = "qcom,dcvs-hw";
				phandle = <0x143>;
				qcom,bus-width = <0x4>;
				qcom,dcvs-hw-type = <0x0>;
				qcom,freq-tbl = <0x141>;

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x25 0x2 0x29 0x200>;
					phandle = <0x144>;
					qcom,dcvs-path-type = <0x0>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				phandle = <0x147>;
				qcom,bus-width = <0x1>;
				qcom,dcvs-hw-type = <0x3>;
				qcom,freq-tbl = <0x142>;

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x25 0x2 0x29 0x200>;
					phandle = <0x148>;
					qcom,dcvs-path-type = <0x0>;
				};
			};

			l3 {
				compatible = "qcom,dcvs-hw";
				phandle = <0x145>;
				qcom,bus-width = <0x20>;
				qcom,dcvs-hw-type = <0x2>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base", "l3tbl-base";

				sp {
					compatible = "qcom,dcvs-path";
					phandle = <0x146>;
					qcom,dcvs-path-type = <0x0>;
					qcom,shared-offset = <0x90>;
				};
			};
		};

		qcom,ddr-cdev {
			#cooling-cells = <0x2>;
			compatible = "qcom,ddr-cooling-device";
			interconnects = <0x29 0x3 0x29 0x200>;
			phandle = <0x17c>;
			qcom,bus-width = <0x4>;
			qcom,freq-table = <0x1f6>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x179>;
		};

		qcom,disp0-gdsc@af09000 {
			compatible = "qcom,gdsc";
			phandle = <0x189>;
			proxy-supply = <0x189>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf09000 0x4>;
			regulator-name = "disp0_cc_mdss_core_gdsc";
			status = "disabled";
		};

		qcom,disp0-gdsc@af0b000 {
			compatible = "qcom,gdsc";
			phandle = <0x310>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf0b000 0x4>;
			regulator-name = "disp0_cc_mdss_core_int2_gdsc";
			status = "disabled";
		};

		qcom,disp1-gdsc@15709000 {
			compatible = "qcom,gdsc";
			phandle = <0x18a>;
			proxy-supply = <0x18a>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0x15709000 0x4>;
			regulator-name = "disp1_cc_mdss_core_gdsc";
			status = "disabled";
		};

		qcom,disp1-gdsc@1570b000 {
			compatible = "qcom,gdsc";
			phandle = <0x311>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0x1570b000 0x4>;
			regulator-name = "disp1_cc_mdss_core_int2_gdsc";
			status = "disabled";
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,audio_ml {
				memory-region = <0x38>;
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,display {
				memory-region = <0x39>;
				phandle = <0x21f>;
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
			};

			qcom,qseecom {
				memory-region = <0x36>;
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,qseecom_ta {
				memory-region = <0x37>;
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,user_contig {
				memory-region = <0x35>;
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x2>;
			};
		};

		qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x3a>;
			proxy-supply = <0x3a>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			reg = <0x149004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@160018 {
			compatible = "qcom,gdsc";
			phandle = <0x317>;
			qcom,retain-regs;
			reg = <0x160018 0x4>;
			regulator-name = "gcc_usb3_phy_gdsc";
			status = "disabled";
		};

		qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x1e5>;
			qcom,collapse-vote = <0x18b 0x0>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0x17b004 0x4>;
			regulator-name = "gcc_pcie_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@17c000 {
			compatible = "qcom,gdsc";
			phandle = <0x313>;
			qcom,collapse-vote = <0x18b 0x3>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x17c000 0x4>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			status = "disabled";
		};

		qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x18c>;
			proxy-supply = <0x18c>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			reg = <0x187004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@18d050 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x27>;
			qcom,no-status-check-on-disable;
			reg = <0x18d050 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@18d054 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x2d>;
			qcom,no-status-check-on-disable;
			reg = <0x18d054 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@18d058 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x2a>;
			qcom,no-status-check-on-disable;
			reg = <0x18d058 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			status = "ok";
		};

		qcom,gdsc@18d05c {
			compatible = "qcom,gdsc";
			phandle = <0x31f>;
			qcom,no-status-check-on-disable;
			reg = <0x18d05c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "disabled";
		};

		qcom,gdsc@18d060 {
			compatible = "qcom,gdsc";
			phandle = <0x320>;
			qcom,no-status-check-on-disable;
			reg = <0x18d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "disabled";
		};

		qcom,gdsc@18d06c {
			compatible = "qcom,gdsc";
			phandle = <0x31e>;
			qcom,no-status-check-on-disable;
			reg = <0x18d06c 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			status = "disabled";
		};

		qcom,gdsc@18d078 {
			compatible = "qcom,gdsc";
			phandle = <0x31a>;
			qcom,no-status-check-on-disable;
			reg = <0x18d078 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc";
			status = "disabled";
		};

		qcom,gdsc@18d07c {
			compatible = "qcom,gdsc";
			phandle = <0x31b>;
			qcom,no-status-check-on-disable;
			reg = <0x18d07c 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc";
			status = "disabled";
		};

		qcom,gdsc@18d088 {
			compatible = "qcom,gdsc";
			phandle = <0x31c>;
			qcom,no-status-check-on-disable;
			reg = <0x18d088 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc";
			status = "disabled";
		};

		qcom,gdsc@18d08c {
			compatible = "qcom,gdsc";
			phandle = <0x31d>;
			qcom,no-status-check-on-disable;
			reg = <0x18d08c 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc";
			status = "disabled";
		};

		qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			phandle = <0x314>;
			qcom,collapse-vote = <0x18b 0x1>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x19d004 0x4>;
			regulator-name = "gcc_pcie_1_gdsc";
			status = "disabled";
		};

		qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			phandle = <0x315>;
			qcom,collapse-vote = <0x18b 0x4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x19e000 0x4>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			status = "disabled";
		};

		qcom,gdsc@1b6020 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x318>;
			qcom,retain-regs;
			reg = <0x1b6020 0x4>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@1b6044 {
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x319>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0x1b6044 0x4>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@3d9905c {
			clock-names = "ahb_clk";
			clocks = <0x24 0x20>;
			compatible = "qcom,gdsc";
			domain-addr = <0x18e>;
			parent-supply = <0x124>;
			phandle = <0x32>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			reg = <0x3d9905c 0x4>;
			regulator-name = "gpu_cc_gx_gdsc";
			status = "ok";
			sw-reset = <0x18f>;
		};

		qcom,gdsc@3d99108 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x20>;
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x18d>;
			parent-supply = <0x124>;
			phandle = <0x22>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x3d99108 0x4>;
			regulator-name = "gpu_cc_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@aaf5004 {
			compatible = "qcom,gdsc";
			phandle = <0x327>;
			qcom,retain-regs;
			reg = <0xaaf5004 0x4>;
			regulator-name = "video_cc_mvsc_gdsc";
			status = "disabled";
		};

		qcom,gdsc@aaf8084 {
			compatible = "qcom,gdsc";
			phandle = <0x324>;
			qcom,retain-regs;
			reg = <0xaaf8084 0x4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			status = "disabled";
		};

		qcom,gdsc@aaf8124 {
			compatible = "qcom,gdsc";
			phandle = <0x326>;
			qcom,retain-regs;
			reg = <0xaaf8124 0x4>;
			regulator-name = "video_cc_mvs1c_gdsc";
			status = "disabled";
		};

		qcom,gdsc@aaf81a4 {
			compatible = "qcom,gdsc";
			phandle = <0x323>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaaf81a4 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
			status = "disabled";
		};

		qcom,gdsc@aaf8244 {
			compatible = "qcom,gdsc";
			phandle = <0x325>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaaf8244 0x4>;
			regulator-name = "video_cc_mvs1_gdsc";
			status = "disabled";
		};

		qcom,gdsc@ad10004 {
			compatible = "qcom,gdsc";
			phandle = <0x308>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad10004 0x4>;
			regulator-name = "cam_cc_bps_gdsc";
			status = "disabled";
		};

		qcom,gdsc@ad11004 {
			compatible = "qcom,gdsc";
			phandle = <0x30c>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad11004 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			status = "disabled";
		};

		qcom,gdsc@ad13004 {
			compatible = "qcom,gdsc";
			phandle = <0x309>;
			qcom,retain-regs;
			reg = <0xad13004 0x4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			status = "disabled";
		};

		qcom,gdsc@ad14004 {
			compatible = "qcom,gdsc";
			phandle = <0x30a>;
			qcom,retain-regs;
			reg = <0xad14004 0x4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			status = "disabled";
		};

		qcom,gdsc@ad14078 {
			compatible = "qcom,gdsc";
			phandle = <0x30b>;
			qcom,retain-regs;
			reg = <0xad14078 0x4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			status = "disabled";
		};

		qcom,gdsc@ad15120 {
			compatible = "qcom,gdsc";
			phandle = <0x30d>;
			qcom,retain-regs;
			reg = <0xad15120 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			status = "disabled";
		};

		qcom,gdsc@adf4004 {
			clock-names = "ahb_clk";
			clocks = <0x24 0xd>;
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x30e>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xadf4004 0x4>;
			regulator-name = "cam_cc_camss_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@af09000 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x16>;
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x188>;
			proxy-supply = <0x188>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf09000 0x4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			status = "ok";
		};

		qcom,gdsc@af0b000 {
			clock-names = "ahb_clk";
			clocks = <0x24 0x16>;
			compatible = "qcom,gdsc";
			parent-supply = <0x124>;
			phandle = <0x30f>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf0b000 0x4>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			status = "ok";
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gpi-dma@900000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			iommus = <0x2f 0x176 0x0>;
			phandle = <0x1a1>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x3e>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			qcom,static-gpii-mask = <0x1>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			iommus = <0x2f 0x416 0x0>;
			phandle = <0x1c1>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x3f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			memory-region = <0x187>;
			qcom,firmware-name = "cpusys_vm";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			memory-region = <0x186>;
			qcom,firmware-name = "trustedvm";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			phandle = <0x2de>;
			status = "ok";
		};

		qcom,ipa@3e00000 {
			clock-names = "core_clk";
			clocks = <0x45 0x16>;
			compatible = "qcom,ipa";
			firmware-names = "ipa_fws";
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			interconnects = <0x3c 0x27 0x25 0x234 0x29 0x3 0x29 0x200 0x25 0x2 0x3d 0x20f>;
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			memory-regions = <0x15f>;
			pas-ids = <0xf>;
			phandle = <0x2d3>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,ipa-cfg-offset = <0x140000>;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-gen-rx-cmn-page-pool-sz-factor = <0x2>;
			qcom,ipa-gen-rx-cmn-temp-pool-sz-factor = <0x1>;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0xa>;
			qcom,ipa-holb-monitor-poll-period = <0x5>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x17>;
			qcom,ipa-ulso-wa;
			qcom,ipa-wdi3-over-gsi;
			qcom,lan-rx-napi;
			qcom,max_num_smmu_cb = <0x4>;
			qcom,mhi-event-ring-id-limits = <0x9 0xb>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,nominal = <0x249f00 0x0 0x249f00 0x53ec60 0x0 0x61a80>;
			qcom,non-tn-collection-on-crash;
			qcom,platform-type = <0x1>;
			qcom,register-collection-on-crash;
			qcom,rmnet-ctl-enable;
			qcom,scaling-exceptions;
			qcom,smmu-fast-map;
			qcom,svs = <0x124f80 0x0 0x124f80 0x2ab980 0x0 0x249f0>;
			qcom,svs2 = <0x0 0x0 0x0 0x1cfde0 0x0 0x12c00>;
			qcom,testbus-collection-on-crash;
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,turbo = <0x36ee80 0x0 0x36ee80 0x53ec60 0x0 0x61a80>;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-linux-val = <0x0>;
			qcom,ulso-ip-id-min-windows-val = <0x0>;
			qcom,ulso-supported;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-use-skb-page;
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base", "gsi-base";

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				dma-coherent;
				iommus = <0x2f 0x4a3 0x0>;
				phandle = <0x2d7>;
				qcom,iommu-group;
				qcom,shared-cb;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				dma-coherent;
				iommus = <0x2f 0x4a0 0x0>;
				phandle = <0x2d4>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,ipa-q6-smem-size = <0x9000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x2f 0x4a2 0x0>;
				phandle = <0x2d6>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x2f 0x4a1 0x0>;
				phandle = <0x2d5>;
				qcom,iommu-dma = "atomic";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x161 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x160 0x0>;
			};
		};

		qcom,ipcc@ed18000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			phandle = <0x13b>;
			reg = <0xed18000 0x1000>;
		};

		qcom,ipe0@ac42000 {
			cam_hw_pid = <0x10 0x2>;
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ope0_ahb_clk", "ope0_areg_clk", "ope0_clk", "ope0_clk_src";
			clock-rates = <0x0 0x5f5e100 0x0 0x11e1a300 0x0 0x8f0d180 0x0 0x18701a80 0x0 0xbebc200 0x0 0x1b6b0b00 0x0 0xe4e1c00 0x0 0x23c34600 0x0 0xe4e1c00 0x0 0x29b92700>;
			clocks = <0x135 0x35 0x135 0x36 0x135 0x37 0x135 0x38>;
			compatible = "qcom,cam-ipe680";
			nrt-device;
			phandle = <0x436>;
			reg = <0xac42000 0x16000>;
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			regulator-names = "camss";
			src-clock-name = "ope0_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@3d00000 {
			#cooling-cells = <0x2>;
			clock-names = "core_clk", "gmu_clk", "mem_clk", "mem_iface_clk", "hub_cx_int_clk", "smmu_vote", "apb_pclk", "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			clocks = <0x23 0x13 0x23 0x8 0x24 0x14 0x24 0x23 0x23 0x1c 0x23 0x18 0x31 0x23 0x8 0x23 0x1c 0x23 0x18 0x24 0x23 0x24 0x24 0x23 0x2>;
			compatible = "qcom,kgsl-3d0", "qcom,adreno-gpu-gen6-3-26-0";
			interconnect-names = "gpu_icc_path";
			interconnects = <0x25 0x15 0x29 0x200>;
			interrupt-names = "kgsl_3d0_irq", "freq_limiter_irq";
			interrupts = <0x0 0x12c 0x4 0x0 0x11e 0x4>;
			nvmem-cell-names = "speed_bin";
			nvmem-cells = <0x33>;
			phandle = <0x179>;
			qcom,bus-table-ddr7 = <0x0 0xbebc2 0x209a8e 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,chipid = <0x6010300>;
			qcom,enable-ca-jump;
			qcom,gpu-model = "Adreno613v1";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,min-access-length = <0x20>;
			qcom,no-nap;
			qcom,tzone-names = "gpuss";
			qcom,ubwc-mode = <0x2>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d7d000 0x1d000 0x3d9e000 0x1000 0x10900000 0x80000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "gmu_wrapper", "cx_misc", "qdss_gfx";
			regulator-names = "vddcx", "vdd";
			reset-names = "freq_limiter_irq_clear";
			resets = <0x23 0x9>;
			status = "ok";
			vdd-supply = <0x32>;
			vddcx-supply = <0x22>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
					reg = <0x3>;
				};

				qcom,gpu-mempool@4 {
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
					reg = <0x4>;
				};

				qcom,gpu-mempool@5 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x5>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0xa>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0xa>;
						qcom,gpu-freq = <0x3c336080>;
						qcom,level = <0x1a0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0x9>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <0x180>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x7>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <0x140>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0x7>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0x5>;
						qcom,bus-max-ddr8 = <0x7>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x4>;
						qcom,bus-max-ddr8 = <0x6>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x3>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						reg = <0x6>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0xd5>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0xa>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0xa>;
						qcom,gpu-freq = <0x3c336080>;
						qcom,level = <0x1a0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0x9>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <0x180>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x7>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <0x140>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0x7>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0x5>;
						qcom,bus-max-ddr8 = <0x7>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x4>;
						qcom,bus-max-ddr8 = <0x6>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x3>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						reg = <0x6>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x4>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,speed-bin = <0xc9>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0xa>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-min-ddr8 = <0x9>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <0x180>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0x9>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x7>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <0x140>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0x7>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0x5>;
						qcom,bus-max-ddr8 = <0x7>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x4>;
						qcom,bus-max-ddr8 = <0x6>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x3>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						reg = <0x5>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x2>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0xa2>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-freq-ddr8 = <0xa>;
						qcom,bus-max-ddr7 = <0x8>;
						qcom,bus-max-ddr8 = <0xa>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <0x100>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-freq-ddr8 = <0x7>;
						qcom,bus-max-ddr7 = <0x7>;
						qcom,bus-max-ddr8 = <0x8>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <0xc0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-freq-ddr8 = <0x6>;
						qcom,bus-max-ddr7 = <0x5>;
						qcom,bus-max-ddr8 = <0x7>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x5>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <0x80>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x4>;
						qcom,bus-max-ddr8 = <0x6>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x3>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <0x40>;
						reg = <0x3>;
					};
				};
			};

			zap-shader {
				memory-region = <0x34>;
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x21c>;
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <0x22>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x30 0x2 0x400>;
				phandle = <0x21e>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x30 0x0 0x400>;
				phandle = <0x21d>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x2cb>;
		};

		qcom,lx7 {
			cam_hw_pid = <0xb>;
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "icp_clk_src", "icp_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0 0x23c34600 0x0 0x23c34600 0x0>;
			clocks = <0x135 0x2a 0x135 0x29>;
			compatible = "qcom,cam-lx7";
			fw_name = "CAMERA_ICP";
			interrupt-names = "lx7";
			interrupts = <0x0 0x1cf 0x1>;
			memory-region = <0x205>;
			nrt-device;
			phandle = <0x434>;
			qos-val = <0xa0a>;
			reg = <0xac01000 0x400 0xac01800 0x400 0xac04000 0x1000>;
			reg-cam-base = <0x1000 0x1800 0x4000>;
			reg-names = "lx7_csr", "lx7_cirq", "lx7_wd0";
			regulator-names = "camss";
			src-clock-name = "icp_clk_src";
			status = "ok";
			ubwc-bps-fetch-cfg = <0x6173 0x617b>;
			ubwc-bps-write-cfg = <0x61cf 0x61ef>;
			ubwc-ipe-fetch-cfg = <0x6173 0x617b>;
			ubwc-ipe-write-cfg = <0x61cf 0x61ef>;
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x12a 0x5 0x12a 0x6 0x12a 0x8 0x12a 0x11 0x12a 0x12 0x12a 0x9 0x45 0x0>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x438>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x43a>;
			qcom,split-link-supported;
			reg = <0xae94000 0x400 0xaf0f000 0x4 0xae36000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x47>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x1339e0>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.3";
			label = "dsi-phy-0";
			phandle = <0x43b>;
			pll-label = "dsi_pll_5nm";
			pll_codes_region = <0x439>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0xa00 0xae94900 0x400 0xae94200 0xa0>;
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x42>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <0x100d60>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#cooling-cells = <0x2>;
			#interrupt-cells = <0x1>;
			#list-cells = <0x1>;
			#power-domain-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x243d5800 0x243d5800 0x124f800 0x243d5800 0x11e1a300>;
			clock-names = "gcc_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x1e28f280 0x1e28f280 0x124f800 0x1e28f280 0xbebc200>;
			clocks = <0x24 0x17 0x12a 0x3 0x12a 0xc 0x12a 0xd 0x12a 0x19 0x12a 0xf 0x12a 0x14>;
			compatible = "qcom,sde-kms";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			interconnects = <0x28 0x17 0x25 0x234 0x29 0x3 0x29 0x200 0x25 0x2 0x3d 0x20c>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			phandle = <0x438>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-creq-lut = <0x1223344 0x45566777 0x112236 0x67777777 0x1223344 0x45566777 0x112236 0x67777777 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-off = <0x16000>;
			qcom,sde-ctl-size = <0x204>;
			qcom,sde-danger-lut = <0x3fffff 0x3fffff 0x0 0x0 0x0 0x3ffffff 0x3ffffff 0x3ffffff 0x3ffffff 0x0 0x0 0x0 0x3ffffff 0x3ffffff>;
			qcom,sde-ddr-type = <0x8 0x7>;
			qcom,sde-dither-off = <0xe0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-ctl = <0xf00>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-enc = <0x100>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dsc-native422-supp = <0x1>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x8 0x2 0x7 0x1>;
			qcom,sde-ib-bw-vote = <0x2625a0 0x0 0x186a00>;
			qcom,sde-intf-off = <0x0 0x36000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-tear-irq-off = <0x0 0x36800>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-len = <0x494>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-macrotile-mode = <0x0>;
			qcom,sde-max-bw-high-kbps = <0x8 0x70ea40 0x7 0x6acfc0>;
			qcom,sde-max-bw-low-kbps = <0x8 0x61a800 0x7 0x401640>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3e8fa0 0x3e8fa0 0x3567e0 0x3567e0>;
			qcom,sde-max-trusted-vm-displays = <0x1>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0x5>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-pair-mask = <0x0>;
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-num-ddr-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-off = <0x6a000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-mask-performance = <0xf>;
			qcom,sde-qos-refresh-rates = <0x78 0xf0>;
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12110 0x0 0x4c4b40 0x0 0x9402a0>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-id = <0x0 0x1>;
			qcom,sde-reg-dma-off = <0x0 0x400>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut = <0xf800 0xf800 0x0 0x0 0x0 0xe000 0xe000 0xe000 0xe000 0x0 0x0 0x0 0xe000 0xe000>;
			qcom,sde-secure-sid-mask = <0x801 0xc01>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8>;
			qcom,sde-sspp-clk-status = <0x2b0 0x0 0x2b0 0xc>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x2 0x1>;
			qcom,sde-sspp-src-size = <0x328>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x1>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x2 0x76a7000 0x6 0x1da9c000 0x10>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x6 0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x6>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6 0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vig-sspp-linewidth = <0x1400>;
			qcom,sde-vm-exclude-reg-names = "sid_phys";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800 0xae8f000 0x30>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "sid_phys";

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					cell-index = <0x0>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-top-off = <0xa00>;
				};
			};
		};

		qcom,mdss_rotator {
			#list-cells = <0x1>;
			clock-names = "iface_clk", "rot_clk";
			clocks = <0x12a 0x3 0x12a 0x14>;
			compatible = "qcom,sde_rotator";
			interconnect-names = "qcom,rot-data-bus0", "qcom,sde-reg-bus";
			interconnects = <0x28 0x17 0x29 0x200 0x25 0x2 0x3d 0x20c>;
			interrupt-parent = <0x438>;
			interrupts = <0x2 0x0>;
			phandle = <0x43d>;
			power-domains = <0x438>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x8 0x2 0x7 0x1>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-parent = <0x438 0x0>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-xin-id = <0xa 0xb>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12c00>;
			reg = <0xae00000 0xac000 0xaeb0000 0x2008>;
			reg-names = "mdp_phys", "rot_vbif_phys";

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				dma-coherent;
				iommus = <0x2f 0x81d 0x0 0x2f 0xc1d 0x0>;
				phandle = <0x43f>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				dma-coherent;
				iommus = <0x2f 0x81c 0x400>;
				phandle = <0x43e>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x3>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x2c5>;
			qcom,be-stall-ev = <0x4005>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x2a>;
				qcom,sampling-path = <0x144>;
				qcom,target-dev = <0x143>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,cpufreq-memfreq-tbl = <0xea600 0x858b8 0x122a00 0xf84a8 0x16da00 0x14a780 0x193200 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
						qcom,ddr-type = <0x7>;
					};

					ddr5-tbl {
						qcom,cpufreq-memfreq-tbl = <0xea600 0x858b8 0x193200 0x17ba38 0x1d0100 0x1a0fe0 0x208500 0x1febe0 0x249f00 0x30c460>;
						qcom,ddr-type = <0x8>;
					};
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x16da00 0xbb800 0x193200 0xf84a8 0x1d0100 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
						qcom,ddr-type = <0x7>;
					};

					ddr5-tbl {
						qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x16da00 0xbb800 0x193200 0xf84a8 0x1f5900 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
						qcom,ddr-type = <0x8>;
					};
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x168f00 0xbb800 0x1b8a00 0xf84a8>;
						qcom,ddr-type = <0x7>;
					};

					ddr5-tbl {
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x168f00 0xbb800 0x1b8a00 0x17ba38>;
						qcom,ddr-type = <0x8>;
					};
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,cpufreq-memfreq-tbl = <0x168f00 0x858b8 0x1b8a00 0xbb800>;
						qcom,ddr-type = <0x7>;
					};

					ddr5-tbl {
						qcom,cpufreq-memfreq-tbl = <0x168f00 0x858b8 0x1b8a00 0xbb800>;
						qcom,ddr-type = <0x8>;
					};
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x2a>;
				qcom,sampling-path = <0x148>;
				qcom,target-dev = <0x147>;

				gold {
					compatible = "qcom,memlat-mon";
					phandle = <0x2c6>;
					qcom,cpufreq-memfreq-tbl = <0x231860 0x0 0x2dc6c0 0x1>;
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x17>;
				qcom,sampling-path = <0x146>;
				qcom,target-dev = <0x145>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0xa8c00 0x4b000 0xea600 0x87f00 0x122a00 0xc9900 0x148200 0xe5b00 0x193200 0x127500 0x1d0100 0x13ec00 0x1f5900 0x156300 0x21b100 0x15f900>;
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x4b000 0x240900 0x156300>;
					qcom,cpulist = <0x20 0x21>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x79e00 0x4b000 0xa4100 0x87f00 0xc4e00 0x9f600 0xe1000 0xc9900 0x10b300 0xe5b00 0x13a100 0x106800 0x168f00 0x127500 0x18e700 0x13ec00 0x1b8a00 0x15f900>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
					qcom,sampling-enabled;
				};
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x2bd>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x3b7>;
			qcom,adsp-state = <0x0>;
			qcom,rproc-handle = <0x2d0>;
			status = "ok";
		};

		qcom,msm-adsp-notify {
			compatible = "qcom,adsp-notify";
			phandle = <0x3b8>;
			qcom,rproc-handle = <0x2d0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x14d>;
			restrict-access;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x36b>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x370>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x382>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x38b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x38c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x38d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x38e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x38f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x390>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x391>;
				qcom,msm-cdc-dma-data-align = <0x1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x392>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x393>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x394>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x395>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x396>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x397>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x398>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x388>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x389>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x38a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x383>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x384>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x385>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x386>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x387>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x37b>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x37c>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x37f>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x380>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x37d>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x381>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x37e>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a3>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a4>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a9>;
				qcom,msm-dai-q6-dev-id = <0xf2>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a1>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a2>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x39d>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x39e>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a8>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a7>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a5>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a6>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x39f>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3a0>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3aa>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3ab>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x39a>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x39b>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x39c>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3ac>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x3ad>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x3d5>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x376>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x377>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x375>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d1>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d2>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d3>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x3d4>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3b9>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3ba>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3bb>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3bc>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c5>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3c6>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c7>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3c8>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c9>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3ca>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cb>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3cc>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3bd>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3be>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3bf>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3c0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cd>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3ce>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3cf>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3d0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c1>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3c2>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x3c3>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x3c4>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@88e0000 {
			clock-names = "eud_clkref_clk";
			clocks = <0x24 0x19>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x3b>;
			interrupts = <0xb 0x4>;
			phandle = <0x3e>;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x3b6>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146aa000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146aa000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x399>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x369>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x374>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x36e>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x37a>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x3ae>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x378>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x379>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x36c>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x36a>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x372>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3b0>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3b3>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3b4>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3b1>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3b5>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x373>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x3b2>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x36f>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x36d>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x371>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x2cc>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x0 0x1 0x2 0x3 0x4 0x5>;
			qcom,rpc-latency-us = <0xeb>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x2f 0x1003 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x2f 0x1004 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x2f 0x1005 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x4>;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,pcie0_msi@0x17210040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x1e0>;
			reg = <0x17210040 0x0>;
			status = "disabled";
		};

		qcom,pcie2-gdsc@19d004 {
			compatible = "qcom,gdsc";
			phandle = <0x316>;
			qcom,collapse-vote = <0x18b 0x2>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0x19d004 0x4>;
			regulator-name = "gcc_pcie_2_gdsc";
			status = "disabled";
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_cfg_noc_pcie_anoc_ahb_clk", "pcie_pipe_clk_mux", "pcie_0_pipe_div2_clk", "pcie_qmip_pcie_ahb_clk", "pcie_pipe_clk_ext_src";
			clocks = <0x24 0x2c 0x45 0x0 0x24 0x25 0x24 0x27 0x24 0x29 0x24 0x30 0x24 0x28 0x24 0x31 0x24 0x2a 0x24 0x15 0x24 0x8 0x24 0x12 0x24 0x2d 0x24 0x2e 0x24 0x3a 0x131>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x1e5>;
			interconnect-names = "icc_path";
			interconnects = <0x2c 0x2f 0x29 0x200>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x8c 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x95 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x96 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x97 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x98 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x1df>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x2f 0x1400 0x1 0x100 0x2f 0x1401 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0>;
			msi-parent = <0x1e0>;
			perst-gpio = <0x126 0x20 0x0>;
			phandle = <0x1df>;
			pinctrl-0 = <0x1e1 0x1e2 0x1e3>;
			pinctrl-1 = <0x1e1 0x1e4 0x1e3>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk-freq = <0x14>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			qcom,config-recovery;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x204 0x730 0x734 0x738 0x73c>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x96>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x0>;
			qcom,pcie-phy-ver = <0x6b>;
			qcom,phy-debug-reg = <0x68 0x140 0x144 0x148 0x14c 0x150 0x160 0x178 0xed0 0xedc 0xf34 0xf38 0xf3c 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0x11e8 0xa00 0xa04 0xa08 0xa0c 0xa10 0xa14 0xa18 0xc20 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x600 0x604 0x1204 0x1210>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xca 0x0 0x1b8 0x18 0x0 0x1b4 0xa2 0x0 0x50 0x7 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0xee4 0x20 0x0 0xe84 0x75 0x0 0xe90 0x3f 0x0 0x115c 0x7f 0x0 0x1160 0xff 0x0 0x1164 0xbf 0x0 0x1168 0x3f 0x0 0x116c 0xd8 0x0 0x1170 0xdc 0x0 0x1174 0xdc 0x0 0x1178 0x5c 0x0 0x117c 0x34 0x0 0x1180 0xa6 0x0 0x1190 0x34 0x0 0x1194 0x38 0x0 0x10d8 0xf 0x0 0xe3c 0x12 0x0 0xe40 0x1 0x0 0x10dc 0x0 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x1044 0xf0 0x0 0x11a4 0x38 0x0 0x10cc 0xf0 0x0 0x10f4 0x7 0x0 0x1008 0x9 0x0 0x1014 0x5 0x0 0x694 0x0 0x0 0x654 0x0 0x0 0x6a8 0xf 0x0 0x48 0x90 0x0 0x620 0xc1 0x0 0x388 0x77 0x0 0x398 0xb 0x0 0x2dc 0x5 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x214>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1400>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xb72a>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3ade>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x24 0x3 0x24 0x6>;
			status = "disabled";
			vreg-0p9-supply = <0x42>;
			vreg-1p8-supply = <0x47>;
			vreg-cx-supply = <0x124>;
			vreg-mx-supply = <0x125>;
			wake-gpio = <0x126 0x1f 0x0>;

			pcie0_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x33e>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci0 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x1e7>;
					phandle = <0x33f>;
					qcom,iommu-group = <0x1e6>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group0 {
						phandle = <0x1e6>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			depends-on-supply = <0x13b>;
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			qcom,subsys-name = "lpass";
			status = "disabled";

			qcom,altmode {
				#altmode-cells = <0x1>;
				compatible = "qcom,altmode-glink";
				phandle = <0x2db>;
				status = "disabled";
			};

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x2d9>;
				status = "disabled";
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				phandle = <0x2da>;
				status = "disabled";

				connector {

					port {

						endpoint {
							phandle = <0x41>;
							remote-endpoint = <0x163>;
						};
					};
				};
			};
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			phandle = <0x2c3>;
			qcom,pmu-events-tbl = <0x8 0xff 0xff 0x2 0x11 0xff 0xff 0x0 0x17 0xff 0xff 0xff 0x2a 0xff 0xff 0xff 0x4005 0xc0 0xff 0xff>;
			reg = <0x17d09300 0x300>;
			reg-names = "pmu-base";
		};

		qcom,qmp-aop {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			label = "aop";
			phandle = <0x2>;
			qcom,qmp = <0x31>;
		};

		qcom,qmp-tme {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupt-parent = <0x13b>;
			interrupts = <0x17 0x0 0x1>;
			label = "tme";
			mbox-desc-offset = <0x0>;
			mbox-names = "tme_qmp";
			mboxes = <0x13b 0x17 0x0>;
			phandle = <0x13e>;
			priority = <0x0>;
			qcom,early-boot;
			qcom,remote-pid = <0xe>;
		};

		qcom,qup_uart@980000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x3e 0x24 0x54 0x24 0x55>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x32c>;
			pinctrl-0 = <0x19b 0x19c>;
			pinctrl-1 = <0x19d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@988000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x42 0x24 0x54 0x24 0x55>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x25b 0x4 0x126 0x11 0x4>;
			phandle = <0x32b>;
			pinctrl-0 = <0x192 0x193 0x194 0x195>;
			pinctrl-1 = <0x196 0x197 0x198 0x199>;
			pinctrl-2 = <0x196 0x197 0x198 0x195>;
			pinctrl-3 = <0x192 0x193 0x194 0x195>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x19a>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@a88000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4e 0x24 0x56 0x24 0x57>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x334>;
			pinctrl-0 = <0x1ba 0x1bb>;
			pinctrl-1 = <0x1bc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			dma-coherent;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0x190 0x24 0x190 0x240 0x191 0xc 0x25 0x234 0x14a 0x7 0x29 0x200>;
			iommus = <0x2f 0x163 0x0>;
			phandle = <0x19a>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x3>;
			reg = <0x9c0000 0x2000>;
			status = "ok";
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			dma-coherent;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0x190 0x25 0x190 0x241 0x191 0xc 0x25 0x234 0x3c 0x8 0x29 0x200>;
			iommus = <0x2f 0x403 0x0>;
			phandle = <0x1bd>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x3>;
			reg = <0xac0000 0x2000>;
			status = "ok";
		};

		qcom,rimps@17400000 {
			#address-cells = <0x2>;
			#mbox-cells = <0x1>;
			#size-cells = <0x2>;
			compatible = "qcom,rimps";
			interrupts = <0x0 0x3e 0x4>;
			phandle = <0x12e>;
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
		};

		qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			mboxes = <0x12e 0x1>;
			phandle = <0x2ba>;
			reg = <0x17d09c00 0x200 0x17d09e00 0x200>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			reg = <0x0 0x280000>;
			reg-names = "rmtfs";
		};

		qcom,scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx";
			mboxes = <0x12e 0x0>;
			phandle = <0x2b5>;
			shmem = <0x12f>;

			protocol@81 {
				#clock-cells = <0x1>;
				phandle = <0x2b7>;
				reg = <0x81>;
			};

			protocol@84 {
				#clock-cells = <0x1>;
				phandle = <0x2b8>;
				reg = <0x84>;
			};

			protocol@86 {
				#clock-cells = <0x1>;
				phandle = <0x2b6>;
				reg = <0x86>;
			};

			protocol@88 {
				#clock-cells = <0x1>;
				phandle = <0x2b9>;
				reg = <0x88>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x12a 0x17 0x12a 0x10 0x12a 0x16>;
			compatible = "qcom,sde-rsc";
			interconnect-names = "qcom,sde-data-bus0";
			interconnects = <0x28 0x3e9 0x29 0x5e8>;
			phandle = <0x43c>;
			qcom,msm-bus,active-only;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x4>;
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x188>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x13a 0x3>;
			memory-region = <0x139>;
			phandle = <0x2c0>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x2f 0x801 0x0 0x2f 0xc01 0x0>;
			phandle = <0x441>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			dma-coherent;
			iommus = <0x2f 0x800 0x402>;
			phandle = <0x440>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x13b>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x13b 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x157>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x13d>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1f8>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1f7>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x156>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x13c>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x13b>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x13b 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x15b>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x161>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x160>;
				qcom,entry-name = "ipa";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x15a>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x13b>;
			interrupts = <0x18 0x2 0x1>;
			mboxes = <0x13b 0x18 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0xd>;
			qcom,smem = <0x269 0x268>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x15e>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1f4>;
				qcom,entry-name = "wlan";
			};

			qcom,smp2p-wlan-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1f1>;
				qcom,entry-name = "wlan";
			};

			qcom,smp2p-wlan-2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1f5>;
				qcom,entry-name = "wlan_soc_wake";
			};

			qcom,smp2p-wlan-2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1f2>;
				qcom,entry-name = "wlan_soc_wake";
			};

			qcom,smp2p-wlan-3-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1f3>;
				qcom,entry-name = "wlan_ep_power_save";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x15d>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x1f8 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x1f7 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x13d>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x13c 0x0>;
		};

		qcom,spmi-debug@10b14000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x31>;
			compatible = "qcom,spmi-pmic-arb-debug";
			depends-on-supply = <0x162>;
			phandle = <0x2d8>;
			qcom,fuse-enable-bit = <0x12>;
			reg = <0x10b14000 0x60 0x221c8784 0x4>;
			reg-names = "core", "fuse";

			qcom,pm6450-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8010-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pmg1110-debug@6 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x6 0x0>;
			};

			qcom,pmk8350-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};
		};

		qcom,spmi@c42d000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x3b 0x1 0x4>;
			phandle = <0x162>;
			qcom,bus-id = <0x0>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,tfe0@ac62000 {
			agg-clks = <0x0 0x0 0x1 0x1 0x0 0x0>;
			cam_hw_pid = <0x4 0x8>;
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe0_ahb_clk", "tfe0_clk_src", "tfe0_clk";
			clock-rates = <0x0 0x14dc9380 0x0 0x0 0x19bfcc00 0x0 0x0 0x20a9d100 0x0 0x0 0x258d0980 0x0 0x0 0x258d0980 0x0>;
			clocks = <0x135 0x3c 0x135 0x3e 0x135 0x3d>;
			compatible = "qcom,tfe640_210";
			interrupt-names = "tfe0";
			interrupts = <0x0 0x1d1 0x1>;
			phandle = <0x42f>;
			reg = <0xac62000 0xd000>;
			reg-cam-base = <0x62000>;
			reg-names = "tfe0";
			regulator-names = "camss";
			src-clock-name = "tfe0_clk_src";
			status = "ok";
		};

		qcom,tfe1@ac71000 {
			agg-clks = <0x0 0x0 0x1 0x1 0x0 0x0>;
			cam_hw_pid = <0x5 0x9>;
			camss-supply = <0x30e>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe1_ahb_clk", "tfe1_clk_src", "tfe1_clk";
			clock-rates = <0x0 0x14dc9380 0x0 0x0 0x19bfcc00 0x0 0x0 0x20a9d100 0x0 0x0 0x258d0980 0x0 0x0 0x258d0980 0x0>;
			clocks = <0x135 0x42 0x135 0x44 0x135 0x43>;
			compatible = "qcom,tfe640_210";
			interrupt-names = "tfe1";
			interrupts = <0x0 0x1d3 0x1>;
			phandle = <0x431>;
			reg = <0xac71000 0xd000>;
			reg-cam-base = <0x71000>;
			reg-names = "tfe1";
			regulator-names = "camss";
			src-clock-name = "tfe1_clk_src";
			status = "ok";
		};

		qcom,tfe_csid0@ac62000 {
			camss-supply = <0x30e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe0_ahb_clk", "tfe0_csid_clk_src", "tfe0_csid_clk", "tfe0_cphy_rx_clk", "tfe0_clk";
			clock-rates = <0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0>;
			clocks = <0x135 0x3c 0x135 0x41 0x135 0x40 0x135 0x3f 0x135 0x3d>;
			compatible = "qcom,csid640_210";
			interrupt-names = "csid0";
			interrupts = <0x0 0x1d0 0x1>;
			phandle = <0x42e>;
			reg = <0xac62000 0x1000>;
			reg-cam-base = <0x62000 0x19000>;
			reg-names = "csid0";
			regulator-names = "camss";
			src-clock-name = "tfe0_csid_clk_src";
			status = "ok";
		};

		qcom,tfe_csid1@ac71000 {
			camss-supply = <0x30e>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe1_ahb_clk", "tfe1_csid_clk_src", "tfe1_csid_clk", "tfe1_cphy_rx_clk", "tfe1_clk";
			clock-rates = <0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0>;
			clocks = <0x135 0x42 0x135 0x47 0x135 0x46 0x135 0x45 0x135 0x43>;
			compatible = "qcom,csid640_210";
			interrupt-names = "csid1";
			interrupts = <0x0 0x1d2 0x1>;
			phandle = <0x430>;
			reg = <0xac71000 0x1000>;
			reg-cam-base = <0x71000 0x19000>;
			reg-names = "csid1";
			regulator-names = "camss";
			src-clock-name = "tfe1_csid_clk_src";
			status = "ok";
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			depends-on-supply = <0x13e>;
			label = "tmecom";
			mbox-names = "tmecom";
			mboxes = <0x13e 0x0>;
		};

		qcom,tpg13@acf6000 {
			camss-supply = <0x30e>;
			cell-index = <0xd>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x135 0x1a 0x135 0x24 0x135 0x1f 0x135 0x1e>;
			compatible = "qcom,cam-tpg103";
			interrupt-names = "tpg0";
			interrupts = <0x0 0x168 0x1>;
			phandle = <0x432>;
			phy-id = <0x0>;
			reg = <0xacf6000 0x400>;
			reg-cam-base = <0xf6000>;
			reg-names = "tpg0";
			regulator-names = "camss";
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg14@acf7000 {
			camss-supply = <0x30e>;
			cell-index = <0xe>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x135 0x1a 0x135 0x25 0x135 0x21 0x135 0x20>;
			compatible = "qcom,cam-tpg103";
			interrupt-names = "tpg1";
			interrupts = <0x0 0x1d4 0x1>;
			phandle = <0x433>;
			phy-id = <0x1>;
			reg = <0xacf7000 0x400>;
			reg-cam-base = <0xf7000>;
			reg-names = "tpg1";
			regulator-names = "camss";
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,trust_ui_vm@e55fc000 {
			phandle = <0x185>;
			reg = <0xe55fc000 0x104000>;
			shared-buffers = <0x183 0x184>;
			vm_name = "trustedvm";
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				#cooling-cells = <0x2>;
				phandle = <0x34f>;
				qcom,max-level = <0x3>;
			};
		};

		qcom,vidc@aa00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-ids = <0x87 0x7e 0x81 0x7d 0x80 0x82>;
			clock-names = "core_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk", "video_clk_src";
			clocks = <0x24 0x87 0x24 0x7e 0x24 0x81 0x24 0x7d 0x24 0x80 0x24 0x82>;
			com,proxy-clock-names = "core_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk", "video_clk_src";
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-ravelin", "qcom,msm-vidc-ar50lt";
			interconnect-names = "venus-cnoc", "venus-ddr";
			interconnects = <0x25 0x2 0x3d 0x227 0x2cd 0x2a 0x29 0x200>;
			interrupts = <0x0 0xae 0x4>;
			memory-region = <0x206>;
			pas-id = <0x9>;
			phandle = <0x366>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x15c17540 0x16e36000>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0x632ea0>;
			qcom,clock-configs = <0x0 0x0 0x0 0x0 0x0 0x1>;
			qcom,reg-presets = <0xb0080 0x0 0x3>;
			reg = <0xaa00000 0xf0000>;
			reset-names = "video_axi_reset", "video_core_reset";
			resets = <0x24 0x1d 0x24 0x1e>;
			status = "okay";
			venus-core0-supply = <0x319>;
			venus-supply = <0x318>;
			vidc,firmware-name = "venus_v7";

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent;
				iommus = <0x2f 0x1980 0x20>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x2f 0x1981 0x4>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x2f 0x1984 0x20>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x2f 0x1983 0x0>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,label = <0x11>;
			qcom,vm = <0x185>;
		};

		qcom,wcn6750 {
			compatible = "qcom,wcn6750";
			dma-coherent;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			iommus = <0x2f 0x1400 0x1>;
			phandle = <0x342>;
			qcom,fw-prefix;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			qcom,rproc-handle = <0x1ef>;
			qcom,smem-state-names = "wlan-smp2p-out", "wlan-soc-wake-smp2p-out", "wlan-ep-powersave-smp2p-out";
			qcom,smem-states = <0x1f1 0x0 0x1f2 0x0 0x1f3 0x0>;
			qcom,vdd-1.3-rfa-config = <0x1312d0 0x14a140 0x0 0x0 0x0>;
			qcom,vdd-1.8-xo-config = <0x1c5200 0x1f20c0 0x0 0x0 0x0>;
			qcom,vdd-cx-mx-config = <0xf6950 0x111700 0x0 0x0 0x1>;
			qcom,wlan;
			qcom,wlan-msa-fixed-region = <0x1f0>;
			reg = <0x17210040 0x0 0xb0000000 0x10000>;
			reg-names = "msi_addr", "smmu_iova_ipa";
			status = "disabled";
			tsens = "quiet-therm";
			vdd-1.3-rfa-supply = <0x1ec>;
			vdd-1.8-xo-supply = <0x1eb>;
			vdd-cx-mx-supply = <0x1ea>;

			qcom,icnss_cdev1 {
				#cooling-cells = <0x2>;
				phandle = <0x343>;
			};

			qcom,icnss_cdev2 {
				#cooling-cells = <0x2>;
				phandle = <0x344>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x1f4 0x0 0x0 0x1f4 0x1 0x0>;
			};

			qcom,smp2p_map_wlan_2_in {
				interrupt-names = "qcom,smp2p-soc-wake-ack";
				interrupts-extended = <0x1f5 0x0 0x0>;
			};
		};

		qcom,wdt@17410000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4>;
			phandle = <0x291>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0x17410000 0x1000>;
			reg-names = "wdt-base";
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cell-names = "feat_conf12", "feat_conf13", "boot_config", "gpu_speed_bin";
			nvmem-cells = <0x150 0x151 0x152 0x33>;
			phandle = <0x2cf>;
		};

		qfprom@221c8000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,ravelin-qfprom", "qcom,qfprom";
			phandle = <0x2ce>;
			ranges;
			read-only;
			reg = <0x221c8000 0x1000>;

			boot_config@600 {
				phandle = <0x152>;
				reg = <0x600 0x1>;
			};

			feat_conf12@0130 {
				phandle = <0x150>;
				reg = <0x130 0x4>;
			};

			feat_conf13@0134 {
				phandle = <0x151>;
				reg = <0x134 0x4>;
			};

			gpu_speed_bin@119 {
				bits = <0x5 0x8>;
				phandle = <0x33>;
				reg = <0x119 0x2>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x350>;
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				modem_lte_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x351>;
					qcom,qmi-dev-name = "modem_lte_sub1_dsc";
				};

				modem_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x352>;
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x354>;
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				modem_nr_scg_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x355>;
					qcom,qmi-dev-name = "modem_nr_scg_sub1_dsc";
				};

				modem_nr_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x353>;
					qcom,qmi-dev-name = "modem_nr_sub1_dsc";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x365>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				pa_lte_sdr0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x35a>;
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_lte_sdr0_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x35c>;
					qcom,qmi-dev-name = "pa_lte_sdr0_sub1_dsc";
				};

				pa_lte_sdr1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x35b>;
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				pa_lte_sdr1_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x35d>;
					qcom,qmi-dev-name = "pa_lte_sdr1_sub1_dsc";
				};

				pa_nr_sdr0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x35e>;
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_nr_sdr0_scg {
					#cooling-cells = <0x2>;
					phandle = <0x362>;
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				pa_nr_sdr0_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x360>;
					qcom,qmi-dev-name = "pa_nr_sdr0_sub1_dsc";
				};

				pa_nr_sdr1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x35f>;
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				pa_nr_sdr1_scg {
					#cooling-cells = <0x2>;
					phandle = <0x363>;
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				pa_nr_sdr1_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x361>;
					qcom,qmi-dev-name = "pa_nr_sdr1_sub1_dsc";
				};

				sdr0_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x356>;
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				sdr0_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x358>;
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				sdr1_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x357>;
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				sdr1_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x359>;
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};

				wlan {
					#cooling-cells = <0x2>;
					phandle = <0x364>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x164>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "modem_bcl_warn", "modem_cfg", "lte_cc", "mcg_fr1_cc", "scg_fr1_cc", "sub1_modem_cfg", "sub1_lte_cc", "sub1_mcg_fr1_cc", "sub1_scg_fr1_cc", "sdr0_pa0", "sdr1_pa0", "sdr0", "sdr1";
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			phandle = <0x2c2>;
			qcom,no-clock-support;
			qcom,no-qrng-config;
			reg = <0x10c3000 0x1000>;
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			gunyah-label = <0x3>;
			peer-name = <0x2>;
			qcom,master;
			shared-buffer = <0x182>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0x36>;
			phandle = <0x2bc>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qseecom_mem = <0x36>;
			qseecom_ta_mem = <0x37>;
			user_contig_mem = <0x35>;
		};

		remoteproc-adsp@03000000 {
			clock-names = "xo";
			clocks = <0x45 0x0>;
			compatible = "qcom,ravelin-adsp-pas";
			cx-supply = <0x153>;
			cx-uV-uA = <0x180 0x0>;
			interconnect-names = "crypto_ddr";
			interconnects = <0x3c 0x26 0x29 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x3b 0x6 0x1 0x156 0x0 0x0 0x156 0x2 0x0 0x156 0x1 0x0 0x156 0x3 0x0 0x156 0x7 0x0>;
			memory-region = <0x155>;
			mx-supply = <0x154>;
			mx-uV-uA = <0x180 0x0>;
			phandle = <0x2d0>;
			qcom,qmp = <0x31>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x157 0x0>;
			reg = <0x3000000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x13b>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x13b 0x3 0x0>;
				phandle = <0x2d1>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					phandle = <0x3e5>;
					qcom,glink-channels = "adsp_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x2>;

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					q6prm {
						compatible = "qcom,audio_prm";
						phandle = <0x3e6>;
						reg = <0x7>;
					};

					spf_core {
						compatible = "qcom,spf_core";
						reg = <0x3>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		remoteproc-mss@04080000 {
			clock-names = "xo";
			clocks = <0x45 0x0>;
			compatible = "qcom,ravelin-modem-pas";
			cx-supply = <0x124>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			interconnects = <0x29 0x3 0x29 0x200 0x3c 0x26 0x29 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x108 0x1 0x15a 0x0 0x0 0x15a 0x2 0x0 0x15a 0x1 0x0 0x15a 0x3 0x0 0x15a 0x7 0x0>;
			memory-region = <0x159 0x2e>;
			mx-supply = <0x158>;
			mx-uV-uA = <0x180 0x186a0>;
			phandle = <0x2d2>;
			qcom,qmp = <0x31>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x15b 0x0>;
			reg = <0x4080000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x13b>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x13b 0x2 0x0>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};
			};
		};

		remoteproc-wpss@8a00000 {
			clock-names = "xo";
			clocks = <0x45 0x0>;
			compatible = "qcom,ravelin-wpss-pas";
			cx-supply = <0x124>;
			cx-uV-uA = <0x180 0x186a0>;
			firmware-name = "qca6750/wpss.mdt";
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x24b 0x1 0x15d 0x0 0x0 0x15d 0x2 0x0 0x15d 0x1 0x0 0x15d 0x3 0x0 0x15d 0x7 0x0>;
			memory-region = <0x15c>;
			mx-supply = <0x125>;
			mx-uV-uA = <0x180 0x186a0>;
			phandle = <0x1ef>;
			qcom,qmp = <0x31>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x15e 0x0>;
			reg = <0x8a00000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x13b>;
				interrupts = <0x18 0x0 0x1>;
				label = "wpss";
				mbox-names = "wpss_smem";
				mboxes = <0x13b 0x18 0x0>;
				qcom,glink-label = "wpss";
				qcom,remote-pid = <0xd>;
				transport = "smem";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};
			};
		};

		replicator@10046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_qdss";
			phandle = <0x268>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x106>;
						remote-endpoint = <0x108>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						phandle = <0x10a>;
						remote-endpoint = <0x109>;
					};
				};
			};
		};

		replicator@1004e000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_etr";
			phandle = <0x269>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x109>;
						remote-endpoint = <0x10a>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x10e>;
						remote-endpoint = <0x10b>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x10f>;
						remote-endpoint = <0x10c>;
					};
				};
			};
		};

		replicator@10b06000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_swao";
			phandle = <0x267>;
			qcom,replicator-loses-context;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x104>;
						remote-endpoint = <0x105>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						phandle = <0x108>;
						remote-endpoint = <0x106>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x102>;
						remote-endpoint = <0x107>;
					};
				};
			};
		};

		rpmh-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			ddr-freq-update;
			mboxes = <0x2 0x0>;
			reg = <0xc3f0000 0x400>;
			ss-name = "modem", "adsp", "adsp_island", "apss", "wpss";
		};

		rsc@17a00000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			label = "apps_rsc";
			phandle = <0x293>;
			power-domains = <0x123>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x0>;
			qcom,tcs-offset = <0xd00>;
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x14e>;
			};

			qcom,rpmhclk {
				#clock-cells = <0x1>;
				compatible = "qcom,ravelin-rpmh-clk";
				phandle = <0x45>;
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x124>;
				qcom,resource-name = "cx.lvl";

				regulator-cdev {
					#cooling-cells = <0x2>;
					compatible = "qcom,rpmh-reg-cdev";
					mboxes = <0x2 0x0>;
					phandle = <0x17e>;
					qcom,reg-resource-name = "cx";
				};

				regulator-pm6450-s5-level {
					phandle = <0x124>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6450_s5_level";
				};

				regulator-pm6450-s5-level-ao {
					phandle = <0x294>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6450_s5_level_ao";
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm6450-s6-level {
					phandle = <0x295>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6450_s6_level";
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm6450-l2-level {
					phandle = <0x153>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6450_l2_level";
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l1 {
					phandle = <0x296>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x7b0c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x9eb10>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-name = "pm6450_l1";
				};
			};

			rpmh-regulator-ldob10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l10 {
					phandle = <0x29b>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc92c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdbf88>;
					regulator-min-microvolt = <0xc92c0>;
					regulator-name = "pm6450_l10";
				};
			};

			rpmh-regulator-ldob11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob11";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l11 {
					phandle = <0x29c>;
					qcom,init-voltage = <0x54f60>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xb7980>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-name = "pm6450_l11";
				};
			};

			rpmh-regulator-ldob12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob12";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l12 {
					phandle = <0x29d>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x107ac0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-name = "pm6450_l12";
				};
			};

			rpmh-regulator-ldob13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob13";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l13 {
					phandle = <0x29e>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-name = "pm6450_l13";
				};
			};

			rpmh-regulator-ldob14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob14";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l14 {
					phandle = <0x128>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x118c30>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x12ff48>;
					regulator-name = "pm6450_l14";
				};
			};

			rpmh-regulator-ldob16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob16";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l16 {
					phandle = <0x47>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1339e0>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-name = "pm6450_l16";
				};
			};

			rpmh-regulator-ldob17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob17";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l17 {
					phandle = <0x29f>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm6450_l17";
				};
			};

			rpmh-regulator-ldob18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob18";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l18 {
					phandle = <0x2a0>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x16f300>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x16f300>;
					regulator-name = "pm6450_l18";
				};
			};

			rpmh-regulator-ldob19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob19";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l19 {
					phandle = <0x2a1>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm6450_l19";
				};
			};

			rpmh-regulator-ldob20 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob20";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l20 {
					phandle = <0x2a2>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm6450_l20";
				};
			};

			rpmh-regulator-ldob21 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob21";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l21 {
					phandle = <0x127>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x16f300>;
					regulator-name = "pm6450_l21";
				};
			};

			rpmh-regulator-ldob22 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob22";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l22 {
					phandle = <0x2a3>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x16f300>;
					regulator-name = "pm6450_l22";
				};
			};

			rpmh-regulator-ldob23 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob23";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l23 {
					phandle = <0x43>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6450_l23";
				};
			};

			rpmh-regulator-ldob24 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob24";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l24 {
					phandle = <0x2a4>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm6450_l24";
				};
			};

			rpmh-regulator-ldob25 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob25";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l25 {
					phandle = <0x44>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2ee000>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm6450_l25";
				};
			};

			rpmh-regulator-ldob26 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob26";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l26 {
					phandle = <0x2a5>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6450_l26";
				};
			};

			rpmh-regulator-ldob27 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob27";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l27 {
					phandle = <0x2a6>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6450_l27";
				};
			};

			rpmh-regulator-ldob28 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob28";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l28 {
					phandle = <0x2a7>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6450_l28";
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l3 {
					phandle = <0x297>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdcb40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xecd10>;
					regulator-min-microvolt = <0xd4670>;
					regulator-name = "pm6450_l3";
				};
			};

			rpmh-regulator-ldob4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l4 {
					phandle = <0x298>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc5440>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd1f60>;
					regulator-min-microvolt = <0x81650>;
					regulator-name = "pm6450_l4";
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l5 {
					phandle = <0x42>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x100d60>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-name = "pm6450_l4";
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l6 {
					phandle = <0x299>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc92c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc92c0>;
					regulator-min-microvolt = <0xb7598>;
					regulator-name = "pm6450_l6";
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l7 {
					phandle = <0x46>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-min-microvolt = <0xcaa30>;
					regulator-name = "pm6450_l7";
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm6450-l9 {
					phandle = <0x29a>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xb7980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc92c0>;
					regulator-min-microvolt = <0x7b0c0>;
					regulator-name = "pm6450_l9";
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,disable-mode = <0x2>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8010-l1 {
					phandle = <0x2a8>;
					qcom,init-voltage = <0x81650>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd2f00>;
					regulator-min-microvolt = <0x81650>;
					regulator-name = "pm8010_l1";
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe3";

				regulator-pm8010-l3 {
					phandle = <0x1ed>;
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm8010_l3";
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe4";

				regulator-pm8010-l4 {
					phandle = <0x2a9>;
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x328980>;
					regulator-min-microvolt = <0x27ac40>;
					regulator-name = "pm8010_l4";
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe5";

				regulator-pm8010-l5 {
					phandle = <0x2aa>;
					qcom,set = <0x3>;
					regulator-name = "pm8010_l5";
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe6";

				regulator-pm8010-l6 {
					phandle = <0x2ab>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x328980>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm8010_l6";
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe7";

				regulator-pm8010-l7 {
					phandle = <0x129>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "pm8010_l7";
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm6450-l8-level {
					phandle = <0x154>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6450_l8_level";
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm6450-s1-level {
					phandle = <0x158>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6450_s1_level";
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x125>;
				qcom,resource-name = "mx.lvl";

				regulator-pmg1110-s1-level {
					phandle = <0x125>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmg1110_s1_level";
				};
			};

			rpmh-regulator-sf1-vreg-enable {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpioi7";
				status = "ok";

				regulator-sf1-vreg-enable {
					phandle = <0x2ac>;
					qcom,set = <0x3>;
					regulator-name = "sf1_vreg_enable";
				};
			};

			rpmh-regulator-sf1-vreg-mode {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpioi10";
				status = "ok";

				regulator-sf1-vreg-mode {
					phandle = <0x2ad>;
					qcom,set = <0x3>;
					regulator-name = "sf1_vreg_mode";
				};
			};

			rpmh-regulator-smpb7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb7";

				regulator-pm6450-s7 {
					phandle = <0x1ea>;
					qcom,init-voltage = <0x111700>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x11da50>;
					regulator-min-microvolt = <0xf6950>;
					regulator-name = "pm6450_s7";
				};
			};

			rpmh-regulator-smpb8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb8";

				regulator-pm6450-s8 {
					phandle = <0x1ec>;
					qcom,init-voltage = <0x14a140>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1a9c80>;
					regulator-min-microvolt = <0x5d430>;
					regulator-name = "pm6450_s8";
				};
			};

			rpmh-regulator-smpb9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb9";

				regulator-pm6450-s9 {
					phandle = <0x1eb>;
					qcom,init-voltage = <0x1c9080>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x1c5200>;
					regulator-name = "pm6450_s9";
				};
			};

			rpmh-regulator-vrmpx2 {
				compatible = "qcom,rpmh-pbs-regulator";
				qcom,resource-name = "vrm.px2";

				regulator-pm6450-l28-pbs {
					phandle = <0x2af>;
					qcom,set = <0x3>;
					regulator-name = "pm6450_l28_pbs";
				};
			};

			rpmh-regulator-vrmsd {
				compatible = "qcom,rpmh-pbs-regulator";
				qcom,resource-name = "vrm.sd";

				regulator-pm6450-l24-pbs {
					phandle = <0x2ae>;
					qcom,set = <0x3>;
					regulator-name = "pm6450_l24_pbs";
				};
			};
		};

		rsc@af20000 {
			clocks = <0x12a 0x16>;
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x81 0x4>;
			lable = "disp_rsc";
			phandle = <0x2b1>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0 0x4 0x0>;
			qcom,tcs-offset = <0x1c00>;
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x14f>;
				qcom,tcs-wait = <0x1>;
			};

			sde_rsc_rpmh {
				cell-index = <0x0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		sdhc1-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x149>;

			opp-100000000 {
				opp-avg-kBps = <0x19640 0x0>;
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
			};

			opp-384000000 {
				opp-avg-kBps = <0x61a80 0x0>;
				opp-hz = <0x0 0x16e36000>;
				opp-peak-kBps = <0x557300 0x16e360>;
			};
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x14b>;

			opp-100000000 {
				opp-avg-kBps = <0xc350 0x0>;
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
			};

			opp-202000000 {
				opp-avg-kBps = <0x19640 0x0>;
				opp-hz = <0x0 0xc0a4680>;
				opp-peak-kBps = <0x557300 0x16e360>;
			};
		};

		sdhci@7C4000 {
			bus-width = <0x8>;
			cap-mmc-hw-reset;
			clock-names = "iface", "core", "ice_core";
			clocks = <0x24 0x58 0x24 0x59 0x24 0x5b>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x3c 0x33 0x29 0x200 0x25 0x2 0x3d 0x220>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x87 0x4 0x0 0x89 0x4>;
			iommus = <0x2f 0x560 0x0>;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			no-sd;
			no-sdio;
			non-removable;
			operating-points-v2 = <0x149>;
			phandle = <0x2c8>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x1 0x2c010800 0x80040868>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000 0x7d0000 0x9000>;
			reg-names = "hc", "cqhci", "cqhci_ice", "cqhci_ice_hwkm";
			reset-names = "core_reset";
			resets = <0x24 0xf>;
			status = "disabled";
			supports-cqe;

			qos0 {
				mask = <0x3>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x3f>;
				vote = <0x2c>;
			};
		};

		sdhci@8804000 {
			bus-width = <0x4>;
			clock-names = "iface", "core";
			clocks = <0x24 0x5d 0x24 0x5e>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x14a 0x34 0x29 0x200 0x25 0x2 0x3d 0x221>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			iommus = <0x2f 0x140 0x0>;
			no-mmc;
			no-sdio;
			operating-points-v2 = <0x14b>;
			phandle = <0x2c9>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x10 0x2c010800 0x80040868>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,restore-after-cx-collapse;
			reg = <0x8804000 0x1000>;
			reg-names = "hc";
			status = "disabled";

			qos0 {
				mask = <0x3>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x3f>;
				vote = <0x2c>;
			};
		};

		slim@3340000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,slim-ngd-v1.5.0";
			dma-names = "rx", "tx";
			dmas = <0x12d 0x3 0x12d 0x4>;
			interrupts = <0x0 0xa3 0x4>;
			phandle = <0x2b2>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x440>;
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			status = "ok";

			ngd@1 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x1>;

				btfmslim-driver {
					compatible = "slim217,221";
					phandle = <0x2b3>;
					reg = <0x1 0x0>;
				};
			};
		};

		snoc {
			atid = <0x7d>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			phandle = <0x237>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0xeb>;
						remote-endpoint = <0x63>;
					};
				};
			};
		};

		spf_core_platform {
			compatible = "qcom,spf-core-platform";
			phandle = <0x3d6>;

			lpass-cdc {
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				clocks = <0x367 0x0 0x368 0x0>;
				compatible = "qcom,lpass-cdc";
				phandle = <0x3da>;

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};

				rx-macro@3200000 {
					phandle = <0x3de>;

					rx_swr_master {
						phandle = <0x3df>;
					};
				};

				tx-macro@3220000 {
					phandle = <0x3dd>;
				};

				va-macro@33F0000 {
					phandle = <0x3db>;

					va_swr_master {
						phandle = <0x3dc>;
					};
				};

				wsa-macro@3240000 {
					phandle = <0x3e0>;

					wsa_swr_master {
						phandle = <0x3e1>;
					};
				};

				wsa2-macro@31E0000 {
					phandle = <0x3e2>;

					wsa2_swr_master {
						phandle = <0x3e3>;
					};
				};
			};

			lpi_pinctrl@3440000 {
				#gpio-cells = <0x2>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				clocks = <0x367 0x0 0x368 0x0>;
				compatible = "qcom,lpi-pinctrl";
				gpio-controller;
				phandle = <0x3d9>;
				qcom,gpios-count = <0x17>;
				qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x10 0x12 0x0 0x0 0x6 0x14 0x16 0x0 0x0 0x0 0x0 0x0 0x0>;
				qcom,slew-reg = <0x34da000 0x0>;
				reg = <0x3440000 0x0>;
			};

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				dma-coherent;
				iommus = <0x2f 0x1801 0x0>;
				phandle = <0x3d7>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x3d8>;
			};

			sound {
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x368 0x0>;
				compatible = "qcom,waipio-asoc-snd";
				fsa4480-i2c-handle = <0x33a>;
				phandle = <0x3e4>;
				qcom,afe-rxtx-lb = <0x0>;
				qcom,auxpcm-audio-intf = <0x1>;
				qcom,ext-disp-audio-rx = <0x0>;
				qcom,mi2s-audio-intf = <0x1>;
				qcom,wcn-bt = <0x0>;
			};
		};

		spi@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x40 0x24 0x54 0x24 0x55>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x1 0x1 0x40 0x2 0x1a1 0x1 0x1 0x1 0x40 0x2>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x32f>;
			pinctrl-0 = <0x1a5 0x1a6 0x1a7 0x1a8>;
			pinctrl-1 = <0x1a9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x44 0x24 0x54 0x24 0x55>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x3 0x1 0x40 0x0 0x1a1 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x331>;
			pinctrl-0 = <0x1ad 0x1ae 0x1af 0x1b0>;
			pinctrl-1 = <0x1b1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x46 0x24 0x54 0x24 0x55>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1a1 0x0 0x4 0x1 0x40 0x0 0x1a1 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x333>;
			pinctrl-0 = <0x1b5 0x1b6 0x1b7 0x1b8>;
			pinctrl-1 = <0x1b9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x19a>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4a 0x24 0x56 0x24 0x57>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x0 0x1 0x40 0x0 0x1c1 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x336>;
			pinctrl-0 = <0x1c2 0x1c3 0x1c4 0x1c5>;
			pinctrl-1 = <0x1c6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4c 0x24 0x56 0x24 0x57>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x1 0x1 0x40 0x0 0x1c1 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x338>;
			pinctrl-0 = <0x1ca 0x1cb 0x1cc 0x1cd>;
			pinctrl-1 = <0x1ce>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x50 0x24 0x56 0x24 0x57>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x3 0x1 0x40 0x0 0x1c1 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x33b>;
			pinctrl-0 = <0x1d2 0x1d3 0x1d4 0x1d5>;
			pinctrl-1 = <0x1d6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x52 0x24 0x56 0x24 0x57>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1c1 0x0 0x4 0x1 0x40 0x0 0x1c1 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x33d>;
			pinctrl-0 = <0x1da 0x1db 0x1dc 0x1dd>;
			pinctrl-1 = <0x1de>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1bd>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk", "ref_clk";
			clocks = <0x24 0x78 0x24 0x7b 0x24 0x7c 0x48 0x45 0x0 0x24 0x7a 0x24 0x77>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x47>;
			phandle = <0x40>;
			pinctrl-0 = <0x49>;
			pinctrl-names = "default";
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x101c 0x31 0x1020 0x1 0x1024 0xde 0x1028 0x7 0x1030 0xde 0x1034 0x7 0x1050 0xa 0x1060 0x20 0x1074 0x6 0x1078 0x6 0x107c 0x16 0x1080 0x16 0x1084 0x36 0x1088 0x36 0x1094 0x1a 0x10a4 0x4 0x10ac 0x14 0x10b0 0x34 0x10b4 0x34 0x10b8 0x82 0x10bc 0x82 0x10c4 0x82 0x10cc 0xab 0x10d0 0xea 0x10d4 0x2 0x10d8 0xab 0x10dc 0xea 0x10e0 0x2 0x110c 0x2 0x1110 0x24 0x1118 0x24 0x111c 0x2 0x1158 0x1 0x116c 0x8 0x11ac 0xca 0x11b0 0x1e 0x11b4 0xca 0x11b8 0x1e 0x11bc 0x11 0x1234 0x0 0x1238 0x0 0x123c 0x16 0x1240 0xe 0x1284 0x35 0x128c 0x3f 0x1290 0x7f 0x1294 0x3f 0x12a4 0x12 0x12e4 0x21 0x1408 0x9 0x1414 0x4 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0xf 0x1444 0x99 0x144c 0x8 0x1450 0x8 0x1454 0x0 0x1458 0x4 0x14d4 0x54 0x14d8 0xf 0x14ec 0xf 0x14f0 0x4a 0x14f4 0xa 0x14f8 0xc0 0x14fc 0x0 0x1510 0x47 0x151c 0x4 0x1524 0xe 0x155c 0xbb 0x1560 0x7b 0x1564 0xbb 0x1568 0x3d 0x156c 0xdb 0x1570 0x64 0x1574 0x24 0x1578 0xd2 0x157c 0x13 0x1580 0xa9 0x15a0 0x4 0x15a4 0x38 0x1460 0xa0 0x15a8 0xc 0x14dc 0x0 0x15b0 0x10 0x1634 0x0 0x1638 0x0 0x163c 0x16 0x1640 0xe 0x1684 0x35 0x168c 0x3f 0x1690 0x7f 0x1694 0x3f 0x16a4 0x12 0x16e4 0x21 0x1808 0x9 0x1814 0x4 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0xf 0x1844 0x99 0x184c 0x8 0x1850 0x8 0x1854 0x0 0x1858 0x4 0x18d4 0x54 0x18d8 0xf 0x18ec 0xf 0x18f0 0x4a 0x18f4 0xa 0x18f8 0xc0 0x18fc 0x0 0x1910 0x47 0x191c 0x4 0x1924 0xe 0x195c 0xbb 0x1960 0x7b 0x1964 0xbb 0x1968 0x3c 0x196c 0xdb 0x1970 0x64 0x1974 0x24 0x1978 0xd2 0x197c 0x13 0x1980 0xa9 0x19a0 0x4 0x19a4 0x38 0x1860 0xa0 0x19a8 0xc 0x18dc 0x0 0x1f40 0x40 0x1f44 0x0 0x1d90 0xe7 0x1d94 0x3 0x19b0 0x10 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0xaa 0x1db0 0xa 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0xc 0x1ddc 0x4b 0x1dec 0x10 0x1f18 0xf8 0x1f3c 0x7>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1c8c>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x24 0x13 0x24 0x15>;
			vdd-supply = <0x46>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x3a>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			clocks = <0x24 0x71 0x24 0x13 0x24 0xb 0x24 0x73 0x24 0x76>;
			compatible = "qcom,dwc-usb3-msm";
			extcon = <0x3e>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x3c 0x36 0x29 0x200 0x3c 0x36 0x3d 0x20f 0x25 0x2 0x3d 0x226>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x3b 0xe 0x1 0x1 0x0 0x82 0x4 0x3b 0x11 0x4 0x3b 0xf 0x1>;
			phandle = <0x220>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x2>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x24 0x12>;
			usb-role-switch;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dma-coherent;
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x4>;
				iommus = <0x2f 0x540 0x0>;
				maximum-speed = "super-speed";
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				reg = <0xa600000 0xd800>;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				tx-fifo-resize;
				usb-phy = <0x3f 0x40>;
				usb-role-switch;
			};

			port {

				endpoint {
					phandle = <0x163>;
					remote-endpoint = <0x41>;
				};
			};
		};

		stm@10002000 {
			arm,primecell-periphid = <0xbb962>;
			atid = <0x10>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x239>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xee>;
						remote-endpoint = <0x65>;
					};
				};
			};
		};

		subsystem-sleep-stats@c3f0000 {
			compatible = "qcom,subsystem-sleep-stats";
			ddr-freq-update;
			reg = <0xc3f0000 0x400>;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-ravelin";
			mbox-names = "aop";
			mboxes = <0x2 0x0>;
			reg = <0xc320000 0x400>;
		};

		syscon@162128 {
			compatible = "syscon";
			phandle = <0x18b>;
			reg = <0x162128 0x4>;
		};

		syscon@162204 {
			compatible = "syscon";
			phandle = <0x312>;
			reg = <0x162204 0x4>;
		};

		syscon@17aa0000 {
			compatible = "syscon";
			phandle = <0x136>;
			reg = <0x17aa0000 0x1c>;
		};

		syscon@190ba000 {
			compatible = "syscon";
			phandle = <0x137>;
			reg = <0x190ba000 0x54>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x138>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			phandle = <0x3>;
			reg = <0x1fc0000 0x30000>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			phandle = <0x18f>;
			reg = <0x3d99058 0x4>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			phandle = <0x321>;
			reg = <0x3d99358 0x4>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			phandle = <0x18e>;
			reg = <0x3d99504 0x4>;
		};

		syscon@3d9953c {
			compatible = "syscon";
			phandle = <0x18d>;
			reg = <0x3d9953c 0x4>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			phandle = <0x322>;
			reg = <0x3d9958c 0x4>;
		};

		tgu@10b0e000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x28c>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		tgu@10b0f000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-spmi0";
			phandle = <0x28d>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		tgu@10b10000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-spmi1";
			phandle = <0x28e>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-ddr-freq-table {
			phandle = <0x1f6>;
			qcom,freq-tbl = <0x1fef00>;
		};

		thermal-sensor@c263000 {
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical", "cold";
			interrupts = <0x0 0x1fa 0x4 0x0 0x1fc 0x4 0x0 0x1f4 0x1>;
			phandle = <0x165>;
			reg = <0xc263000 0x1ff 0xc222000 0x1ff>;
		};

		thermal-sensor@c265000 {
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical", "cold";
			interrupts = <0x0 0x1fb 0x4 0x0 0x1fd 0x4 0x0 0x1f5 0x1>;
			phandle = <0x17a>;
			reg = <0xc265000 0x1ff 0xc223000 0x1ff>;
		};

		thermal-zones {
			phandle = <0x2dc>;

			aoss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			aoss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x17a 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x1f>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0xe>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x1>;

				cooling-maps {

					cpu00_cdev {
						cooling-device = <0x167 0x1 0x1>;
						trip = <0x166>;
					};
				};

				trips {

					cpu0-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x166>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x2>;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0x169 0x1 0x1>;
						trip = <0x168>;
					};
				};

				trips {

					cpu1-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x168>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x3>;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0x16b 0x1 0x1>;
						trip = <0x16a>;
					};
				};

				trips {

					cpu2-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x16a>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x4>;

				cooling-maps {

					cpu03_cdev {
						cooling-device = <0x16d 0x1 0x1>;
						trip = <0x16c>;
					};
				};

				trips {

					cpu3-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x16c>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-4 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x5>;

				cooling-maps {

					cpu04_cdev {
						cooling-device = <0x16f 0x1 0x1>;
						trip = <0x16e>;
					};
				};

				trips {

					cpu4-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x16e>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-5 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x6>;

				cooling-maps {

					cpu05_cdev {
						cooling-device = <0x171 0x1 0x1>;
						trip = <0x170>;
					};
				};

				trips {

					cpu5-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x170>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x9>;

				cooling-maps {

					cpu10_cdev {
						cooling-device = <0x173 0x1 0x1>;
						trip = <0x172>;
					};
				};

				trips {

					cpu6-emerg0-cfg {
						hysteresis = <0x2710>;
						phandle = <0x172>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0xa>;

				cooling-maps {

					cpu11_cdev {
						cooling-device = <0x173 0x1 0x1>;
						trip = <0x174>;
					};
				};

				trips {

					cpu6-emerg1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x174>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x165 0xb>;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x176 0x1 0x1>;
						trip = <0x175>;
					};
				};

				trips {

					cpu7-emerg0-cfg {
						hysteresis = <0x2710>;
						phandle = <0x175>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x165 0xc>;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x176 0x1 0x1>;
						trip = <0x177>;
					};
				};

				trips {

					cpu7-emerg1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x177>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x7>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x8>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cx-pe {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x180>;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0x179 0x3 0x3>;
						trip = <0x181>;
					};
				};

				trips {

					cx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0x181>;
						temperature = <0x1>;
						type = "passive";
					};
				};
			};

			ddr {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x17a 0x1>;

				cooling-maps {

					ddr_cdev {
						cooling-device = <0x17c 0x1 0x1>;
						trip = <0x17b>;
					};
				};

				trips {

					ddr0-config {
						hysteresis = <0x1388>;
						phandle = <0x17b>;
						temperature = <0x15f90>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpuss {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x165 0xd>;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0x179 0x0 0xffffffff>;
						trip = <0x178>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0x178>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			lte-cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x43>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mcg-fr1-cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x44>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x17a 0x2>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x17a 0x3>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x17a 0x4>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x17a 0x5>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-cfg {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x42>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x1>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			scg-fr1-cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x46>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x26>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x40>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x2d>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1-pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x41>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x34>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x33>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x35>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x164 0x37>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			video {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0xf>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			zeroc-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x165 0x80>;

				cooling-maps {

					wcss_cx_vdd_cdev {
						cooling-device = <0x17e 0x1 0x1>;
						trip = <0x17d>;
					};
				};

				trips {

					cold-trip {
						hysteresis = <0x1>;
						phandle = <0x17d>;
						temperature = <0x1>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x1>;
						temperature = <0x1>;
						type = "passive";
					};
				};
			};

			zeroc-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x17a 0x80>;

				cooling-maps {

					wcss_cx_vdd_cdev {
						cooling-device = <0x17e 0x1 0x1>;
						trip = <0x17f>;
					};
				};

				trips {

					cold-trip {
						hysteresis = <0x1>;
						phandle = <0x17f>;
						temperature = <0x1>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x1>;
						temperature = <0x1>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			phandle = <0x292>;
		};

		timer@17420000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			phandle = <0x2b4>;
			ranges;
			reg = <0x17420000 0x1000>;

			frame@17421000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		tmc@10048000 {
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			byte-cntr-name = "byte-cntr";
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-csr = <0x10d>;
			coresight-name = "coresight-tmc-etr";
			csr-atid-offset = <0xf8>;
			csr-irqctrl-offset = <0x6c>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x2f 0x4e0 0x0 0x2f 0x520 0x0>;
			phandle = <0x26a>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,sw-usb;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base", "bam-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x10b>;
						remote-endpoint = <0x10e>;
					};
				};
			};
		};

		tmc@1004f000 {
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			byte-cntr-name = "byte-cntr1";
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-csr = <0x10d>;
			coresight-name = "coresight-tmc-etr1";
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10d 0x1>;
			iommus = <0x2f 0x500 0x0>;
			phandle = <0x26b>;
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x10c>;
						remote-endpoint = <0x10f>;
					};
				};
			};
		};

		tmc@10b05000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etf";
			phandle = <0x266>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x101>;
						remote-endpoint = <0x103>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x105>;
						remote-endpoint = <0x104>;
					};
				};
			};
		};

		tpda@10004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-qdss";
			phandle = <0x25f>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x66>;
						remote-endpoint = <0xe8>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x64>;
						remote-endpoint = <0xe9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xed>;
						remote-endpoint = <0xea>;
					};
				};
			};
		};

		tpda@10803000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x250>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x70>;
						remote-endpoint = <0xa4>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x71>;
						remote-endpoint = <0xa5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xad>;
						remote-endpoint = <0xa6>;
					};
				};
			};
		};

		tpda@10ac3000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dlct2";
			phandle = <0x259>;
			qcom,cmb-elem-size = <0x8 0x40 0xd 0x40 0xe 0x40 0x1b 0x40>;
			qcom,dsb-elem-size = <0x7 0x20 0x11 0x20 0x1a 0x20>;
			qcom,tpda-atid = <0x4f>;
			reg = <0x10ac3000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@11 {
					reg = <0x11>;

					endpoint {
						phandle = <0x8a>;
						remote-endpoint = <0xd5>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						phandle = <0x67>;
						remote-endpoint = <0xd6>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						phandle = <0x68>;
						remote-endpoint = <0xd7>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0xcc>;
						remote-endpoint = <0xd1>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0xce>;
						remote-endpoint = <0xd2>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						phandle = <0x9a>;
						remote-endpoint = <0xd3>;
					};
				};

				port@e {
					reg = <0xe>;

					endpoint {
						phandle = <0x9c>;
						remote-endpoint = <0xd4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xd9>;
						remote-endpoint = <0xd8>;
					};
				};
			};
		};

		tpda@10b08000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-aoss";
			phandle = <0x263>;
			qcom,cmb-elem-size = <0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x4f>;
						remote-endpoint = <0xf8>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x50>;
						remote-endpoint = <0xf9>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x51>;
						remote-endpoint = <0xfa>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x52>;
						remote-endpoint = <0xfb>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x53>;
						remote-endpoint = <0xfc>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xff>;
						remote-endpoint = <0xfd>;
					};
				};
			};
		};

		tpda@10c2b000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dlct0";
			phandle = <0x256>;
			qcom,cmb-elem-size = <0x6 0x20 0xb 0x20 0xc 0x40 0x13 0x40 0x16 0x20 0x18 0x40 0x19 0x40 0x1b 0x40>;
			qcom,dsb-elem-size = <0x5 0x20 0x9 0x20 0xb 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			qcom,tpda-atid = <0x4e>;
			reg = <0x10c2b000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@13 {
					reg = <0x13>;

					endpoint {
						phandle = <0x58>;
						remote-endpoint = <0xbc>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						phandle = <0x59>;
						remote-endpoint = <0xbd>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						phandle = <0x5a>;
						remote-endpoint = <0xbe>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						phandle = <0x5b>;
						remote-endpoint = <0xbf>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						phandle = <0x5e>;
						remote-endpoint = <0xc0>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						phandle = <0x5f>;
						remote-endpoint = <0xc1>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						phandle = <0x60>;
						remote-endpoint = <0xc2>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						phandle = <0x61>;
						remote-endpoint = <0xc3>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x7f>;
						remote-endpoint = <0xb7>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x81>;
						remote-endpoint = <0xb8>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x92>;
						remote-endpoint = <0xb9>;
					};
				};

				port@c {
					reg = <0xb>;

					endpoint {
						phandle = <0x94>;
						remote-endpoint = <0xba>;
					};
				};

				port@d {
					reg = <0xc>;

					endpoint {
						phandle = <0x96>;
						remote-endpoint = <0xbb>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xc5>;
						remote-endpoint = <0xc4>;
					};
				};
			};
		};

		tpda@10c3a000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-lpass";
			phandle = <0x25d>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x2 0x20 0xa 0x20>;
			qcom,tpda-atid = <0x4a>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x5c>;
						remote-endpoint = <0xe2>;
					};
				};

				port@10 {
					reg = <0xa>;

					endpoint {
						phandle = <0x4d>;
						remote-endpoint = <0xe4>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x8c>;
						remote-endpoint = <0xe3>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xe6>;
						remote-endpoint = <0xe5>;
					};
				};
			};
		};

		tpda@10c4a000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-west";
			phandle = <0x25b>;
			qcom,cmb-elem-size = <0x0 0x20 0xa 0x20>;
			qcom,tpda-atid = <0x65>;
			reg = <0x10c4a000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x5d>;
						remote-endpoint = <0xdd>;
					};
				};

				port@10 {
					reg = <0xa>;

					endpoint {
						phandle = <0x62>;
						remote-endpoint = <0xde>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xe0>;
						remote-endpoint = <0xdf>;
					};
				};
			};
		};

		tpda@10cc4000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-tmess";
			phandle = <0x24e>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x40 0x2 0x20>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,tpda-atid = <0x55>;
			reg = <0x10cc4000 0x1000>;
			reg-names = "tpda-base";
			status = "disabled";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x76>;
						remote-endpoint = <0x9e>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x77>;
						remote-endpoint = <0x9f>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x78>;
						remote-endpoint = <0xa0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xa2>;
						remote-endpoint = <0xa1>;
					};
				};
			};
		};

		tpda@12863000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x254>;
			qcom,cmb-elem-size = <0x0 0x20 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x12863000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x6d>;
						remote-endpoint = <0xb0>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x6e>;
						remote-endpoint = <0xb1>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x6f>;
						remote-endpoint = <0xb2>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xb5>;
						remote-endpoint = <0xb3>;
					};
				};
			};
		};

		tpdm@10003000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x41>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x23a>;
			qcom,hw-enable-check;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xe8>;
						remote-endpoint = <0x66>;
					};
				};
			};
		};

		tpdm@1000f000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x41>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spdm";
			phandle = <0x238>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xe9>;
						remote-endpoint = <0x64>;
					};
				};
			};
		};

		tpdm@10800000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x43>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-0";
			phandle = <0x240>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xa4>;
						remote-endpoint = <0x70>;
					};
				};
			};
		};

		tpdm@10801000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x43>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x241>;
			qcom,cmb-msr-skip;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xa5>;
						remote-endpoint = <0x71>;
					};
				};
			};
		};

		tpdm@1082c000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gcc";
			phandle = <0x22e>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xbe>;
						remote-endpoint = <0x5a>;
					};
				};
			};
		};

		tpdm@10840000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x22f>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xbf>;
						remote-endpoint = <0x5b>;
					};
				};
			};
		};

		tpdm@10841000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x22c>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xbc>;
						remote-endpoint = <0x58>;
					};
				};
			};
		};

		tpdm@10844000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4a>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x223>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x8b>;
						remote-endpoint = <0x4c>;
					};
				};
			};
		};

		tpdm@10850000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x233>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xc1>;
						remote-endpoint = <0x5f>;
					};
				};
			};
		};

		tpdm@10900000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x22b>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x89>;
						remote-endpoint = <0x57>;
					};
				};
			};
		};

		tpdm@109A4000 {
			atid = <0x18>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x243>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0xcb>;
						remote-endpoint = <0x75>;
					};
				};
			};
		};

		tpdm@109c0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south-dsb";
			phandle = <0xcd>;
			qcom,cmb-msr-skip;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xc9>;
						remote-endpoint = <0x69>;
					};
				};
			};
		};

		tpdm@109c1000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south-cmb";
			phandle = <0xcf>;
			qcom,cmb-msr-skip;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xca>;
						remote-endpoint = <0x6a>;
					};
				};
			};
		};

		tpdm@109d0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x22d>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xbd>;
						remote-endpoint = <0x59>;
					};
				};
			};
		};

		tpdm@10C48000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x65>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-west";
			phandle = <0x236>;
			reg = <0x10c48000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xde>;
						remote-endpoint = <0x62>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct2-dsb";
			phandle = <0x23b>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xd6>;
						remote-endpoint = <0x67>;
					};
				};
			};
		};

		tpdm@10ac1000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct2-cmb";
			phandle = <0x23c>;
			qcom,cmb-msr-skip;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xd7>;
						remote-endpoint = <0x68>;
					};
				};
			};
		};

		tpdm@10b09000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-0";
			phandle = <0x226>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xf8>;
						remote-endpoint = <0x4f>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-1";
			phandle = <0x227>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xf9>;
						remote-endpoint = <0x50>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-2";
			phandle = <0x228>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xfa>;
						remote-endpoint = <0x51>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-3";
			phandle = <0x229>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xfb>;
						remote-endpoint = <0x52>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x22a>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xfc>;
						remote-endpoint = <0x53>;
					};
				};
			};
		};

		tpdm@10c00000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm";
			phandle = <0x9b>;
			qcom,cmb-msr-skip;
			reg = <0x10c00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x98>;
						remote-endpoint = <0x6b>;
					};
				};
			};
		};

		tpdm@10c01000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4f>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm-mx";
			phandle = <0x9d>;
			qcom,cmb-msr-skip;
			reg = <0x10c01000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x99>;
						remote-endpoint = <0x6c>;
					};
				};
			};
		};

		tpdm@10c20000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc";
			phandle = <0x231>;
			qcom,cmb-msr-skip;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xdd>;
						remote-endpoint = <0x5d>;
					};
				};
			};
		};

		tpdm@10c22000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipa";
			phandle = <0x232>;
			qcom,cmb-msr-skip;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xc0>;
						remote-endpoint = <0x5e>;
					};
				};
			};
		};

		tpdm@10c23000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-emmc";
			phandle = <0x230>;
			reg = <0x10c23000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xe2>;
						remote-endpoint = <0x5c>;
					};
				};
			};
		};

		tpdm@10c28000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x234>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xc2>;
						remote-endpoint = <0x60>;
					};
				};
			};
		};

		tpdm@10c29000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipcc";
			phandle = <0x235>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xc3>;
						remote-endpoint = <0x61>;
					};
				};
			};
		};

		tpdm@10c38000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4a>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-lpass";
			phandle = <0x224>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xe4>;
						remote-endpoint = <0x4d>;
					};
				};
			};
		};

		tpdm@10c70000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-wpss-dsb";
			phandle = <0x80>;
			reg = <0x10c70000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x7c>;
						remote-endpoint = <0x79>;
					};
				};
			};
		};

		tpdm@10c71000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-wpss-cmb";
			phandle = <0x82>;
			reg = <0x10c71000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x7d>;
						remote-endpoint = <0x7a>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-0";
			phandle = <0x245>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x9f>;
						remote-endpoint = <0x77>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-1";
			phandle = <0x246>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0xa0>;
						remote-endpoint = <0x78>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-prng";
			phandle = <0x244>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x9e>;
						remote-endpoint = <0x76>;
					};
				};
			};
		};

		tpdm@10d00000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x95>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x90>;
						remote-endpoint = <0x55>;
					};
				};
			};
		};

		tpdm@10d01000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-shrm";
			phandle = <0x97>;
			qcom,cmb-msr-skip;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x91>;
						remote-endpoint = <0x56>;
					};
				};
			};
		};

		tpdm@10d20000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch01";
			phandle = <0x93>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x8d>;
						remote-endpoint = <0x54>;
					};
				};
			};
		};

		tpdm@12860000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x23e>;
			reg = <0x12860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xb1>;
						remote-endpoint = <0x6e>;
					};
				};
			};
		};

		tpdm@12861000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x23f>;
			reg = <0x12861000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xb2>;
						remote-endpoint = <0x6f>;
					};
				};
			};
		};

		tpdm@128a0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x31>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x23d>;
			reg = <0x128a0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xb0>;
						remote-endpoint = <0x6d>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			atid = <0x1a>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x222>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x87>;
						remote-endpoint = <0x4b>;
					};
				};
			};
		};

		tz-log@146AA720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2bb>;
			qcom,hyplog-enabled;
			reg = <0x146aa720 0x3000>;
			status = "ok";
		};

		ufshc@1d84000 {
			#reset-cells = <0x1>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x24 0x63 0x24 0x9 0x24 0x62 0x24 0x6f 0x24 0x65 0x45 0x0 0x24 0x6d 0x24 0x69 0x24 0x6b>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			dma-coherent;
			freq-table-hz = <0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x47868c0 0x11e1a300 0x5f5e100 0x18054ac0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			interconnects = <0x3c 0x35 0x29 0x200 0x25 0x2 0x3d 0x225>;
			interrupts = <0x0 0x109 0x4>;
			iommus = <0x2f 0x580 0x0>;
			lanes-per-direction = <0x2>;
			phandle = <0x13f>;
			phy-names = "ufsphy";
			phys = <0x140>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x0 0x0 0x0 0x0 0x39a 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x39a0 0x0 0x3e8 0x0 0x1f334 0x0 0x3e8 0x0 0x3e667 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x3e667 0x0 0x3e8 0x0 0x7cccd 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x0 0x2c7b80 0x0 0x64000 0x0 0x247ae 0x0 0x3e8 0x0 0x48ccd 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x48ccd 0x0 0x3e8 0x0 0x9199a 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x64000 0x2c7b80 0x0 0x64000 0x64000 0x74a000 0x0 0x4b000 0x0>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			reset-gpios = <0x126 0x88 0x1>;
			reset-names = "rst";
			resets = <0x24 0x11>;
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				perf;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x45 0x0 0x24 0x67 0x24 0x60 0x24 0x6a 0x24 0x6c 0x24 0x6e 0x132 0x133 0x134>;
			lanes-per-direction = <0x2>;
			phandle = <0x140>;
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			resets = <0x13f 0x0>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x2f 0x100f 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x221>;
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x14c>;
			status = "ok";
		};

		vote_lpass_audio_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x368>;
			qcom,codec-ext-clk-src = <0xb>;
		};

		vote_lpass_core_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x367>;
			qcom,codec-ext-clk-src = <0x9>;
		};

		wpss_etm0 {
			atid = <0x2c>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			phandle = <0x84>;
			qcom,inst-id = <0x3>;

			out-ports {

				port {

					endpoint {
						phandle = <0x7e>;
						remote-endpoint = <0x7b>;
					};
				};
			};
		};
	};

	sram@17D09100 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mmio-sram";
		phandle = <0x210>;
		ranges = <0x0 0x0 0x0 0x17d09100 0x0 0x200>;
		reg = <0x0 0x17d09100 0x0 0x200>;

		scp-shmem@0 {
			compatible = "arm,scp-shmem";
			phandle = <0x12f>;
			reg = <0x0 0x0 0x0 0x200>;
		};
	};
};
