#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Apr 07 20:42:37 2019
# Process ID: 4628
# Log file: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/vivado.log
# Journal file: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 659.379 ; gain = 111.402
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
[Sun Apr 07 20:48:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator_8bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_8bit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_8bit_behav xil_defaultlib.comparator_8bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_8bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparator_8bit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidhant/Desktop/8 -notrace
couldn't read file "C:/Users/Sidhant/Desktop/8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 07 20:50:46 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 678.945 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_8bit_behav -key {Behavioral:sim_1:Functional:comparator_8bit} -tclbatch {comparator_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source comparator_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 678.945 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 678.945 ; gain = 0.000
add_force {/comparator_8bit/a} -radix bin {00001010 0ns}
add_force {/comparator_8bit/b} -radix bin {01010101 0ns}
run 16000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/comparator_8bit/a} -radix bin {10101010 0ns}
add_force {/comparator_8bit/b} -radix bin {10101010 0ns}
run 16000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/comparator_8bit/a} -radix bin {11111111 0ns}
add_force {/comparator_8bit/b} -radix bin {11111110 0ns}
run 16000 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
[Sun Apr 07 20:54:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
[Sun Apr 07 20:56:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 726.047 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator_8bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_8bit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_8bit_behav xil_defaultlib.comparator_8bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_8bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparator_8bit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidhant/Desktop/8 -notrace
couldn't read file "C:/Users/Sidhant/Desktop/8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 07 20:57:56 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 726.047 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_8bit_behav -key {Behavioral:sim_1:Functional:comparator_8bit} -tclbatch {comparator_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source comparator_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 726.047 ; gain = 0.000
add_force {/comparator_8bit/a} -radix bin {11111111 0ns}
add_force {/comparator_8bit/b} -radix bin {11111111 0ns}
run 16000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/comparator_8bit/a} -radix bin {01010101 0ns}
add_force {/comparator_8bit/b} -radix bin {10101010 0ns}
run 16000 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:68]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
CRITICAL WARNING: [filemgmt 20-742] The top module "comparator_8bit" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Sun Apr 07 21:01:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 726.047 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator_8bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parta_unsi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity first_part
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_8bit_behav xil_defaultlib.comparator_8bit -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.comparator_8bit in library work located at xsim.dir/work.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 726.047 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
[Sun Apr 07 21:15:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator_8bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_8bit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_8bit_behav xil_defaultlib.comparator_8bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_8bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparator_8bit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidhant/Desktop/8 -notrace
couldn't read file "C:/Users/Sidhant/Desktop/8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 07 21:19:36 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 726.047 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_8bit_behav -key {Behavioral:sim_1:Functional:comparator_8bit} -tclbatch {comparator_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source comparator_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 726.047 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
[Sun Apr 07 21:27:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 726.047 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator_8bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_8bit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_8bit_behav xil_defaultlib.comparator_8bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_8bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparator_8bit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidhant/Desktop/8 -notrace
couldn't read file "C:/Users/Sidhant/Desktop/8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 07 21:29:09 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 726.047 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_8bit_behav -key {Behavioral:sim_1:Functional:comparator_8bit} -tclbatch {comparator_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source comparator_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 726.047 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg325-1L
Top: comparator_8bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:34 ; elapsed = 00:59:50 . Memory (MB): peak = 742.039 ; gain = 565.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'comparator_8bit' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:42]
INFO: [Synth 8-3491] module 'comparator4bit' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:35' bound to instance 'x1' of component 'comparator4bit' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'comparator4bit' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:43]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u1' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:89]
INFO: [Synth 8-638] synthesizing module 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'my_not' (1#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:39]
INFO: [Synth 8-3491] module 'my_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:34' bound to instance 'u2' of component 'my_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:90]
INFO: [Synth 8-638] synthesizing module 'my_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_and' (2#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:40]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u3' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:91]
INFO: [Synth 8-3491] module 'three_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:34' bound to instance 'u4' of component 'three_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'three_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'three_and' (3#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:41]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u5' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:93]
INFO: [Synth 8-3491] module 'four_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:34' bound to instance 'u6' of component 'four_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:94]
INFO: [Synth 8-638] synthesizing module 'four_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'four_and' (4#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:42]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u7' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:95]
INFO: [Synth 8-3491] module 'five_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:34' bound to instance 'u8' of component 'five_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'five_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'five_and' (5#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:43]
INFO: [Synth 8-3491] module 'four_or' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:34' bound to instance 'u9' of component 'four_or' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:97]
INFO: [Synth 8-638] synthesizing module 'four_or' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'four_or' (6#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:42]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u10' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:98]
INFO: [Synth 8-638] synthesizing module 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_xor' (7#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:40]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u11' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:99]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u12' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:100]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u13' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:101]
INFO: [Synth 8-3491] module 'four_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:34' bound to instance 'u14' of component 'four_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:102]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u15' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:103]
INFO: [Synth 8-3491] module 'my_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:34' bound to instance 'u16' of component 'my_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:104]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u17' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:105]
INFO: [Synth 8-3491] module 'three_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:34' bound to instance 'u18' of component 'three_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:106]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u19' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:107]
INFO: [Synth 8-3491] module 'four_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:34' bound to instance 'u20' of component 'four_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:108]
INFO: [Synth 8-3491] module 'my_not' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:34' bound to instance 'u21' of component 'my_not' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:109]
INFO: [Synth 8-3491] module 'five_and' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:34' bound to instance 'u22' of component 'five_and' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:110]
INFO: [Synth 8-3491] module 'four_or' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:34' bound to instance 'u23' of component 'four_or' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:111]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u24' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:112]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u25' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:113]
INFO: [Synth 8-3491] module 'my_xor' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:34' bound to instance 'u26' of component 'my_xor' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'comparator4bit' (8#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:43]
INFO: [Synth 8-3491] module 'comparator4bit' declared at 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:35' bound to instance 'x2' of component 'comparator4bit' [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'comparator_8bit' (9#1) [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:37 ; elapsed = 00:59:53 . Memory (MB): peak = 767.977 ; gain = 591.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:37 ; elapsed = 00:59:53 . Memory (MB): peak = 767.977 ; gain = 591.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:08:27 ; elapsed = 01:00:31 . Memory (MB): peak = 1058.852 ; gain = 882.125
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1058.852 ; gain = 332.805
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
[Sun Apr 07 22:06:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.852 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator_8bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_8bit
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.852 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_8bit_behav xil_defaultlib.comparator_8bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_8bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparator_8bit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidhant/Desktop/8 -notrace
couldn't read file "C:/Users/Sidhant/Desktop/8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 07 22:08:42 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.852 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_8bit_behav -key {Behavioral:sim_1:Functional:comparator_8bit} -tclbatch {comparator_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source comparator_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1058.852 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/comparator_8bit/a} -radix bin {10101010 0ns}
add_force {/comparator_8bit/b} -radix bin {10101010 0ns}
run 16000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/comparator_8bit/a} -radix bin {00000000 0ns}
run 16000 ns
add_force {/comparator_8bit/a} -radix bin {11111111 0ns}
run 16000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.852 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 07 22:27:55 2019...
