// Seed: 4083190935
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    output wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    output wand id_16
    , id_19,
    output supply1 id_17
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    output tri id_9,
    input wand id_10,
    output wire id_11,
    output uwire id_12,
    input tri0 id_13
);
  logic id_15, id_16;
  assign id_15 = -1'b0;
  nor primCall (id_3, id_6, id_13, id_15, id_1, id_10, id_4, id_8, id_5, id_16);
  assign id_16 = id_13;
  assign id_9  = id_0++;
  assign id_9  = (id_8);
  always @(posedge id_10);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_5,
      id_1,
      id_3,
      id_8,
      id_4,
      id_5,
      id_11,
      id_8,
      id_0,
      id_6,
      id_10,
      id_1,
      id_11,
      id_0,
      id_3
  );
endmodule
