
notmain.elf:     file format elf32-littlearm


Disassembly of section .text:

402f1000 <_start>:
402f1000:	e59fd02c 	ldr	sp, [pc, #44]	; 402f1034 <GETCONTEXT+0x4>
402f1004:	eb00002a 	bl	402f10b4 <notmain>

402f1008 <hang>:
402f1008:	eafffffe 	b	402f1008 <hang>

402f100c <PUT32>:
402f100c:	e5801000 	str	r1, [r0]
402f1010:	e12fff1e 	bx	lr

402f1014 <GET32>:
402f1014:	e5900000 	ldr	r0, [r0]
402f1018:	e12fff1e 	bx	lr

402f101c <dummy>:
402f101c:	e12fff1e 	bx	lr

402f1020 <ASMDELAY>:
402f1020:	e2500001 	subs	r0, r0, #1
402f1024:	1afffffd 	bne	402f1020 <ASMDELAY>
402f1028:	e12fff1e 	bx	lr

402f102c <SAVECONTEXT>:
402f102c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

402f1030 <GETCONTEXT>:
402f1030:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
402f1034:	40300000 	eorsmi	r0, r0, r0

402f1038 <timer_interrupt>:
402f1038:	e92d4010 	push	{r4, lr}
402f103c:	e3a01000 	mov	r1, #0
402f1040:	e59f4034 	ldr	r4, [pc, #52]	; 402f107c <timer_interrupt+0x44>
402f1044:	e59f0034 	ldr	r0, [pc, #52]	; 402f1080 <timer_interrupt+0x48>
402f1048:	ebffffef 	bl	402f100c <PUT32>
402f104c:	e3a0161e 	mov	r1, #31457280	; 0x1e00000
402f1050:	e59f002c 	ldr	r0, [pc, #44]	; 402f1084 <timer_interrupt+0x4c>
402f1054:	ebffffec 	bl	402f100c <PUT32>
402f1058:	e5941000 	ldr	r1, [r4]
402f105c:	e59f0024 	ldr	r0, [pc, #36]	; 402f1088 <timer_interrupt+0x50>
402f1060:	e281180f 	add	r1, r1, #983040	; 0xf0000
402f1064:	ebffffe8 	bl	402f100c <PUT32>
402f1068:	e5943000 	ldr	r3, [r4]
402f106c:	e2833602 	add	r3, r3, #2097152	; 0x200000
402f1070:	e5843000 	str	r3, [r4]
402f1074:	e8bd4010 	pop	{r4, lr}
402f1078:	e12fff1e 	bx	lr
402f107c:	402f1190 	mlami	pc, r0, r1, r1	; <UNPREDICTABLE>
402f1080:	44e0503c 	strbtmi	r5, [r0], #60	; 0x3c
402f1084:	4804c190 	stmdami	r4, {r4, r7, r8, lr, pc}
402f1088:	4804c194 	stmdami	r4, {r2, r4, r7, r8, lr, pc}

402f108c <bank2_interrupt_handler>:
402f108c:	e92d4010 	push	{r4, lr}
402f1090:	e59f0018 	ldr	r0, [pc, #24]	; 402f10b0 <bank2_interrupt_handler+0x24>
402f1094:	ebffffde 	bl	402f1014 <GET32>
402f1098:	e3100001 	tst	r0, #1
402f109c:	0a000001 	beq	402f10a8 <bank2_interrupt_handler+0x1c>
402f10a0:	e8bd4010 	pop	{r4, lr}
402f10a4:	e12fff1e 	bx	lr
402f10a8:	e8bd4010 	pop	{r4, lr}
402f10ac:	eaffffe1 	b	402f1038 <timer_interrupt>
402f10b0:	482010bf 	stmdami	r0!, {r0, r1, r2, r3, r4, r5, r7, ip}

402f10b4 <notmain>:
402f10b4:	e92d4070 	push	{r4, r5, r6, lr}
402f10b8:	e3a01002 	mov	r1, #2
402f10bc:	e59f009c 	ldr	r0, [pc, #156]	; 402f1160 <notmain+0xac>
402f10c0:	ebffffd1 	bl	402f100c <PUT32>
402f10c4:	e59f5094 	ldr	r5, [pc, #148]	; 402f1160 <notmain+0xac>
402f10c8:	e1a00005 	mov	r0, r5
402f10cc:	ebffffd0 	bl	402f1014 <GET32>
402f10d0:	e2104803 	ands	r4, r0, #196608	; 0x30000
402f10d4:	1afffffb 	bne	402f10c8 <notmain+0x14>
402f10d8:	e3e0161e 	mvn	r1, #31457280	; 0x1e00000
402f10dc:	e59f0080 	ldr	r0, [pc, #128]	; 402f1164 <notmain+0xb0>
402f10e0:	ebffffc9 	bl	402f100c <PUT32>
402f10e4:	e3a01003 	mov	r1, #3
402f10e8:	e59f0078 	ldr	r0, [pc, #120]	; 402f1168 <notmain+0xb4>
402f10ec:	ebffffc6 	bl	402f100c <PUT32>
402f10f0:	e3a01001 	mov	r1, #1
402f10f4:	e59f0070 	ldr	r0, [pc, #112]	; 402f116c <notmain+0xb8>
402f10f8:	ebffffc3 	bl	402f100c <PUT32>
402f10fc:	e3a01002 	mov	r1, #2
402f1100:	e59f0068 	ldr	r0, [pc, #104]	; 402f1170 <notmain+0xbc>
402f1104:	ebffffc0 	bl	402f100c <PUT32>
402f1108:	e3a0101c 	mov	r1, #28
402f110c:	e59f0060 	ldr	r0, [pc, #96]	; 402f1174 <notmain+0xc0>
402f1110:	ebffffbd 	bl	402f100c <PUT32>
402f1114:	e3a01001 	mov	r1, #1
402f1118:	e59f0058 	ldr	r0, [pc, #88]	; 402f1178 <notmain+0xc4>
402f111c:	ebffffba 	bl	402f100c <PUT32>
402f1120:	e3a01001 	mov	r1, #1
402f1124:	e59f0050 	ldr	r0, [pc, #80]	; 402f117c <notmain+0xc8>
402f1128:	ebffffb7 	bl	402f100c <PUT32>
402f112c:	e3a01901 	mov	r1, #16384	; 0x4000
402f1130:	e59f0048 	ldr	r0, [pc, #72]	; 402f1180 <notmain+0xcc>
402f1134:	ebffffb4 	bl	402f100c <PUT32>
402f1138:	e59f1044 	ldr	r1, [pc, #68]	; 402f1184 <notmain+0xd0>
402f113c:	e59f0044 	ldr	r0, [pc, #68]	; 402f1188 <notmain+0xd4>
402f1140:	ebffffb1 	bl	402f100c <PUT32>
402f1144:	e59f1038 	ldr	r1, [pc, #56]	; 402f1184 <notmain+0xd0>
402f1148:	e3a00042 	mov	r0, #66	; 0x42
402f114c:	ebffffae 	bl	402f100c <PUT32>
402f1150:	e1a01004 	mov	r1, r4
402f1154:	e59f0030 	ldr	r0, [pc, #48]	; 402f118c <notmain+0xd8>
402f1158:	ebffffab 	bl	402f100c <PUT32>
402f115c:	eafffffe 	b	402f115c <notmain+0xa8>
402f1160:	44e000ac 	strbtmi	r0, [r0], #172	; 0xac
402f1164:	4804c134 	stmdami	r4, {r2, r4, r5, r8, lr, pc}
402f1168:	44e05038 	strbtmi	r5, [r0], #56	; 0x38
402f116c:	4820100f 	stmdami	r0!, {r0, r1, r2, r3, ip}
402f1170:	4820104f 	stmdami	r0!, {r0, r1, r2, r3, r6, ip}
402f1174:	48201141 	stmdami	r0!, {r0, r6, r8, ip}
402f1178:	482010c7 	stmdami	r0!, {r0, r1, r2, r6, r7, ip}
402f117c:	44e0502c 	strbtmi	r5, [r0], #44	; 0x2c
402f1180:	44e0504c 	strbtmi	r5, [r0], #76	; 0x4c
402f1184:	402f108c 	eormi	r1, pc, ip, lsl #1
402f1188:	ffff0042 			; <UNDEFINED> instruction: 0xffff0042
402f118c:	44e0503c 	strbtmi	r5, [r0], #60	; 0x3c

Disassembly of section .data:

402f1190 <numcnt>:
402f1190:	00100000 	andseq	r0, r0, r0

Disassembly of section .bss:

402f1194 <funcVectors>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	54347620 	ldrtpl	r7, [r4], #-1568	; 0xfffff9e0
  18:	08020600 	stmdaeq	r2, {r9, sl}
  1c:	12010901 	andne	r0, r1, #16384	; 0x4000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x3f2202dc>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	52206863 	eorpl	r6, r0, #6488064	; 0x630000
   c:	736f7065 	cmnvc	pc, #101	; 0x65
  10:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
  14:	38202979 	stmdacc	r0!, {r0, r3, r4, r5, r6, r8, fp, sp}
  18:	302e322e 	eorcc	r3, lr, lr, lsr #4
	...
