m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim
Einstruction_memory
Z1 w1542982788
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd
Z5 F/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd
l0
L5
VOnPlfKziI1?SD4UXGQZXI1
!s100 53<CJch:FA4flG9I<zGzB0
Z6 OV;C;10.5b;63
31
Z7 !s110 1542982830
!i10b 1
Z8 !s108 1542982830.000000
Z9 !s90 -reportprogress|300|-93|-work|work|/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd|
Z10 !s107 /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Aflujo1
R2
R3
DEx4 work 18 instruction_memory 0 22 OnPlfKziI1?SD4UXGQZXI1
l44
L15
V83`IQlFVei7mo22ck]o5n3
!s100 bdI30UXOMA:OKAQWGI`183
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
