circuit StageIF :
  module StageIF :
    input clock : Clock
    input reset : UInt<1>
    input io_ctrlIO_flush : UInt<1>
    input io_ctrlIO_stall : UInt<1>
    input io_ctrlIO_pcSel : UInt<4>
    output io_pipeIO_pc : UInt<32>
    output io_pipeIO_instr : UInt<32>
    input io_IFMiscIO_pcJump : UInt<32>
    input io_IFMiscIO_pcExc : UInt<32>
    input io_memPortIO_req_ready : UInt<1>
    output io_memPortIO_req_valid : UInt<1>
    output io_memPortIO_req_bits_addr : UInt<32>
    output io_memPortIO_req_bits_data : UInt<32>
    output io_memPortIO_req_bits_fcn : UInt<4>
    output io_memPortIO_req_bits_typ : UInt<4>
    input io_memPortIO_resp_valid : UInt<1>
    input io_memPortIO_resp_bits_data : UInt<32>
  
    reg pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc) @[StageIF.scala 35:19]
    node _T = add(pc, UInt<3>("h4")) @[StageIF.scala 37:20]
    node pcPlus4 = tail(_T, 1) @[StageIF.scala 37:20]
    node _T_1 = eq(UInt<4>("h1"), io_ctrlIO_pcSel) @[Mux.scala 80:60]
    node _T_2 = mux(_T_1, io_IFMiscIO_pcJump, UInt<32>("h0")) @[Mux.scala 80:57]
    node _T_3 = eq(UInt<4>("h0"), io_ctrlIO_pcSel) @[Mux.scala 80:60]
    node _T_4 = mux(_T_3, pcPlus4, _T_2) @[Mux.scala 80:57]
    node _T_5 = eq(UInt<4>("h2"), io_ctrlIO_pcSel) @[Mux.scala 80:60]
    node pcNext = mux(_T_5, io_IFMiscIO_pcExc, _T_4) @[Mux.scala 80:57]
    node _T_6 = eq(io_ctrlIO_stall, UInt<1>("h0")) @[StageIF.scala 44:9]
    node _GEN_0 = mux(_T_6, pcNext, pc) @[StageIF.scala 44:27]
    node _T_8 = bits(pc, 6, 0)
    node _T_7_0 = pad(UInt<1>("h0"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_1 = validif(eq(UInt<1>("h0"), _T_8), _T_7_0) @[StageIF.scala 52:11]
    node _T_7_1 = pad(UInt<1>("h1"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_2 = mux(eq(UInt<1>("h1"), _T_8), _T_7_1, _GEN_1) @[StageIF.scala 52:11]
    node _T_7_2 = pad(UInt<2>("h2"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_3 = mux(eq(UInt<2>("h2"), _T_8), _T_7_2, _GEN_2) @[StageIF.scala 52:11]
    node _T_7_3 = pad(UInt<2>("h3"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_4 = mux(eq(UInt<2>("h3"), _T_8), _T_7_3, _GEN_3) @[StageIF.scala 52:11]
    node _T_7_4 = pad(UInt<3>("h4"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_5 = mux(eq(UInt<3>("h4"), _T_8), _T_7_4, _GEN_4) @[StageIF.scala 52:11]
    node _T_7_5 = pad(UInt<3>("h5"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_6 = mux(eq(UInt<3>("h5"), _T_8), _T_7_5, _GEN_5) @[StageIF.scala 52:11]
    node _T_7_6 = pad(UInt<3>("h6"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_7 = mux(eq(UInt<3>("h6"), _T_8), _T_7_6, _GEN_6) @[StageIF.scala 52:11]
    node _T_7_7 = pad(UInt<3>("h7"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_8 = mux(eq(UInt<3>("h7"), _T_8), _T_7_7, _GEN_7) @[StageIF.scala 52:11]
    node _T_7_8 = pad(UInt<4>("h8"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_9 = mux(eq(UInt<4>("h8"), _T_8), _T_7_8, _GEN_8) @[StageIF.scala 52:11]
    node _T_7_9 = pad(UInt<4>("h9"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_10 = mux(eq(UInt<4>("h9"), _T_8), _T_7_9, _GEN_9) @[StageIF.scala 52:11]
    node _T_7_10 = pad(UInt<4>("ha"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_11 = mux(eq(UInt<4>("ha"), _T_8), _T_7_10, _GEN_10) @[StageIF.scala 52:11]
    node _T_7_11 = pad(UInt<4>("hb"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_12 = mux(eq(UInt<4>("hb"), _T_8), _T_7_11, _GEN_11) @[StageIF.scala 52:11]
    node _T_7_12 = pad(UInt<4>("hc"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_13 = mux(eq(UInt<4>("hc"), _T_8), _T_7_12, _GEN_12) @[StageIF.scala 52:11]
    node _T_7_13 = pad(UInt<4>("hd"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_14 = mux(eq(UInt<4>("hd"), _T_8), _T_7_13, _GEN_13) @[StageIF.scala 52:11]
    node _T_7_14 = pad(UInt<4>("he"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_15 = mux(eq(UInt<4>("he"), _T_8), _T_7_14, _GEN_14) @[StageIF.scala 52:11]
    node _T_7_15 = pad(UInt<4>("hf"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_16 = mux(eq(UInt<4>("hf"), _T_8), _T_7_15, _GEN_15) @[StageIF.scala 52:11]
    node _T_7_16 = pad(UInt<5>("h10"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_17 = mux(eq(UInt<5>("h10"), _T_8), _T_7_16, _GEN_16) @[StageIF.scala 52:11]
    node _T_7_17 = pad(UInt<5>("h11"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_18 = mux(eq(UInt<5>("h11"), _T_8), _T_7_17, _GEN_17) @[StageIF.scala 52:11]
    node _T_7_18 = pad(UInt<5>("h12"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_19 = mux(eq(UInt<5>("h12"), _T_8), _T_7_18, _GEN_18) @[StageIF.scala 52:11]
    node _T_7_19 = pad(UInt<5>("h13"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_20 = mux(eq(UInt<5>("h13"), _T_8), _T_7_19, _GEN_19) @[StageIF.scala 52:11]
    node _T_7_20 = pad(UInt<5>("h14"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_21 = mux(eq(UInt<5>("h14"), _T_8), _T_7_20, _GEN_20) @[StageIF.scala 52:11]
    node _T_7_21 = pad(UInt<5>("h15"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_22 = mux(eq(UInt<5>("h15"), _T_8), _T_7_21, _GEN_21) @[StageIF.scala 52:11]
    node _T_7_22 = pad(UInt<5>("h16"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_23 = mux(eq(UInt<5>("h16"), _T_8), _T_7_22, _GEN_22) @[StageIF.scala 52:11]
    node _T_7_23 = pad(UInt<5>("h17"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_24 = mux(eq(UInt<5>("h17"), _T_8), _T_7_23, _GEN_23) @[StageIF.scala 52:11]
    node _T_7_24 = pad(UInt<5>("h18"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_25 = mux(eq(UInt<5>("h18"), _T_8), _T_7_24, _GEN_24) @[StageIF.scala 52:11]
    node _T_7_25 = pad(UInt<5>("h19"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_26 = mux(eq(UInt<5>("h19"), _T_8), _T_7_25, _GEN_25) @[StageIF.scala 52:11]
    node _T_7_26 = pad(UInt<5>("h1a"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_27 = mux(eq(UInt<5>("h1a"), _T_8), _T_7_26, _GEN_26) @[StageIF.scala 52:11]
    node _T_7_27 = pad(UInt<5>("h1b"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_28 = mux(eq(UInt<5>("h1b"), _T_8), _T_7_27, _GEN_27) @[StageIF.scala 52:11]
    node _T_7_28 = pad(UInt<5>("h1c"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_29 = mux(eq(UInt<5>("h1c"), _T_8), _T_7_28, _GEN_28) @[StageIF.scala 52:11]
    node _T_7_29 = pad(UInt<5>("h1d"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_30 = mux(eq(UInt<5>("h1d"), _T_8), _T_7_29, _GEN_29) @[StageIF.scala 52:11]
    node _T_7_30 = pad(UInt<5>("h1e"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_31 = mux(eq(UInt<5>("h1e"), _T_8), _T_7_30, _GEN_30) @[StageIF.scala 52:11]
    node _T_7_31 = pad(UInt<5>("h1f"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_32 = mux(eq(UInt<5>("h1f"), _T_8), _T_7_31, _GEN_31) @[StageIF.scala 52:11]
    node _T_7_32 = pad(UInt<6>("h20"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_33 = mux(eq(UInt<6>("h20"), _T_8), _T_7_32, _GEN_32) @[StageIF.scala 52:11]
    node _T_7_33 = pad(UInt<6>("h21"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_34 = mux(eq(UInt<6>("h21"), _T_8), _T_7_33, _GEN_33) @[StageIF.scala 52:11]
    node _T_7_34 = pad(UInt<6>("h22"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_35 = mux(eq(UInt<6>("h22"), _T_8), _T_7_34, _GEN_34) @[StageIF.scala 52:11]
    node _T_7_35 = pad(UInt<6>("h23"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_36 = mux(eq(UInt<6>("h23"), _T_8), _T_7_35, _GEN_35) @[StageIF.scala 52:11]
    node _T_7_36 = pad(UInt<6>("h24"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_37 = mux(eq(UInt<6>("h24"), _T_8), _T_7_36, _GEN_36) @[StageIF.scala 52:11]
    node _T_7_37 = pad(UInt<6>("h25"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_38 = mux(eq(UInt<6>("h25"), _T_8), _T_7_37, _GEN_37) @[StageIF.scala 52:11]
    node _T_7_38 = pad(UInt<6>("h26"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_39 = mux(eq(UInt<6>("h26"), _T_8), _T_7_38, _GEN_38) @[StageIF.scala 52:11]
    node _T_7_39 = pad(UInt<6>("h27"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_40 = mux(eq(UInt<6>("h27"), _T_8), _T_7_39, _GEN_39) @[StageIF.scala 52:11]
    node _T_7_40 = pad(UInt<6>("h28"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_41 = mux(eq(UInt<6>("h28"), _T_8), _T_7_40, _GEN_40) @[StageIF.scala 52:11]
    node _T_7_41 = pad(UInt<6>("h29"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_42 = mux(eq(UInt<6>("h29"), _T_8), _T_7_41, _GEN_41) @[StageIF.scala 52:11]
    node _T_7_42 = pad(UInt<6>("h2a"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_43 = mux(eq(UInt<6>("h2a"), _T_8), _T_7_42, _GEN_42) @[StageIF.scala 52:11]
    node _T_7_43 = pad(UInt<6>("h2b"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_44 = mux(eq(UInt<6>("h2b"), _T_8), _T_7_43, _GEN_43) @[StageIF.scala 52:11]
    node _T_7_44 = pad(UInt<6>("h2c"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_45 = mux(eq(UInt<6>("h2c"), _T_8), _T_7_44, _GEN_44) @[StageIF.scala 52:11]
    node _T_7_45 = pad(UInt<6>("h2d"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_46 = mux(eq(UInt<6>("h2d"), _T_8), _T_7_45, _GEN_45) @[StageIF.scala 52:11]
    node _T_7_46 = pad(UInt<6>("h2e"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_47 = mux(eq(UInt<6>("h2e"), _T_8), _T_7_46, _GEN_46) @[StageIF.scala 52:11]
    node _T_7_47 = pad(UInt<6>("h2f"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_48 = mux(eq(UInt<6>("h2f"), _T_8), _T_7_47, _GEN_47) @[StageIF.scala 52:11]
    node _T_7_48 = pad(UInt<6>("h30"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_49 = mux(eq(UInt<6>("h30"), _T_8), _T_7_48, _GEN_48) @[StageIF.scala 52:11]
    node _T_7_49 = pad(UInt<6>("h31"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_50 = mux(eq(UInt<6>("h31"), _T_8), _T_7_49, _GEN_49) @[StageIF.scala 52:11]
    node _T_7_50 = pad(UInt<6>("h32"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_51 = mux(eq(UInt<6>("h32"), _T_8), _T_7_50, _GEN_50) @[StageIF.scala 52:11]
    node _T_7_51 = pad(UInt<6>("h33"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_52 = mux(eq(UInt<6>("h33"), _T_8), _T_7_51, _GEN_51) @[StageIF.scala 52:11]
    node _T_7_52 = pad(UInt<6>("h34"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_53 = mux(eq(UInt<6>("h34"), _T_8), _T_7_52, _GEN_52) @[StageIF.scala 52:11]
    node _T_7_53 = pad(UInt<6>("h35"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_54 = mux(eq(UInt<6>("h35"), _T_8), _T_7_53, _GEN_53) @[StageIF.scala 52:11]
    node _T_7_54 = pad(UInt<6>("h36"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_55 = mux(eq(UInt<6>("h36"), _T_8), _T_7_54, _GEN_54) @[StageIF.scala 52:11]
    node _T_7_55 = pad(UInt<6>("h37"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_56 = mux(eq(UInt<6>("h37"), _T_8), _T_7_55, _GEN_55) @[StageIF.scala 52:11]
    node _T_7_56 = pad(UInt<6>("h38"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_57 = mux(eq(UInt<6>("h38"), _T_8), _T_7_56, _GEN_56) @[StageIF.scala 52:11]
    node _T_7_57 = pad(UInt<6>("h39"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_58 = mux(eq(UInt<6>("h39"), _T_8), _T_7_57, _GEN_57) @[StageIF.scala 52:11]
    node _T_7_58 = pad(UInt<6>("h3a"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_59 = mux(eq(UInt<6>("h3a"), _T_8), _T_7_58, _GEN_58) @[StageIF.scala 52:11]
    node _T_7_59 = pad(UInt<6>("h3b"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_60 = mux(eq(UInt<6>("h3b"), _T_8), _T_7_59, _GEN_59) @[StageIF.scala 52:11]
    node _T_7_60 = pad(UInt<6>("h3c"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_61 = mux(eq(UInt<6>("h3c"), _T_8), _T_7_60, _GEN_60) @[StageIF.scala 52:11]
    node _T_7_61 = pad(UInt<6>("h3d"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_62 = mux(eq(UInt<6>("h3d"), _T_8), _T_7_61, _GEN_61) @[StageIF.scala 52:11]
    node _T_7_62 = pad(UInt<6>("h3e"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_63 = mux(eq(UInt<6>("h3e"), _T_8), _T_7_62, _GEN_62) @[StageIF.scala 52:11]
    node _T_7_63 = pad(UInt<6>("h3f"), 7) @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_64 = mux(eq(UInt<6>("h3f"), _T_8), _T_7_63, _GEN_63) @[StageIF.scala 52:11]
    node _T_7_64 = UInt<7>("h40") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_65 = mux(eq(UInt<7>("h40"), _T_8), _T_7_64, _GEN_64) @[StageIF.scala 52:11]
    node _T_7_65 = UInt<7>("h41") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_66 = mux(eq(UInt<7>("h41"), _T_8), _T_7_65, _GEN_65) @[StageIF.scala 52:11]
    node _T_7_66 = UInt<7>("h42") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_67 = mux(eq(UInt<7>("h42"), _T_8), _T_7_66, _GEN_66) @[StageIF.scala 52:11]
    node _T_7_67 = UInt<7>("h43") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_68 = mux(eq(UInt<7>("h43"), _T_8), _T_7_67, _GEN_67) @[StageIF.scala 52:11]
    node _T_7_68 = UInt<7>("h44") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_69 = mux(eq(UInt<7>("h44"), _T_8), _T_7_68, _GEN_68) @[StageIF.scala 52:11]
    node _T_7_69 = UInt<7>("h45") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_70 = mux(eq(UInt<7>("h45"), _T_8), _T_7_69, _GEN_69) @[StageIF.scala 52:11]
    node _T_7_70 = UInt<7>("h46") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_71 = mux(eq(UInt<7>("h46"), _T_8), _T_7_70, _GEN_70) @[StageIF.scala 52:11]
    node _T_7_71 = UInt<7>("h47") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_72 = mux(eq(UInt<7>("h47"), _T_8), _T_7_71, _GEN_71) @[StageIF.scala 52:11]
    node _T_7_72 = UInt<7>("h48") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_73 = mux(eq(UInt<7>("h48"), _T_8), _T_7_72, _GEN_72) @[StageIF.scala 52:11]
    node _T_7_73 = UInt<7>("h49") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_74 = mux(eq(UInt<7>("h49"), _T_8), _T_7_73, _GEN_73) @[StageIF.scala 52:11]
    node _T_7_74 = UInt<7>("h4a") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_75 = mux(eq(UInt<7>("h4a"), _T_8), _T_7_74, _GEN_74) @[StageIF.scala 52:11]
    node _T_7_75 = UInt<7>("h4b") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_76 = mux(eq(UInt<7>("h4b"), _T_8), _T_7_75, _GEN_75) @[StageIF.scala 52:11]
    node _T_7_76 = UInt<7>("h4c") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_77 = mux(eq(UInt<7>("h4c"), _T_8), _T_7_76, _GEN_76) @[StageIF.scala 52:11]
    node _T_7_77 = UInt<7>("h4d") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_78 = mux(eq(UInt<7>("h4d"), _T_8), _T_7_77, _GEN_77) @[StageIF.scala 52:11]
    node _T_7_78 = UInt<7>("h4e") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_79 = mux(eq(UInt<7>("h4e"), _T_8), _T_7_78, _GEN_78) @[StageIF.scala 52:11]
    node _T_7_79 = UInt<7>("h4f") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_80 = mux(eq(UInt<7>("h4f"), _T_8), _T_7_79, _GEN_79) @[StageIF.scala 52:11]
    node _T_7_80 = UInt<7>("h50") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_81 = mux(eq(UInt<7>("h50"), _T_8), _T_7_80, _GEN_80) @[StageIF.scala 52:11]
    node _T_7_81 = UInt<7>("h51") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_82 = mux(eq(UInt<7>("h51"), _T_8), _T_7_81, _GEN_81) @[StageIF.scala 52:11]
    node _T_7_82 = UInt<7>("h52") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_83 = mux(eq(UInt<7>("h52"), _T_8), _T_7_82, _GEN_82) @[StageIF.scala 52:11]
    node _T_7_83 = UInt<7>("h53") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_84 = mux(eq(UInt<7>("h53"), _T_8), _T_7_83, _GEN_83) @[StageIF.scala 52:11]
    node _T_7_84 = UInt<7>("h54") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_85 = mux(eq(UInt<7>("h54"), _T_8), _T_7_84, _GEN_84) @[StageIF.scala 52:11]
    node _T_7_85 = UInt<7>("h55") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_86 = mux(eq(UInt<7>("h55"), _T_8), _T_7_85, _GEN_85) @[StageIF.scala 52:11]
    node _T_7_86 = UInt<7>("h56") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_87 = mux(eq(UInt<7>("h56"), _T_8), _T_7_86, _GEN_86) @[StageIF.scala 52:11]
    node _T_7_87 = UInt<7>("h57") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_88 = mux(eq(UInt<7>("h57"), _T_8), _T_7_87, _GEN_87) @[StageIF.scala 52:11]
    node _T_7_88 = UInt<7>("h58") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_89 = mux(eq(UInt<7>("h58"), _T_8), _T_7_88, _GEN_88) @[StageIF.scala 52:11]
    node _T_7_89 = UInt<7>("h59") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_90 = mux(eq(UInt<7>("h59"), _T_8), _T_7_89, _GEN_89) @[StageIF.scala 52:11]
    node _T_7_90 = UInt<7>("h5a") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_91 = mux(eq(UInt<7>("h5a"), _T_8), _T_7_90, _GEN_90) @[StageIF.scala 52:11]
    node _T_7_91 = UInt<7>("h5b") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_92 = mux(eq(UInt<7>("h5b"), _T_8), _T_7_91, _GEN_91) @[StageIF.scala 52:11]
    node _T_7_92 = UInt<7>("h5c") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_93 = mux(eq(UInt<7>("h5c"), _T_8), _T_7_92, _GEN_92) @[StageIF.scala 52:11]
    node _T_7_93 = UInt<7>("h5d") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_94 = mux(eq(UInt<7>("h5d"), _T_8), _T_7_93, _GEN_93) @[StageIF.scala 52:11]
    node _T_7_94 = UInt<7>("h5e") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_95 = mux(eq(UInt<7>("h5e"), _T_8), _T_7_94, _GEN_94) @[StageIF.scala 52:11]
    node _T_7_95 = UInt<7>("h5f") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_96 = mux(eq(UInt<7>("h5f"), _T_8), _T_7_95, _GEN_95) @[StageIF.scala 52:11]
    node _T_7_96 = UInt<7>("h60") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_97 = mux(eq(UInt<7>("h60"), _T_8), _T_7_96, _GEN_96) @[StageIF.scala 52:11]
    node _T_7_97 = UInt<7>("h61") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_98 = mux(eq(UInt<7>("h61"), _T_8), _T_7_97, _GEN_97) @[StageIF.scala 52:11]
    node _T_7_98 = UInt<7>("h62") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_99 = mux(eq(UInt<7>("h62"), _T_8), _T_7_98, _GEN_98) @[StageIF.scala 52:11]
    node _T_7_99 = UInt<7>("h63") @[StageIF.scala 51:23 StageIF.scala 51:23]
    node _GEN_100 = mux(eq(UInt<7>("h63"), _T_8), _T_7_99, _GEN_99) @[StageIF.scala 52:11]
    reg regPipe_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regPipe_pc) @[StageIF.scala 58:24]
    reg regPipe_instr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regPipe_instr) @[StageIF.scala 58:24]
    node _T_10 = eq(io_ctrlIO_stall, UInt<1>("h0")) @[StageIF.scala 68:16]
    node _GEN_101 = mux(_T_10, pc, regPipe_pc) @[StageIF.scala 68:34]
    node _T_7_T_8 = _GEN_100 @[StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11 StageIF.scala 52:11]
    node instr = pad(_T_7_T_8, 32) @[StageIF.scala 48:19 StageIF.scala 52:11]
    node _GEN_102 = mux(_T_10, instr, regPipe_instr) @[StageIF.scala 68:34]
    node _GEN_103 = mux(io_ctrlIO_flush, UInt<1>("h0"), _GEN_101) @[StageIF.scala 65:26]
    node _GEN_104 = mux(io_ctrlIO_flush, UInt<32>("h4033"), _GEN_102) @[StageIF.scala 65:26]
    node _T_11 = bits(reset, 0, 0) @[StageIF.scala 75:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[StageIF.scala 75:9]
    node _T_9_pc = pad(UInt<1>("h0"), 32) @[StageIF.scala 59:22 StageIF.scala 60:15]
    node _T_9_instr = UInt<32>("h4033") @[StageIF.scala 59:22 StageIF.scala 61:18]
    io_pipeIO_pc <= regPipe_pc @[StageIF.scala 73:13]
    io_pipeIO_instr <= regPipe_instr @[StageIF.scala 73:13]
    io_memPortIO_req_valid is invalid
    io_memPortIO_req_bits_addr is invalid
    io_memPortIO_req_bits_data is invalid
    io_memPortIO_req_bits_fcn is invalid
    io_memPortIO_req_bits_typ is invalid
    pc <= mux(reset, UInt<32>("h0"), _GEN_0) @[StageIF.scala 45:8]
    regPipe_pc <= mux(reset, _T_9_pc, _GEN_103) @[StageIF.scala 66:16 StageIF.scala 69:16]
    regPipe_instr <= mux(reset, _T_9_instr, _GEN_104) @[StageIF.scala 67:19 StageIF.scala 70:19]
    printf(clock, and(and(UInt<1>("h1"), _T_12), UInt<1>("h1")), "pc: %x, instr: %x\n", pc, instr) @[StageIF.scala 75:9]
