m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vdist_mem_gen_v8_0_13
!s110 1644241185
!i10b 1
!s100 5L>98[6zbV@g0LkRh1Xn`1
IKD_<E^K8N;Q:GKT^6iK[<2
R0
w1590640541
8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v
F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v
!i122 0
L0 78 495
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2021.3_2;73
r1
!s85 0
31
!s108 1644241185.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v|
!s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|dist_mem_gen_v8_0_13|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.cmf|
!i113 0
o-64 -work dist_mem_gen_v8_0_13 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work dist_mem_gen_v8_0_13 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
