/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az186-602
+ date
Fri Oct 21 19:11:52 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1666379512
+ CACTUS_STARTTIME=1666379512
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Oct 21 2022 (19:05:23)
Run date:          Oct 21 2022 (19:11:53+0000)
Run host:          fv-az186-602.qnicg3m0sonedg4msc5mrdkamh.cx.internal.cloudapp.net (pid=101448)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az186-602
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=12ddc740-e09a-f446-be6b-f4977e034624, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1022-azure, OSVersion="#27~20.04.1-Ubuntu SMP Mon Oct 17 02:03:50 UTC 2022", HostName=fv-az186-602, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00228921 sec
      iterations=10000000... time=0.0178128 sec
      iterations=100000000... time=0.177077 sec
      iterations=600000000... time=1.06826 sec
      iterations=600000000... time=1.03943 sec
      result: 41.6289 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00360991 sec
      iterations=10000000... time=0.0361057 sec
      iterations=100000000... time=0.360945 sec
      iterations=300000000... time=1.08275 sec
      result: 8.86633 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199821 sec
      iterations=10000000... time=0.0199095 sec
      iterations=100000000... time=0.199109 sec
      iterations=600000000... time=1.1946 sec
      result: 8.03615 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.0002016 sec
      iterations=10000... time=0.00200911 sec
      iterations=100000... time=0.0200896 sec
      iterations=1000000... time=0.200887 sec
      iterations=5000000... time=1.00459 sec
      result: 2.00919 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000575001 sec
      iterations=10000... time=0.00572392 sec
      iterations=100000... time=0.0571355 sec
      iterations=1000000... time=0.571438 sec
      iterations=2000000... time=1.1434 sec
      result: 5.71701 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.41e-05 sec
      iterations=1000... time=0.000540402 sec
      iterations=10000... time=0.00541192 sec
      iterations=100000... time=0.0541182 sec
      iterations=1000000... time=0.541051 sec
      iterations=2000000... time=1.08208 sec
      result: 68.1352 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.21e-05 sec
      iterations=10... time=0.000213601 sec
      iterations=100... time=0.00212941 sec
      iterations=1000... time=0.0213286 sec
      iterations=10000... time=0.213263 sec
      iterations=50000... time=1.06654 sec
      result: 46.0855 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=3.26e-05 sec
      iterations=100000... time=0.000321501 sec
      iterations=1000000... time=0.00321861 sec
      iterations=10000000... time=0.0321433 sec
      iterations=100000000... time=0.321343 sec
      iterations=300000000... time=0.964181 sec
      iterations=600000000... time=1.92827 sec
      result: 0.401722 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.6e-05 sec
      iterations=10000... time=0.000183101 sec
      iterations=100000... time=0.00184221 sec
      iterations=1000000... time=0.0181761 sec
      iterations=10000000... time=0.18263 sec
      iterations=60000000... time=1.09381 sec
      result: 2.27877 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=3.31e-05 sec
      iterations=1000... time=0.000241601 sec
      iterations=10000... time=0.00242521 sec
      iterations=100000... time=0.0242392 sec
      iterations=1000000... time=0.242436 sec
      iterations=5000000... time=1.21229 sec
      result: 152.043 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.33e-05 sec
      iterations=10... time=0.000202301 sec
      iterations=100... time=0.00201701 sec
      iterations=1000... time=0.0201872 sec
      iterations=10000... time=0.201872 sec
      iterations=50000... time=1.01011 sec
      result: 48.6602 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.31e-05 sec
      iterations=10... time=0.0001366 sec
      iterations=100... time=0.00140601 sec
      iterations=1000... time=0.013902 sec
      iterations=10000... time=0.137489 sec
      iterations=80000... time=1.09747 sec
      result: 0.160151 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000100101 sec
      iterations=10... time=0.0013696 sec
      iterations=100... time=0.0137139 sec
      iterations=1000... time=0.137428 sec
      iterations=8000... time=1.10642 sec
      result: 0.428908 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0468909 sec
      iterations=10... time=0.482445 sec
      iterations=20... time=0.959223 sec
      iterations=40... time=1.89358 sec
      result: 0.0496972 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00171771 sec
      iterations=10000000... time=0.017502 sec
      iterations=100000000... time=0.180049 sec
      iterations=600000000... time=1.08153 sec
      iterations=600000000... time=1.0444 sec
      result: 32.3168 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361161 sec
      iterations=10000000... time=0.0361056 sec
      iterations=100000000... time=0.361713 sec
      iterations=300000000... time=1.08446 sec
      result: 8.85235 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200361 sec
      iterations=10000000... time=0.0199072 sec
      iterations=100000000... time=0.199372 sec
      iterations=600000000... time=1.19669 sec
      result: 8.02216 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.00020185 sec
      iterations=10000... time=0.00201621 sec
      iterations=100000... time=0.0200993 sec
      iterations=1000000... time=0.201063 sec
      iterations=5000000... time=1.00569 sec
      result: 2.01138 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000582802 sec
      iterations=10000... time=0.00599572 sec
      iterations=100000... time=0.057911 sec
      iterations=1000000... time=0.579378 sec
      iterations=2000000... time=1.1617 sec
      result: 5.80849 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=5.43e-05 sec
      iterations=1000... time=0.000540452 sec
      iterations=10000... time=0.00541687 sec
      iterations=100000... time=0.0541307 sec
      iterations=1000000... time=0.547832 sec
      iterations=2000000... time=1.08524 sec
      result: 67.9372 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.335e-05 sec
      iterations=10... time=0.00021755 sec
      iterations=100... time=0.00216451 sec
      iterations=1000... time=0.0216635 sec
      iterations=10000... time=0.216977 sec
      iterations=50000... time=1.08497 sec
      result: 45.3026 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.85e-06 sec
      iterations=10000... time=3.275e-05 sec
      iterations=100000... time=0.000321601 sec
      iterations=1000000... time=0.00321936 sec
      iterations=10000000... time=0.0321511 sec
      iterations=100000000... time=0.322072 sec
      iterations=300000000... time=0.965032 sec
      iterations=600000000... time=1.93232 sec
      result: 0.402566 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.685e-05 sec
      iterations=10000... time=0.000182601 sec
      iterations=100000... time=0.00180775 sec
      iterations=1000000... time=0.018221 sec
      iterations=10000000... time=0.181868 sec
      iterations=60000000... time=1.09313 sec
      result: 2.27736 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=4.25e-06 sec
      iterations=100... time=2.485e-05 sec
      iterations=1000... time=0.000244051 sec
      iterations=10000... time=0.00244746 sec
      iterations=100000... time=0.0244216 sec
      iterations=1000000... time=0.244442 sec
      iterations=5000000... time=1.22265 sec
      result: 150.754 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.555e-05 sec
      iterations=10... time=0.000208751 sec
      iterations=100... time=0.00208901 sec
      iterations=1000... time=0.0207465 sec
      iterations=10000... time=0.207629 sec
      iterations=50000... time=1.03779 sec
      result: 47.362 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=6.15e-06 sec
      iterations=10... time=3.88505e-05 sec
      iterations=100... time=0.000377901 sec
      iterations=1000... time=0.00371491 sec
      iterations=10000... time=0.0375573 sec
      iterations=100000... time=0.37858 sec
      iterations=300000... time=1.12474 sec
      result: 0.266729 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000132801 sec
      iterations=10... time=0.000659752 sec
      iterations=100... time=0.00665347 sec
      iterations=1000... time=0.0664466 sec
      iterations=10000... time=0.666018 sec
      iterations=20000... time=1.33593 sec
      result: 0.445997 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0013013 sec
      iterations=10... time=0.0125469 sec
      iterations=100... time=0.123768 sec
      iterations=900... time=1.12438 sec
      result: 1.88315 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Oct 21 19:12:45 UTC 2022
+ echo Done.
Done.
  Elapsed time: 53.6 s
