# Team05-RISCV-Final

This branch contains a fully working Single Cycle CPU in SystemVerilog.

To run it on Vbuddy, ...

// Give explanation on how to run this





