
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124195                       # Number of seconds simulated
sim_ticks                                124195423618                       # Number of ticks simulated
final_tick                               1265830759249                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71562                       # Simulator instruction rate (inst/s)
host_op_rate                                    93256                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3878317                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917252                       # Number of bytes of host memory used
host_seconds                                 32023.02                       # Real time elapsed on the host
sim_insts                                  2291626324                       # Number of instructions simulated
sim_ops                                    2986333332                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       563840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       320000                       # Number of bytes read from this memory
system.physmem.bytes_read::total               887296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       880512                       # Number of bytes written to this memory
system.physmem.bytes_written::total            880512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4405                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2500                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6932                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6879                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6879                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4539942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2576584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7144353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7089730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7089730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7089730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4539942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2576584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               14234083                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149094147                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22283961                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19525947                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740532                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11041954                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10756043                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554053                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54291                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117500873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123862442                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22283961                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12310096                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25208487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5678721                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1562259                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13393660                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148199645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.950903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.320229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       122991158     82.99%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270458      0.86%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329161      1.57%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945117      1.31%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3557935      2.40%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3855542      2.60%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844411      0.57%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663403      0.45%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10742460      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148199645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.149462                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.830767                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116703690                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2550541                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24997365                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25194                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3922847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398717                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139835799                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3922847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117165185                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1028089                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       770782                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24549536                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       763199                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138868747                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89784                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       425867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184449168                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630134475                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630134475                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35552996                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19847                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9926                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2557516                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23096153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82035                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002098                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137250053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128917690                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103431                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22688409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49024524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148199645                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.869892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479609                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94561838     63.81%     63.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21826157     14.73%     78.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10948071      7.39%     85.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7226700      4.88%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7508290      5.07%     95.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883680      2.62%     98.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1732520      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       430501      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81888      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148199645                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         318393     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        132245     24.88%     84.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80793     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101786771     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081917      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21578656     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460425      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128917690                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.864673                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             531431                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004122                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    406669887                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159958619                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125996183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129449121                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241889                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4166082                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138762                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3922847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         652005                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49806                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137269901                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23096153                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492117                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9926                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875004                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127532385                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21242789                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385305                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25703036                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19639623                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460247                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.855382                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126110180                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125996183                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72791891                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172925894                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.845078                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420943                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23659078                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745281                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144276798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.787456                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.662350                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102053896     70.73%     70.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16394894     11.36%     82.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11849377      8.21%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646296      1.83%     92.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013208      2.09%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1064582      0.74%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4464916      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       903220      0.63%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1886409      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144276798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1886409                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279661053                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278464261                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 894502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.490941                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.490941                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.670717                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.670717                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       589923028                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165555074                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146599357                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149094147                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25124961                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20374948                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2147365                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9944073                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9633401                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2698146                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98754                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109560445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137451697                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25124961                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12331547                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30231497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7025528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2703665                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12801563                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1685783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147346470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.546099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117114973     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2118243      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3885615      2.64%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3535763      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2265773      1.54%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1821220      1.24%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1067832      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1117639      0.76%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14419412      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147346470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168517                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.921912                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108455357                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4156142                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29839398                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50704                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4844868                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4343989                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5980                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166291428                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47360                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4844868                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109336941                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1122733                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1792908                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28988157                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1260861                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164419963                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        236693                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       545699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    232537622                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765674409                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765674409                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    183712721                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48824875                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36176                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18088                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4535484                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15607440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7724574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88432                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1731338                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161295573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149716285                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168933                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28552574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62956631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    147346470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016083                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.561232                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84672537     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25767459     17.49%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13548166      9.19%     84.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7863635      5.34%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8685954      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3227213      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2861837      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       546666      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173003      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147346470                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597508     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126875     14.55%     83.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147470     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126082990     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2117017      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18088      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13810765      9.22%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7687425      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149716285                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.004173                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             871853                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005823                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447819823                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189884543                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146434565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150588138                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289062                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3631363                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       138015                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4844868                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         728954                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110580                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161331750                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15607440                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7724574                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18088                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1191025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1206392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2397417                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147254358                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13262157                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2461924                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20949203                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20944749                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7687046                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.987660                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146568568                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146434565                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85429868                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240100179                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.982162                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355809                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106994284                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131741267                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29590923                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2168519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142501602                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88308814     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25107844     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12470712      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4234993      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5229994      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1825256      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1292524      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1066100      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2965365      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142501602                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106994284                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131741267                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19562636                       # Number of memory references committed
system.switch_cpus1.commit.loads             11976077                       # Number of loads committed
system.switch_cpus1.commit.membars              18088                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19015688                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118688527                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2717211                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2965365                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300868427                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327509473                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1747677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106994284                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131741267                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106994284                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.393478                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.393478                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717629                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717629                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663026728                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204954207                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154952276                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36176                       # number of misc regfile writes
system.l2.replacements                           6932                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           826957                       # Total number of references to valid blocks.
system.l2.sampled_refs                         138004                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.992268                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         85827.754576                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.991266                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2202.885034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.997209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1250.025527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            203.182032                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20438.163252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          21122.001103                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.654814                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009537                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001550                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.155931                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.161148                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45129                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39057                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   84187                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31922                       # number of Writeback hits
system.l2.Writeback_hits::total                 31922                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39057                       # number of demand (read+write) hits
system.l2.demand_hits::total                    84187                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45129                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39057                       # number of overall hits
system.l2.overall_hits::total                   84187                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4405                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2500                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6932                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4405                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2500                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6932                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4405                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2500                       # number of overall misses
system.l2.overall_misses::total                  6932                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2410313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    913096813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2910173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    535163638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1453580937                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2410313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    913096813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2910173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    535163638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1453580937                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2410313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    913096813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2910173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    535163638                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1453580937                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               91119                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31922                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31922                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41557                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91119                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41557                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91119                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.088929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.060158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.076076                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.088929                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.060158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076076                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.088929                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.060158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076076                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 185408.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207286.450170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 207869.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 214065.455200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 209691.421956                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 185408.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207286.450170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 207869.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 214065.455200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 209691.421956                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 185408.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207286.450170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 207869.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 214065.455200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 209691.421956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6879                       # number of writebacks
system.l2.writebacks::total                      6879                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6932                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6932                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1654877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    656389500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2094859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    389604825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1049744061                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1654877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    656389500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2094859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    389604825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1049744061                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1654877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    656389500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2094859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    389604825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1049744061                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.088929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.060158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.076076                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.088929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.060158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.088929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.060158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076076                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127298.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149010.102157                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149632.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155841.930000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 151434.515436                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 127298.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149010.102157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 149632.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 155841.930000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151434.515436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 127298.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149010.102157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 149632.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 155841.930000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151434.515436                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990881                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013425758                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873245.393715                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990881                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13393644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13393644                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13393644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13393644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13393644                       # number of overall hits
system.cpu0.icache.overall_hits::total       13393644                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2887663                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2887663                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2887663                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2887663                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2887663                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2887663                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13393660                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13393660                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13393660                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13393660                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13393660                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13393660                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180478.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180478.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180478.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180478.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180478.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180478.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2582713                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2582713                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2582713                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2582713                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2582713                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2582713                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184479.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184479.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184479.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184479.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184479.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184479.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49534                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245018275                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49790                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.033842                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.315102                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.684898                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19235519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19235519                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9926                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9926                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23569011                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23569011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23569011                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23569011                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       161970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       161970                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       161970                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        161970                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       161970                       # number of overall misses
system.cpu0.dcache.overall_misses::total       161970                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14454235149                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14454235149                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14454235149                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14454235149                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14454235149                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14454235149                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19397489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19397489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23730981                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23730981                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23730981                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23730981                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008350                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008350                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006825                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89240.199722                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89240.199722                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89240.199722                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89240.199722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89240.199722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89240.199722                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21155                       # number of writebacks
system.cpu0.dcache.writebacks::total            21155                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112436                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112436                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112436                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112436                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49534                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49534                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49534                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49534                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3893062050                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3893062050                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3893062050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3893062050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3893062050                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3893062050                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002087                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002087                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002087                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002087                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78593.734607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78593.734607                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78593.734607                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78593.734607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78593.734607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78593.734607                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997202                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097441232                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370283.438445                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997202                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12801548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12801548                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12801548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12801548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12801548                       # number of overall hits
system.cpu1.icache.overall_hits::total       12801548                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3403848                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3403848                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3403848                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3403848                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3403848                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3403848                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12801563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12801563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12801563                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12801563                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12801563                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12801563                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 226923.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 226923.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 226923.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 226923.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 226923.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 226923.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3035773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3035773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3035773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3035773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3035773                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3035773                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 216840.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 216840.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41557                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182120012                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41813                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4355.583479                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.637827                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.362173                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908742                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091258                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9976443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9976443                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7550951                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7550951                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18088                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18088                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18088                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18088                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17527394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17527394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17527394                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17527394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       125846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       125846                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125846                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125846                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125846                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125846                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12077233636                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12077233636                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12077233636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12077233636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12077233636                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12077233636                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10102289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10102289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7550951                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7550951                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17653240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17653240                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17653240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17653240                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012457                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012457                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007129                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007129                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95968.355260                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95968.355260                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95968.355260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95968.355260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95968.355260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95968.355260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10767                       # number of writebacks
system.cpu1.dcache.writebacks::total            10767                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84289                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84289                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84289                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41557                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41557                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41557                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3102323525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3102323525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3102323525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3102323525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3102323525                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3102323525                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74652.249320                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74652.249320                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74652.249320                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74652.249320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74652.249320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74652.249320                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
