Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/tlong/Documents/CENG450/processorProj/processor_tb_isim_beh.exe -prj C:/Users/tlong/Documents/CENG450/processorProj/processor_tb_beh.prj work.processor_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/ROM_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/register_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/controlUnit_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/alu_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/cpu_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/controlUnit_TopLevel.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/processor_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/processor_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture behavioral of entity controlUnit_file [controlunit_file_default]
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture structure of entity controlUnit_TopLevel [controlunit_toplevel_default]
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity alu_file [alu_file_default]
Compiling architecture behavioural of entity register_file [register_file_default]
Compiling architecture structure of entity cpu_file [cpu_file_default]
Compiling architecture structure of entity processor_file [processor_file_default]
Compiling architecture behavior of entity processor_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/tlong/Documents/CENG450/processorProj/processor_tb_isim_beh.exe
Fuse Memory Usage: 37344 KB
Fuse CPU Usage: 436 ms
