/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARM Physical IP, INC.
 *      
 *      Copyright (c) 1993-2022  ARM Physical IP, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with ARM Physical IP, Inc.  In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			Advantage Single-Port SRAM Generator
 *           			TSMC 90nm CLN90G Process
 *      version:		2007Q4V2
 *      comment:		
 *      configuration:	 -instname "SRAM_SP_2048" -words 2048 -bits 64 -frequency 200 -ring_width 2.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -asvm off -libname "SRAM_SP_2048" -corners ff_1.1_-40.0,ff_1.1_.0,tt_1.0_25.0,ss_0.9_125.0
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   SRAM_SP_2048
 *      Instance Name:  SRAM_SP_2048
 *      Words:          2048
 *      Word Width:     64
 *      Mux:            8
 *      Corner:        ff_1.1_.0
 *
 *      Creation Date:  2022-05-02 06:47:11Z
 *      Version:        2007Q4V2
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(SRAM_SP_2048) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-05-02 06:47:11Z";
	comment			: "Confidential Information of ARM Physical IP, Inc.  Use subject to ARM Physical IP, Inc. license.  Copyright (c) 1993-2022 ARM Physical IP, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 0.000;
	nom_voltage		: 1.100;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 0.448;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1.000;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ff_1.1_.0) {
		process	 : 1;
		temperature	 : 0.000;
		voltage	 : 1.100;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ff_1.1_.0;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(SRAM_SP_2048_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	library_features(report_delay_calculation);
	type (SRAM_SP_2048_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 64;
		bit_from : 63;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_UPM) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 11;
		bit_from : 10;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_SP_2048) {
	area		 : 217383.894;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 11;
		word_width : 64;
	}
        bus(Q)   {
                bus_type : SRAM_SP_2048_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : A;
		}
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.502, 0.509, 0.517, 0.532, 0.576, 0.651, 0.725", \
                          "0.501, 0.507, 0.515, 0.530, 0.574, 0.649, 0.723", \
                          "0.498, 0.505, 0.512, 0.527, 0.572, 0.646, 0.721", \
                          "0.494, 0.501, 0.508, 0.523, 0.568, 0.642, 0.716", \
                          "0.481, 0.487, 0.495, 0.510, 0.554, 0.629, 0.703", \
                          "0.458, 0.465, 0.473, 0.488, 0.532, 0.607, 0.681", \
                          "0.437, 0.443, 0.451, 0.466, 0.510, 0.585, 0.659" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.500, 0.506, 0.512, 0.524, 0.561, 0.622, 0.683", \
                          "0.498, 0.504, 0.510, 0.522, 0.559, 0.620, 0.681", \
                          "0.496, 0.501, 0.507, 0.520, 0.556, 0.617, 0.679", \
                          "0.491, 0.497, 0.503, 0.515, 0.552, 0.613, 0.674", \
                          "0.478, 0.484, 0.490, 0.502, 0.539, 0.600, 0.661", \
                          "0.456, 0.462, 0.468, 0.480, 0.517, 0.578, 0.639", \
                          "0.434, 0.440, 0.446, 0.458, 0.495, 0.556, 0.617" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.608, 0.615, 0.622, 0.637, 0.682, 0.756, 0.830", \
                          "0.606, 0.613, 0.620, 0.635, 0.680, 0.754, 0.828", \
                          "0.604, 0.610, 0.618, 0.633, 0.677, 0.752, 0.826", \
                          "0.599, 0.606, 0.613, 0.628, 0.673, 0.747, 0.822", \
                          "0.586, 0.593, 0.600, 0.615, 0.660, 0.734, 0.808", \
                          "0.564, 0.571, 0.578, 0.593, 0.638, 0.712, 0.786", \
                          "0.542, 0.549, 0.556, 0.571, 0.616, 0.690, 0.764" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.605, 0.611, 0.617, 0.629, 0.666, 0.727, 0.788", \
                          "0.603, 0.609, 0.615, 0.627, 0.664, 0.725, 0.786", \
                          "0.601, 0.607, 0.613, 0.625, 0.662, 0.723, 0.784", \
                          "0.597, 0.602, 0.608, 0.621, 0.657, 0.719, 0.780", \
                          "0.584, 0.589, 0.595, 0.607, 0.644, 0.705, 0.767", \
                          "0.561, 0.567, 0.573, 0.585, 0.622, 0.683, 0.744", \
                          "0.539, 0.545, 0.551, 0.563, 0.600, 0.661, 0.722" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.722, 0.729, 0.737, 0.751, 0.796, 0.870, 0.945", \
                          "0.720, 0.727, 0.735, 0.750, 0.794, 0.869, 0.943", \
                          "0.718, 0.725, 0.732, 0.747, 0.792, 0.866, 0.940", \
                          "0.714, 0.721, 0.728, 0.743, 0.787, 0.862, 0.936", \
                          "0.701, 0.707, 0.715, 0.730, 0.774, 0.849, 0.923", \
                          "0.678, 0.685, 0.693, 0.707, 0.752, 0.826, 0.901", \
                          "0.656, 0.663, 0.671, 0.685, 0.730, 0.804, 0.879" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.720, 0.725, 0.732, 0.744, 0.780, 0.842, 0.903", \
                          "0.718, 0.724, 0.730, 0.742, 0.779, 0.840, 0.901", \
                          "0.715, 0.721, 0.727, 0.739, 0.776, 0.837, 0.899", \
                          "0.711, 0.717, 0.723, 0.735, 0.772, 0.833, 0.894", \
                          "0.698, 0.704, 0.710, 0.722, 0.759, 0.820, 0.881", \
                          "0.676, 0.681, 0.688, 0.700, 0.736, 0.798, 0.859", \
                          "0.654, 0.659, 0.666, 0.678, 0.715, 0.776, 0.837" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.799, 0.805, 0.813, 0.828, 0.872, 0.947, 1.021", \
                          "0.797, 0.804, 0.811, 0.826, 0.870, 0.945, 1.019", \
                          "0.794, 0.801, 0.809, 0.823, 0.868, 0.942, 1.017", \
                          "0.790, 0.797, 0.804, 0.819, 0.864, 0.938, 1.012", \
                          "0.777, 0.784, 0.791, 0.806, 0.851, 0.925, 0.999", \
                          "0.755, 0.761, 0.769, 0.784, 0.828, 0.903, 0.977", \
                          "0.733, 0.739, 0.747, 0.762, 0.806, 0.881, 0.955" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.796, 0.802, 0.808, 0.820, 0.857, 0.918, 0.979", \
                          "0.794, 0.800, 0.806, 0.818, 0.855, 0.916, 0.977", \
                          "0.792, 0.797, 0.804, 0.816, 0.852, 0.914, 0.975", \
                          "0.788, 0.793, 0.799, 0.811, 0.848, 0.909, 0.971", \
                          "0.774, 0.780, 0.786, 0.798, 0.835, 0.896, 0.957", \
                          "0.752, 0.758, 0.764, 0.776, 0.813, 0.874, 0.935", \
                          "0.730, 0.736, 0.742, 0.754, 0.791, 0.852, 0.913" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.045, 0.065, 0.086, 0.130, 0.260, 0.476, 0.693")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.039, 0.055, 0.072, 0.106, 0.208, 0.379, 0.549")
                        }
                }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.003, 0.021, 0.041, 0.081, 0.200, 0.398, 0.597")
                        }
                        fall_power(SRAM_SP_2048_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.002, 0.002")
                        }
                }
        }
        pin(CLK)   {
		direction : input;
		capacitance : 0.073;
                clock : true;
                max_transition : 1.000;
                min_pulse_width_high : 0.066 ;
                min_pulse_width_low  : 0.255 ;
                min_period           : 0.629 ;

                minimum_period(){
                  constraint : 0.629 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 0.734 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 0.849 ;
                  when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 0.925 ;
                  when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
                }

                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("75.288, 75.291, 75.295, 75.303, 75.325, 75.362, 75.399")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("77.801, 77.804, 77.808, 77.815, 77.837, 77.875, 77.911")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("80.926, 80.929, 80.933, 80.940, 80.962, 80.999, 81.036")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("82.702, 82.705, 82.709, 82.716, 82.738, 82.775, 82.812")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("88.146, 88.149, 88.153, 88.160, 88.182, 88.219, 88.256")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("88.523, 88.526, 88.530, 88.537, 88.559, 88.596, 88.633")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("90.597, 90.600, 90.604, 90.611, 90.633, 90.670, 90.707")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("92.931, 92.934, 92.938, 92.946, 92.968, 93.005, 93.042")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("47.104, 47.107, 47.111, 47.119, 47.141, 47.178, 47.215")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("48.224, 48.227, 48.231, 48.238, 48.260, 48.297, 48.334")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("49.431, 49.434, 49.438, 49.445, 49.467, 49.504, 49.541")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("50.104, 50.107, 50.111, 50.118, 50.140, 50.178, 50.214")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("52.101, 52.104, 52.108, 52.115, 52.137, 52.174, 52.211")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("52.228, 52.231, 52.235, 52.243, 52.265, 52.302, 52.338")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("53.017, 53.021, 53.025, 53.032, 53.054, 53.091, 53.128")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("53.865, 53.868, 53.872, 53.879, 53.901, 53.938, 53.975")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
         internal_power(){
                 when : "(CEN)";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.245, 0.248, 0.252, 0.259, 0.281, 0.318, 0.355")
                        }
                }
        }

        pin(CEN)   {
                direction : input;
                capacitance : 0.018;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.176, 0.175, 0.174, 0.171, 0.164, 0.151, 0.139", \
                          "0.178, 0.177, 0.176, 0.173, 0.166, 0.153, 0.140", \
                          "0.180, 0.179, 0.178, 0.176, 0.168, 0.155, 0.143", \
                          "0.185, 0.184, 0.182, 0.180, 0.172, 0.160, 0.147", \
                          "0.198, 0.197, 0.196, 0.193, 0.186, 0.173, 0.160", \
                          "0.220, 0.219, 0.218, 0.215, 0.208, 0.195, 0.183", \
                          "0.242, 0.241, 0.240, 0.237, 0.230, 0.217, 0.204" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.232, 0.234, 0.237, 0.241, 0.256, 0.280, 0.304", \
                          "0.234, 0.236, 0.238, 0.243, 0.258, 0.282, 0.306", \
                          "0.236, 0.238, 0.241, 0.246, 0.260, 0.284, 0.308", \
                          "0.241, 0.243, 0.245, 0.250, 0.264, 0.289, 0.312", \
                          "0.254, 0.256, 0.258, 0.263, 0.277, 0.302, 0.326", \
                          "0.276, 0.278, 0.281, 0.285, 0.300, 0.324, 0.348", \
                          "0.298, 0.300, 0.303, 0.307, 0.322, 0.346, 0.370" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.117, 0.117, 0.117, 0.117, 0.118, 0.120, 0.121")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.074, 0.074, 0.075, 0.075, 0.076, 0.077, 0.078")
                        }
                }
        }
        pin(WEN){
                direction : input;
                capacitance : 0.022;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.179, 0.179, 0.178, 0.178, 0.177, 0.176, 0.175", \
                          "0.180, 0.180, 0.180, 0.180, 0.179, 0.178, 0.177", \
                          "0.183, 0.183, 0.183, 0.182, 0.182, 0.181, 0.179", \
                          "0.187, 0.187, 0.187, 0.187, 0.186, 0.185, 0.184", \
                          "0.200, 0.200, 0.200, 0.200, 0.199, 0.198, 0.197", \
                          "0.223, 0.223, 0.222, 0.222, 0.221, 0.220, 0.219", \
                          "0.245, 0.244, 0.244, 0.244, 0.243, 0.242, 0.241" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.161, 0.162, 0.163, 0.166, 0.174, 0.187, 0.200", \
                          "0.162, 0.164, 0.165, 0.168, 0.176, 0.189, 0.202", \
                          "0.165, 0.166, 0.168, 0.170, 0.178, 0.191, 0.204", \
                          "0.169, 0.170, 0.172, 0.174, 0.182, 0.196, 0.209", \
                          "0.182, 0.184, 0.185, 0.188, 0.195, 0.209, 0.222", \
                          "0.205, 0.206, 0.207, 0.210, 0.218, 0.231, 0.244", \
                          "0.227, 0.228, 0.229, 0.232, 0.240, 0.253, 0.266" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("4.751, 4.752, 4.754, 4.756, 4.763, 4.775, 4.787")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("3.236, 3.237, 3.238, 3.241, 3.248, 3.260, 3.272")
                        }
                }
        }
        bus(A)   {
                bus_type : SRAM_SP_2048_ADDRESS;
                direction : input;
                capacitance : 0.033;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.169, 0.169, 0.169, 0.169, 0.170, 0.172, 0.173", \
                          "0.170, 0.171, 0.171, 0.171, 0.172, 0.174, 0.175", \
                          "0.173, 0.173, 0.173, 0.174, 0.174, 0.176, 0.178", \
                          "0.177, 0.177, 0.178, 0.178, 0.179, 0.180, 0.182", \
                          "0.190, 0.191, 0.191, 0.191, 0.192, 0.194, 0.195", \
                          "0.213, 0.213, 0.213, 0.213, 0.214, 0.216, 0.217", \
                          "0.235, 0.235, 0.235, 0.235, 0.236, 0.238, 0.239" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.116, 0.117, 0.118, 0.120, 0.126, 0.136, 0.145", \
                          "0.118, 0.119, 0.120, 0.122, 0.128, 0.137, 0.147", \
                          "0.120, 0.121, 0.122, 0.124, 0.130, 0.140, 0.150", \
                          "0.125, 0.126, 0.127, 0.129, 0.134, 0.144, 0.154", \
                          "0.138, 0.139, 0.140, 0.142, 0.148, 0.157, 0.167", \
                          "0.160, 0.161, 0.162, 0.164, 0.170, 0.180, 0.189", \
                          "0.182, 0.183, 0.184, 0.186, 0.192, 0.201, 0.211" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.009, 0.008, 0.008, 0.008, 0.007, 0.005, 0.004", \
                          "0.007, 0.007, 0.006, 0.006, 0.005, 0.004, 0.002", \
                          "0.004, 0.004, 0.004, 0.004, 0.003, 0.001, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.028, 0.028, 0.029, 0.029, 0.032, 0.037, 0.041")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.030, 0.031, 0.031, 0.032, 0.035, 0.039, 0.043")
                        }
                }
        }
        bus(D)   {
                bus_type : SRAM_SP_2048_DATA;
                memory_write() {
                        address : A;
                        clocked_on : "CLK";
                }
                direction : input;
                capacitance : 0.015;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.021, 0.020, 0.019, 0.017, 0.011, 0.000, -0.010", \
                          "0.023, 0.022, 0.021, 0.019, 0.013, 0.002, -0.009", \
                          "0.026, 0.025, 0.023, 0.021, 0.015, 0.004, -0.006", \
                          "0.030, 0.029, 0.028, 0.026, 0.019, 0.009, -0.002", \
                          "0.043, 0.042, 0.041, 0.039, 0.033, 0.022, 0.011", \
                          "0.065, 0.064, 0.063, 0.061, 0.055, 0.044, 0.034", \
                          "0.087, 0.086, 0.085, 0.083, 0.077, 0.066, 0.056" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.060, 0.062, 0.065, 0.070, 0.086, 0.112, 0.139", \
                          "0.061, 0.064, 0.067, 0.072, 0.088, 0.114, 0.140", \
                          "0.064, 0.066, 0.069, 0.074, 0.090, 0.117, 0.143", \
                          "0.068, 0.070, 0.073, 0.079, 0.094, 0.121, 0.147", \
                          "0.081, 0.084, 0.087, 0.092, 0.107, 0.134, 0.160", \
                          "0.104, 0.106, 0.109, 0.114, 0.130, 0.156, 0.183", \
                          "0.126, 0.128, 0.131, 0.136, 0.152, 0.178, 0.205" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.028, 0.029, 0.030, 0.032, 0.039, 0.049, 0.060", \
                          "0.027, 0.027, 0.029, 0.031, 0.037, 0.048, 0.058", \
                          "0.024, 0.025, 0.026, 0.028, 0.035, 0.045, 0.056", \
                          "0.020, 0.021, 0.022, 0.024, 0.030, 0.041, 0.051", \
                          "0.007, 0.007, 0.009, 0.011, 0.017, 0.028, 0.038", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.005, 0.016", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.059, 0.057, 0.054, 0.049, 0.033, 0.006, 0.000", \
                          "0.057, 0.055, 0.052, 0.047, 0.031, 0.004, 0.000", \
                          "0.055, 0.052, 0.049, 0.044, 0.029, 0.002, 0.000", \
                          "0.050, 0.048, 0.045, 0.040, 0.024, 0.000, 0.000", \
                          "0.037, 0.035, 0.032, 0.027, 0.011, 0.000, 0.000", \
                          "0.015, 0.013, 0.010, 0.005, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WEN) \
                                )";
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.001, 0.002, 0.002, 0.002, 0.002, 0.003, 0.004")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.001, 0.001, 0.002, 0.002, 0.003, 0.004, 0.005")
                        }
                }
                internal_power(){
                        when : " \
                                 (WEN) \
                               ";
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("0.000, 0.000, 0.000, 0.000, 0.001, 0.002, 0.003")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ("-0.000, -0.000, 0.000, 0.000, 0.001, 0.003, 0.004")
                        }
                }
        }
        bus(EMA)   {
                bus_type : SRAM_SP_2048_UPM;
                direction : input;
                capacitance : 0.023;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.631", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.644", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.643, 0.667", \
                          "0.629, 0.629, 0.629, 0.629, 0.640, 0.665, 0.689" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.631", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.644", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.643, 0.667", \
                          "0.629, 0.629, 0.629, 0.629, 0.640, 0.665, 0.689" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.631", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.644", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.643, 0.667", \
                          "0.629, 0.629, 0.629, 0.629, 0.640, 0.665, 0.689" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        index_2 ("0.018, 0.030, 0.046, 0.074, 0.160, 0.305, 0.448");
                        values ( \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.629", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.631", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.629, 0.644", \
                          "0.629, 0.629, 0.629, 0.629, 0.629, 0.643, 0.667", \
                          "0.629, 0.629, 0.629, 0.629, 0.640, 0.665, 0.689" \
                        )
                        }
               }
        }

        cell_leakage_power : 1.656;
}
}
