

================================================================
== Vitis HLS Report for 'Buffer_ADC'
================================================================
* Date:           Thu Dec  7 14:54:05 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Virtual_ADC
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       12|  20.000 ns|  0.120 us|    3|   13|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.68>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ADC_buffer_cons_addr_read = read i10 @_ssdm_op_Read.ap_none.i10, i10 %ADC_buffer_cons_addr" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 14 'read' 'ADC_buffer_cons_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%DDR_Master_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %DDR_Master" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 15 'read' 'DDR_Master_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%DDR_Ready_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_Ready" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 16 'read' 'DDR_Ready_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%DDR_prod_addr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_prod_addr" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 17 'read' 'DDR_prod_addr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%DDR_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_size" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 18 'read' 'DDR_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%ADC_buffer_error_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %ADC_buffer_error" [../virtual_adc/buffer_adc.cpp:40]   --->   Operation 19 'read' 'ADC_buffer_error_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ADC_buffer_prod_addr_reg_load = load i10 %ADC_buffer_prod_addr_reg" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 20 'load' 'ADC_buffer_prod_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ADC_buffer_cons_addr_reg_load = load i10 %ADC_buffer_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 21 'load' 'ADC_buffer_cons_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln43 = icmp_ugt  i10 %ADC_buffer_prod_addr_reg_load, i10 %ADC_buffer_cons_addr_reg_load" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln46 = icmp_ugt  i10 %ADC_buffer_cons_addr_reg_load, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:46]   --->   Operation 23 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln46_1 = icmp_ult  i10 %ADC_buffer_prod_addr_reg_load, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:46]   --->   Operation 24 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_3)   --->   "%ADC_buffer_empty_error = or i1 %icmp_ln46, i1 %icmp_ln46_1" [../virtual_adc/buffer_adc.cpp:46]   --->   Operation 25 'or' 'ADC_buffer_empty_error' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_2)   --->   "%ADC_buffer_empty_error_1 = and i1 %icmp_ln46, i1 %icmp_ln46_1" [../virtual_adc/buffer_adc.cpp:44]   --->   Operation 26 'and' 'ADC_buffer_empty_error_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%ADC_buffer_empty_error_2 = or i1 %ADC_buffer_error_read, i1 %ADC_buffer_empty_error_1" [../virtual_adc/buffer_adc.cpp:40]   --->   Operation 27 'or' 'ADC_buffer_empty_error_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_3)   --->   "%xor_ln40 = xor i1 %ADC_buffer_error_read, i1 1" [../virtual_adc/buffer_adc.cpp:40]   --->   Operation 28 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_3)   --->   "%and_ln43 = and i1 %icmp_ln43, i1 %xor_ln40" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 29 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%ADC_buffer_empty_error_3 = select i1 %and_ln43, i1 %ADC_buffer_empty_error, i1 %ADC_buffer_empty_error_2" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 30 'select' 'ADC_buffer_empty_error_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %DDR_Ready_read, i32 0" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 31 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%or_ln50 = or i1 %ADC_buffer_empty_error_3, i1 %icmp_ln50" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 32 'or' 'or_ln50' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln56 = store i10 %ADC_buffer_cons_addr_read, i10 %ADC_buffer_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:56]   --->   Operation 33 'store' 'store_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_ne  i32 %DDR_Ready_read, i32 0" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 34 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 36 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_size"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_size, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_size, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_cons_addr"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_cons_addr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_cons_addr, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_prod_addr"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_prod_addr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_prod_addr, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_Ready"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_Ready, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_Ready, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DDR_Master, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DDR_Master, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ADC_mem, void @empty_9, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %ADC_mem, i64 666, i64 211, i64 4294967295"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ADC_mem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ADC_Ready"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_Ready, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ADC_buffer_cons_addr"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ADC_buffer_cons_addr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ADC_buffer_prod_addr"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ADC_buffer_prod_addr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ADC_buffer_error"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_buffer_error, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_buffer_error, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ADC_Ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %ADC_Ready" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 65 'read' 'ADC_Ready_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DDR_cons_addr_reg_load = load i32 %DDR_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:61]   --->   Operation 66 'load' 'DDR_cons_addr_reg_load' <Predicate = (!or_ln50)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.68ns)   --->   "%select_ln50 = select i1 %or_ln50, i10 0, i10 %ADC_buffer_prod_addr_reg_load" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 67 'select' 'select_ln50' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln50_1 = select i1 %or_ln50, i32 0, i32 %DDR_cons_addr_reg_load" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 68 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.73ns)   --->   "%ADC_buffer_prod_addr_next = add i10 %select_ln50, i10 1" [../virtual_adc/buffer_adc.cpp:58]   --->   Operation 69 'add' 'ADC_buffer_prod_addr_next' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%ADC_buffer_prod_addr_next_next = add i10 %select_ln50, i10 2" [../virtual_adc/buffer_adc.cpp:59]   --->   Operation 70 'add' 'ADC_buffer_prod_addr_next_next' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.73ns)   --->   "%icmp_ln60 = icmp_eq  i10 %ADC_buffer_prod_addr_next, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:60]   --->   Operation 71 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%icmp_ln60_1 = icmp_eq  i10 %ADC_buffer_prod_addr_next_next, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:60]   --->   Operation 72 'icmp' 'icmp_ln60_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%DDR_empty = icmp_eq  i32 %select_ln50_1, i32 %DDR_prod_addr_read" [../virtual_adc/buffer_adc.cpp:61]   --->   Operation 73 'icmp' 'DDR_empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63 = or i1 %icmp_ln60, i1 %icmp_ln60_1" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 74 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63_2 = or i1 %DDR_empty, i1 %ADC_buffer_empty_error_3" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 75 'or' 'or_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63_1 = or i1 %or_ln63_2, i1 %or_ln63" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 76 'or' 'or_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%xor_ln63 = xor i1 %or_ln63_1, i1 1" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 77 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%and_ln63 = and i1 %ADC_Ready_read, i1 %xor_ln63" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 78 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %icmp_ln63" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 79 'and' 'and_ln63_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln63 = br i1 %and_ln63_1, void %if.end65, void %if.then48" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln50_1, i3 0" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i35 %shl_ln" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 82 'zext' 'zext_ln64' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln64 = add i64 %zext_ln64, i64 %DDR_Master_read" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 83 'add' 'add_ln64' <Predicate = (and_ln63_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln64, i32 3, i32 63" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 84 'partselect' 'trunc_ln64_1' <Predicate = (and_ln63_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i61 %trunc_ln64_1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 85 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln64" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 86 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 88 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 89 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 90 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 92 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 94 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 95 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %gmem_addr_read" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 96 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %gmem_addr_read, i32 32, i32 63" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 97 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.80>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i10 %select_ln50" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 98 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%ADC_mem_addr = getelementptr i32 %ADC_mem, i64 0, i64 %zext_ln64_1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 99 'getelementptr' 'ADC_mem_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %trunc_ln64, i11 %ADC_mem_addr" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 100 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %select_ln50_1, i32 1" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 101 'add' 'add_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln66 = icmp_eq  i32 %add_ln66, i32 %DDR_size_read" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 102 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i32 0, i32 %add_ln66" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 103 'select' 'select_ln66' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %ADC_buffer_prod_addr_next" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 104 'zext' 'zext_ln65' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%ADC_mem_addr_1 = getelementptr i32 %ADC_mem, i64 0, i64 %zext_ln65" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 105 'getelementptr' 'ADC_mem_addr_1' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %trunc_ln1, i11 %ADC_mem_addr_1" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 106 'store' 'store_ln65' <Predicate = (and_ln63_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln68 = br void %if.end65" [../virtual_adc/buffer_adc.cpp:68]   --->   Operation 107 'br' 'br_ln68' <Predicate = (and_ln63_1)> <Delay = 1.58>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%ADC_buffer_prod_addr_reg_flag_1 = phi i1 1, void %if.then48, i1 %or_ln50, void %entry_ifconv" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 108 'phi' 'ADC_buffer_prod_addr_reg_flag_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%ADC_buffer_prod_addr_reg_new_1 = phi i10 %ADC_buffer_prod_addr_next_next, void %if.then48, i10 0, void %entry_ifconv"   --->   Operation 109 'phi' 'ADC_buffer_prod_addr_reg_new_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%DDR_cons_addr_reg_new_1 = phi i32 %select_ln66, void %if.then48, i32 0, void %entry_ifconv" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 110 'phi' 'DDR_cons_addr_reg_new_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_0_0_0185 = phi i10 %ADC_buffer_prod_addr_next_next, void %if.then48, i10 %select_ln50, void %entry_ifconv"   --->   Operation 111 'phi' 'p_0_0_0185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_0_0186 = phi i32 %select_ln66, void %if.then48, i32 %select_ln50_1, void %entry_ifconv" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 112 'phi' 'p_0_0_0186' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %DDR_cons_addr, i32 %p_0_0_0186" [../virtual_adc/buffer_adc.cpp:69]   --->   Operation 113 'write' 'write_ln69' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_none.i10P0A, i10 %ADC_buffer_prod_addr, i10 %p_0_0_0185" [../virtual_adc/buffer_adc.cpp:70]   --->   Operation 114 'write' 'write_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (1.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %ADC_buffer_error, i1 %ADC_buffer_empty_error_3" [../virtual_adc/buffer_adc.cpp:72]   --->   Operation 115 'write' 'write_ln72' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %ADC_buffer_prod_addr_reg_flag_1, void %if.end65.new, void %mergeST1" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 116 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %DDR_cons_addr_reg_new_1, i32 %DDR_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:53]   --->   Operation 117 'store' 'store_ln53' <Predicate = (ADC_buffer_prod_addr_reg_flag_1)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln51 = store i10 %ADC_buffer_prod_addr_reg_new_1, i10 %ADC_buffer_prod_addr_reg" [../virtual_adc/buffer_adc.cpp:51]   --->   Operation 118 'store' 'store_ln51' <Predicate = (ADC_buffer_prod_addr_reg_flag_1)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end65.new"   --->   Operation 119 'br' 'br_ln0' <Predicate = (ADC_buffer_prod_addr_reg_flag_1)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [../virtual_adc/buffer_adc.cpp:73]   --->   Operation 120 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.680ns
The critical path consists of the following:
	wire read operation ('ADC_buffer_cons_addr_read', ../virtual_adc/buffer_adc.cpp:4) on port 'ADC_buffer_cons_addr' (../virtual_adc/buffer_adc.cpp:4) [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', ../virtual_adc/buffer_adc.cpp:46) [55]  (1.731 ns)
	'and' operation 1 bit ('ADC_buffer_empty_error', ../virtual_adc/buffer_adc.cpp:44) [58]  (0.000 ns)
	'or' operation 1 bit ('ADC_buffer_empty_error', ../virtual_adc/buffer_adc.cpp:40) [59]  (0.978 ns)
	'select' operation 1 bit ('ADC_buffer_empty_error', ../virtual_adc/buffer_adc.cpp:43) [62]  (0.993 ns)
	'or' operation 1 bit ('or_ln50', ../virtual_adc/buffer_adc.cpp:50) [64]  (0.978 ns)

 <State 2>: 6.715ns
The critical path consists of the following:
	'select' operation 10 bit ('select_ln50', ../virtual_adc/buffer_adc.cpp:50) [66]  (0.687 ns)
	'add' operation 10 bit ('ADC_buffer_prod_addr_next', ../virtual_adc/buffer_adc.cpp:58) [69]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln60', ../virtual_adc/buffer_adc.cpp:60) [71]  (1.731 ns)
	'or' operation 1 bit ('or_ln63', ../virtual_adc/buffer_adc.cpp:63) [75]  (0.000 ns)
	'or' operation 1 bit ('or_ln63_1', ../virtual_adc/buffer_adc.cpp:63) [77]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln63', ../virtual_adc/buffer_adc.cpp:63) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln63', ../virtual_adc/buffer_adc.cpp:63) [79]  (0.000 ns)
	'and' operation 1 bit ('and_ln63_1', ../virtual_adc/buffer_adc.cpp:63) [80]  (0.978 ns)
	multiplexor before 'phi' operation 1 bit ('ADC_buffer_prod_addr_reg_flag_1', ../virtual_adc/buffer_adc.cpp:50) with incoming values : ('or_ln50', ../virtual_adc/buffer_adc.cpp:50) [104]  (1.588 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 64 bit ('gmem_addr', ../virtual_adc/buffer_adc.cpp:64) [88]  (0.000 ns)
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [89]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../virtual_adc/buffer_adc.cpp:64) on port 'gmem' (../virtual_adc/buffer_adc.cpp:64) [90]  (7.300 ns)

 <State 12>: 5.802ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln66', ../virtual_adc/buffer_adc.cpp:66) [99]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln66', ../virtual_adc/buffer_adc.cpp:66) [100]  (2.552 ns)
	'select' operation 32 bit ('select_ln66', ../virtual_adc/buffer_adc.cpp:66) [101]  (0.698 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('ADC_mem_addr_1', ../virtual_adc/buffer_adc.cpp:65) [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln65', ../virtual_adc/buffer_adc.cpp:65) of variable 'trunc_ln1', ../virtual_adc/buffer_adc.cpp:65 on array 'ADC_mem' [98]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
