
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.4 Build EDK_P.49d
# Thu May 05 10:52:00 2016
# Target Board:  xilinx.com vc707 Rev B
# Family:    virtex7
# Device:    xc7vx485t
# Package:   ffg1761
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT ddr_memory_we_n = ddr_memory_we_n, DIR = O
 PORT ddr_memory_ras_n = ddr_memory_ras_n, DIR = O
 PORT ddr_memory_odt = ddr_memory_odt, DIR = O
 PORT ddr_memory_dqs_n = ddr_memory_dqs_n, DIR = IO, VEC = [7:0]
 PORT ddr_memory_dqs = ddr_memory_dqs, DIR = IO, VEC = [7:0]
 PORT ddr_memory_dq = ddr_memory_dq, DIR = IO, VEC = [63:0]
 PORT ddr_memory_dm = ddr_memory_dm, DIR = O, VEC = [7:0]
 PORT ddr_memory_ddr3_rst = ddr_memory_ddr3_rst, DIR = O
 PORT ddr_memory_cs_n = ddr_memory_cs_n, DIR = O
 PORT ddr_memory_clk_n = ddr_memory_clk_n, DIR = O, SIGIS = CLK
 PORT ddr_memory_clk = ddr_memory_clk, DIR = O, SIGIS = CLK
 PORT ddr_memory_cke = ddr_memory_cke, DIR = O
 PORT ddr_memory_cas_n = ddr_memory_cas_n, DIR = O
 PORT ddr_memory_ba = ddr_memory_ba, DIR = O, VEC = [2:0]
 PORT ddr_memory_addr = ddr_memory_addr, DIR = O, VEC = [13:0]
 PORT ddr_memory_ck1_p_fpga = net_gnd, DIR = O
 PORT ddr_memory_ck1_n_fpga = net_vcc, DIR = O
 PORT ddr_memory_cke1_fpga = net_gnd, DIR = O
 PORT ddr_memory_cs1_n_fpga = net_vcc, DIR = O
 PORT ddr_memory_odt1_fpga = net_gnd, DIR = O
 PORT RS232_Uart_sout = RS232_Uart_sout, DIR = O
 PORT RS232_Uart_sin = RS232_Uart_sin, DIR = I
 PORT RS232_Uart_sel = RS232_Uart_sel, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000


BEGIN uart_mux
 PARAMETER INSTANCE = usb_uart_mux
 PARAMETER HW_VER = 1.01.a
 PARAMETER MIRROR_UART_RX = 0
 PORT uart_sel = RS232_Uart_sel
 PORT uart_tx = RS232_Uart_sout
 PORT uart_rx = RS232_Uart_sin
 PORT uart_0_tx = RS232_Uart_0_sout
 PORT uart_0_rx = RS232_Uart_0_sin
 PORT uart_1_tx = RS232_Uart_1_sout
 PORT uart_1_rx = RS232_Uart_1_sin
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLLE0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN mutex
 PARAMETER INSTANCE = mutex_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_PLB = 0
 PARAMETER C_NUM_AXI = 2
 PARAMETER C_NUM_MUTEX = 32
 PARAMETER C_ENABLE_USER = 1
 PARAMETER C_ENABLE_HW_PROT = 1
 PARAMETER C_S0_AXI_BASEADDR = 0x43400000
 PARAMETER C_S0_AXI_HIGHADDR = 0x4340ffff
 PARAMETER C_S1_AXI_BASEADDR = 0x78200000
 PARAMETER C_S1_AXI_HIGHADDR = 0x7820ffff
 BUS_INTERFACE S0_AXI = axi4lite_0
 BUS_INTERFACE S1_AXI = axi4lite_1
 PORT S0_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT S1_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0001ffff
 BUS_INTERFACE SLMB = microblaze_1_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0001ffff
 BUS_INTERFACE SLMB = microblaze_1_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_1_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
 BUS_INTERFACE PORTB = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_1
 PARAMETER HW_VER = 8.40.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x80000000
 PARAMETER C_ICACHE_HIGHADDR = 0xffffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 65536
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x80000000
 PARAMETER C_DCACHE_HIGHADDR = 0xffffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 65536
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_1
 BUS_INTERFACE M_AXI_IP = axi4lite_1
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_1_debug
 BUS_INTERFACE DLMB = microblaze_1_dlmb
 BUS_INTERFACE ILMB = microblaze_1_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.40.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x80000000
 PARAMETER C_ICACHE_HIGHADDR = 0xffffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 65536
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x80000000
 PARAMETER C_DCACHE_HIGHADDR = 0xffffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 65536
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_IP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLLE0
END

BEGIN mailbox
 PARAMETER INSTANCE = mailbox_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERCONNECT_PORT_0 = 2
 PARAMETER C_INTERCONNECT_PORT_1 = 2
 PARAMETER C_IMPL_STYLE = 1
 PARAMETER C_MAILBOX_DEPTH = 64
 PARAMETER C_S0_AXI_BASEADDR = 0x43600000
 PARAMETER C_S0_AXI_HIGHADDR = 0x4360ffff
 PARAMETER C_S1_AXI_BASEADDR = 0x43800000
 PARAMETER C_S1_AXI_HIGHADDR = 0x4380ffff
 BUS_INTERFACE S0_AXI = axi4lite_0
 BUS_INTERFACE S1_AXI = axi4lite_1
 PORT S0_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT S1_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
# PARAMETER C_INTERCONNECT = 2
# PARAMETER C_USE_UART = 1
 PARAMETER C_USE_UART = 0
 PARAMETER C_MB_DBG_PORTS = 2
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_1.M_AXI_DC
# PARAMETER C_BASEADDR = 0x41400000
# PARAMETER C_HIGHADDR = 0x4140ffff
# BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 BUS_INTERFACE MBDEBUG_1 = microblaze_1_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 25000000
 PARAMETER C_CLKOUT2_PHASE = 9.84375
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.0625
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PARAMETER C_CLKOUT2_BUF = FALSE
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_GROUP = PLLE0
 PARAMETER C_CLKOUT4_FREQ = 200000000
 PARAMETER C_CLKOUT4_GROUP = PLLE0
 PORT LOCKED = proc_sys_reset_2_Dcm_locked
 PORT CLKOUT3 = clk_100_0000MHzPLLE0
 PORT RST = RESET
 PORT CLKOUT2 = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT CLKOUT1 = clk_400_0000MHzPLLE0_nobuf
 PORT CLKOUT0 = clk_400_0000MHz337.5PLLE0_nobuf
 PORT CLKOUT4 = clk_200_0000MHzPLLE0
 PORT CLKIN = CLK
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_1
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
# MB and primary bus
 PARAMETER C_CLKOUT0_FREQ = 80000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
# MB and primary bus
 PARAMETER C_CLKOUT1_FREQ = 160000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT1_BUF = TRUE
# Sampling clock 0 deg phase
 PARAMETER C_CLKOUT2_FREQ = 20000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT2_BUF = TRUE
# Sampling clock 90 deg phase
 PARAMETER C_CLKOUT3_FREQ = 20000000
 PARAMETER C_CLKOUT3_PHASE = 90
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PORT RST = RESET
 PORT CLKIN = CLK
 PORT CLKOUT0 = clk_80MHz
 PORT CLKOUT1 = clk_160MHz
 PORT CLKOUT2 = clk_20MHz
 PORT CLKOUT3 = clk_20MHz_90degphase
 PORT LOCKED = proc_sys_reset_1_Dcm_locked
END

BEGIN util_reduced_logic
 PARAMETER INSTANCE = clk_gen_locked_AND
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = AND
 PARAMETER C_SIZE = 2
 PORT Op1 = proc_sys_reset_2_Dcm_locked & proc_sys_reset_1_Dcm_locked
 PORT Res = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 512
 PORT interconnect_aclk = clk_100_0000MHzPLLE0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT TX = RS232_Uart_0_sout
 PORT RX = RS232_Uart_0_sin
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
END

BEGIN axi_7series_ddrx
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER HW_VER = 1.07.a
 PARAMETER C_MEM_PARTNO = MT8JTF12864HZ-1G6
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
 PARAMETER C_ROW_WIDTH = 14
 PARAMETER C_S_AXI_DATA_WIDTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 32
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 32
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_1.M_AXI_DC & microblaze_1.M_AXI_IC
 PARAMETER C_PLLE2_EXT_LOC = X1Y5
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xffffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT clk = clk_100_0000MHzPLLE0
 PORT ddr_we_n = ddr_memory_we_n
 PORT ddr_ras_n = ddr_memory_ras_n
 PORT ddr_odt = ddr_memory_odt
 PORT ddr_dqs_n = ddr_memory_dqs_n
 PORT ddr_dqs_p = ddr_memory_dqs
 PORT ddr_dq = ddr_memory_dq
 PORT ddr_dm = ddr_memory_dm
 PORT ddr_reset_n = ddr_memory_ddr3_rst
 PORT ddr_cs_n = ddr_memory_cs_n
 PORT ddr_ck_n = ddr_memory_clk_n
 PORT ddr_ck_p = ddr_memory_clk
 PORT ddr_cke = ddr_memory_cke
 PORT ddr_cas_n = ddr_memory_cas_n
 PORT ddr_ba = ddr_memory_ba
 PORT ddr_addr = ddr_memory_addr
 PORT sync_pulse = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT mem_refclk = clk_400_0000MHzPLLE0_nobuf
 PORT freq_refclk = clk_400_0000MHz337.5PLLE0_nobuf
 PORT clk_ref = clk_200_0000MHzPLLE0
 PORT pll_lock = proc_sys_reset_1_Dcm_locked
END

BEGIN bram_block
 PARAMETER INSTANCE = pkt_buffer_TX_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = PKT_BUFF_TX_CTRL_PORTA
# BUS_INTERFACE PORTB = WLAN_TX_PKT_BUF_PORTB
 PORT BRAM_Clk_B = clk_100_0000MHzPLLE0
END

BEGIN bram_block
 PARAMETER INSTANCE = pkt_buffer_RX_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = PKT_BUFF_RX_CTRL_PORTA
# BUS_INTERFACE PORTB = WLAN_RX_PKT_BUF_PORTB
 PORT BRAM_Clk_B = clk_100_0000MHzPLLE0
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = pkt_buff_TX_bram_ctrl
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_1.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_S_AXI_BASEADDR = 0x9c010000
 PARAMETER C_S_AXI_HIGHADDR = 0x9c017fff
 BUS_INTERFACE BRAM_PORTA = PKT_BUFF_TX_CTRL_PORTA
# BUS_INTERFACE BRAM_PORTB = PKT_BUFF_TX_CTRL_PORTB
 BUS_INTERFACE S_AXI = axi4_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = pkt_buff_RX_bram_ctrl
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_1.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_S_AXI_BASEADDR = 0xb4010000
 PARAMETER C_S_AXI_HIGHADDR = 0xb4017fff
 BUS_INTERFACE BRAM_PORTA = PKT_BUFF_RX_CTRL_PORTA
# BUS_INTERFACE BRAM_PORTB = PKT_BUFF_RX_CTRL_PORTB
 BUS_INTERFACE S_AXI = axi4_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = microblaze_1_aux_bram_ctrl
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_S_AXI_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_1.M_AXI_DC
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 7
 PARAMETER C_S_AXI_BASEADDR = 0xa8010000
 PARAMETER C_S_AXI_HIGHADDR = 0xa801ffff
 BUS_INTERFACE BRAM_PORTA = MB_HIGH_AUX_BRAM_PORTA
 BUS_INTERFACE BRAM_PORTB = MB_HIGH_AUX_BRAM_PORTB
 BUS_INTERFACE S_AXI = axi4_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_1_aux_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = MB_HIGH_AUX_BRAM_PORTA
 BUS_INTERFACE PORTB = MB_HIGH_AUX_BRAM_PORTB
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = microblaze_0_aux_bram_ctrl
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_S_AXI_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 7
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 7
 PARAMETER C_S_AXI_BASEADDR = 0x90000000
 PARAMETER C_S_AXI_HIGHADDR = 0x9000ffff
 BUS_INTERFACE BRAM_PORTA = MB_LOW_AUX_BRAM_PORTA
 BUS_INTERFACE BRAM_PORTB = MB_LOW_AUX_BRAM_PORTB
 BUS_INTERFACE S_AXI = axi4_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_aux_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = MB_LOW_AUX_BRAM_PORTA
 BUS_INTERFACE PORTB = MB_LOW_AUX_BRAM_PORTB
END

