{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584979941527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584979941533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 00:12:21 2020 " "Processing started: Tue Mar 24 00:12:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584979941533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584979941533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584979941533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1584979942545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/ethernet_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/ethernet_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_0002 " "Found entity 1: ethernet_0002" {  } { { "ethernet/ethernet_0002.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/ethernet_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "ethernet/altera_eth_tse_mac.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "ethernet/altera_tse_clk_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "ethernet/altera_tse_crc328checker.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "ethernet/altera_tse_crc328generator.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "ethernet/altera_tse_crc32ctl8.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "ethernet/altera_tse_crc32galois8.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "ethernet/altera_tse_gmii_io.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "ethernet/altera_tse_lb_read_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "ethernet/altera_tse_lb_wrt_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "ethernet/altera_tse_hashing.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "ethernet/altera_tse_host_control.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "ethernet/altera_tse_host_control_small.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "ethernet/altera_tse_mac_control.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "ethernet/altera_tse_register_map.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979950918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979950918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "ethernet/altera_tse_register_map_small.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "ethernet/altera_tse_rx_counter_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "ethernet/altera_tse_shared_mac_control.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "ethernet/altera_tse_shared_register_map.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "ethernet/altera_tse_tx_counter_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "ethernet/altera_tse_lfsr_10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "ethernet/altera_tse_loopback_ff.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "ethernet/altera_tse_altshifttaps.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "ethernet/altera_tse_fifoless_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "ethernet/altera_tse_fifoless_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "ethernet/altera_tse_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "ethernet/altera_tse_magic_detection.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "ethernet/altera_tse_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "ethernet/altera_tse_mdio_clk_gen.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979951986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979951986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "ethernet/altera_tse_mdio_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "ethernet/altera_tse_top_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "ethernet/altera_tse_mii_rx_if.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "ethernet/altera_tse_mii_tx_if.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "ethernet/altera_tse_pipeline_base.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "ethernet/altera_tse_pipeline_stage.sv" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "ethernet/altera_tse_dpram_16x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "ethernet/altera_tse_dpram_8x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "ethernet/altera_tse_dpram_ecc_16x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_quad_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_quad_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_quad_16x32 " "Found entity 1: altera_tse_quad_16x32" {  } { { "ethernet/altera_tse_quad_16x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_quad_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_quad_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_quad_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_quad_8x32 " "Found entity 1: altera_tse_quad_8x32" {  } { { "ethernet/altera_tse_quad_8x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_quad_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "ethernet/altera_tse_fifoless_retransmit_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "ethernet/altera_tse_retransmit_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "ethernet/altera_tse_rgmii_in1.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "ethernet/altera_tse_rgmii_in4.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "ethernet/altera_tse_nf_rgmii_module.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "ethernet/altera_tse_rgmii_module.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "ethernet/altera_tse_rgmii_out1.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "ethernet/altera_tse_rgmii_out4.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "ethernet/altera_tse_rx_ff.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "ethernet/altera_tse_rx_min_ff.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "ethernet/altera_tse_rx_ff_cntrl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "ethernet/altera_tse_rx_ff_cntrl_32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "ethernet/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "ethernet/altera_tse_rx_ff_length.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "ethernet/altera_tse_rx_stat_extract.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "ethernet/altera_tse_timing_adapter32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "ethernet/altera_tse_timing_adapter8.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "ethernet/altera_tse_timing_adapter_fifo32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "ethernet/altera_tse_timing_adapter_fifo8.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "ethernet/altera_tse_top_1geth.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "ethernet/altera_tse_top_fifoless_1geth.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "ethernet/altera_tse_top_w_fifo.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "ethernet/altera_tse_top_wo_fifo.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979952931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979952931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "ethernet/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "ethernet/altera_tse_top_gen_host.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "ethernet/altera_tse_tx_ff.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "ethernet/altera_tse_tx_min_ff.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "ethernet/altera_tse_tx_ff_cntrl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "ethernet/altera_tse_tx_ff_cntrl_32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "ethernet/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "ethernet/altera_tse_tx_ff_length.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "ethernet/altera_tse_tx_ff_read_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "ethernet/altera_tse_tx_stat_extract.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "ethernet/altera_tse_false_path_marker.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "ethernet/altera_tse_reset_synchronizer.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "ethernet/altera_tse_clock_crosser.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "ethernet/altera_tse_a_fifo_13.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "ethernet/altera_tse_a_fifo_24.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "ethernet/altera_tse_a_fifo_34.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "ethernet/altera_tse_a_fifo_opt_1246.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "ethernet/altera_tse_a_fifo_opt_14_44.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "ethernet/altera_tse_a_fifo_opt_36_10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "ethernet/altera_tse_gray_cnt.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "ethernet/altera_tse_sdpm_altsyncram.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "ethernet/altera_tse_bin_cnt.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "ethernet/altera_tse_ph_calculator.sv" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "ethernet/altera_tse_sdpm_gen.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "ethernet/altera_tse_ecc_dec_x10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953533 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "ethernet/altera_tse_ecc_dec_x10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "ethernet/altera_tse_ecc_enc_x10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953547 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "ethernet/altera_tse_ecc_enc_x10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "ethernet/altera_tse_ecc_dec_x14.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953573 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "ethernet/altera_tse_ecc_dec_x14.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "ethernet/altera_tse_ecc_enc_x14.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "ethernet/altera_tse_ecc_enc_x14.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "ethernet/altera_tse_ecc_dec_x2.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "ethernet/altera_tse_ecc_dec_x2.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "ethernet/altera_tse_ecc_enc_x2.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953620 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "ethernet/altera_tse_ecc_enc_x2.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "ethernet/altera_tse_ecc_dec_x23.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953650 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "ethernet/altera_tse_ecc_dec_x23.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "ethernet/altera_tse_ecc_enc_x23.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953664 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "ethernet/altera_tse_ecc_enc_x23.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "ethernet/altera_tse_ecc_dec_x36.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953699 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "ethernet/altera_tse_ecc_dec_x36.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "ethernet/altera_tse_ecc_enc_x36.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953716 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "ethernet/altera_tse_ecc_enc_x36.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "ethernet/altera_tse_ecc_dec_x40.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953755 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "ethernet/altera_tse_ecc_dec_x40.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "ethernet/altera_tse_ecc_enc_x40.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953775 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "ethernet/altera_tse_ecc_enc_x40.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "ethernet/altera_tse_ecc_dec_x30.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953808 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "ethernet/altera_tse_ecc_dec_x30.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "ethernet/altera_tse_ecc_enc_x30.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953824 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "ethernet/altera_tse_ecc_enc_x30.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "ethernet/altera_tse_ecc_status_crosser.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979953838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979953838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet " "Elaborating entity \"ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584979954164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethernet_0002 ethernet_0002:ethernet_inst " "Elaborating entity \"ethernet_0002\" for hierarchy \"ethernet_0002:ethernet_inst\"" {  } { { "ethernet.v" "ethernet_inst" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "ethernet/ethernet_0002.v" "i_tse_mac" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/ethernet_0002.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "ethernet/altera_eth_tse_mac.v" "reset_sync_0" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_eth_tse_mac.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "ethernet/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_eth_tse_mac.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "ethernet/altera_tse_mac_control.v" "U_REG" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "ethernet/altera_tse_register_map.v" "U_SYNC_1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "ethernet/altera_tse_register_map.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979954930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\" with the following parameter:" {  } { { "ethernet/altera_tse_register_map.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979954931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "ethernet/altera_tse_register_map.v" "U_SYNC_6" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "ethernet/altera_tse_register_map.v" "U_RXCNT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979954983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "ethernet/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_counter_cntl.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "ethernet/altera_tse_rx_counter_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_counter_cntl.v" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979955062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\" with the following parameter:" {  } { { "ethernet/altera_tse_rx_counter_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_counter_cntl.v" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979955062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "ethernet/altera_tse_rx_counter_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_counter_cntl.v" 159 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "ethernet/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_counter_cntl.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_dpram_16x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979955696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955699 ""}  } { { "ethernet/altera_tse_dpram_16x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979955699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpl1 " "Found entity 1: altsyncram_kpl1" {  } { { "db/altsyncram_kpl1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_kpl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979955839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979955839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpl1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kpl1:auto_generated " "Elaborating entity \"altsyncram_kpl1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979955840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "ethernet/altera_tse_register_map.v" "U_TXCNT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "ethernet/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_counter_cntl.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_dpram_8x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979956152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956154 ""}  } { { "ethernet/altera_tse_dpram_8x32.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979956154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_kml1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979956199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979956199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kml1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kml1:auto_generated " "Elaborating entity \"altsyncram_kml1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "ethernet/altera_tse_register_map.v" "U_SYNC_8" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "ethernet/altera_tse_mac_control.v" "U_CTRL" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "ethernet/altera_eth_tse_mac.v" "U_MDIO" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_eth_tse_mac.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "ethernet/altera_tse_top_mdio.v" "U_CLKGEN" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "ethernet/altera_tse_top_mdio.v" "U_CNTL" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "ethernet/altera_tse_top_mdio.v" "U_MDIO" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "ethernet/altera_eth_tse_mac.v" "U_RGMII" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_eth_tse_mac.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "ethernet/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "ethernet/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "ethernet/altera_tse_rgmii_in4.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979956431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956432 ""}  } { { "ethernet/altera_tse_rgmii_in4.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979956432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_13e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_13e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_13e " "Found entity 1: ddio_in_13e" {  } { { "db/ddio_in_13e.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ddio_in_13e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979956504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979956504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_13e ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated " "Elaborating entity \"ddio_in_13e\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "ethernet/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "ethernet/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "ethernet/altera_tse_rgmii_in1.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979956536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956538 ""}  } { { "ethernet/altera_tse_rgmii_in1.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979956538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_u2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_u2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_u2e " "Found entity 1: ddio_in_u2e" {  } { { "db/ddio_in_u2e.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ddio_in_u2e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979956580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979956580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_u2e ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated " "Elaborating entity \"ddio_in_u2e\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "ethernet/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "ethernet/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "ethernet/altera_tse_rgmii_out4.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979956674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956675 ""}  } { { "ethernet/altera_tse_rgmii_out4.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979956675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1ob " "Found entity 1: ddio_out_1ob" {  } { { "db/ddio_out_1ob.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ddio_out_1ob.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979956716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979956716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1ob ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated " "Elaborating entity \"ddio_out_1ob\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "ethernet/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "ethernet/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "ethernet/altera_tse_rgmii_out1.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979956767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956769 ""}  } { { "ethernet/altera_tse_rgmii_out1.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979956769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_unb " "Found entity 1: ddio_out_unb" {  } { { "db/ddio_out_unb.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ddio_out_unb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979956804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979956804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_unb ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated " "Elaborating entity \"ddio_out_unb\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "ethernet/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_eth_tse_mac.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979956942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "ethernet/altera_tse_top_w_fifo.v" "U_GETH" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "ethernet/altera_tse_top_1geth.v" "U_RXSTAT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "ethernet/altera_tse_top_1geth.v" "U_RX" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "ethernet/altera_tse_mac_rx.v" "U_CRC" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "ethernet/altera_tse_crc328checker.v" "U_GALS" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "ethernet/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 3206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "ethernet/altera_tse_top_1geth.v" "U_TXSTAT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "ethernet/altera_tse_top_1geth.v" "U_TX" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "ethernet/altera_tse_mac_tx.v" "U_SYNC_3" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "ethernet/altera_tse_mac_tx.v" "U_CRC" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "ethernet/altera_tse_crc328generator.v" "U_CTL" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "ethernet/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "ethernet/altera_tse_top_w_fifo.v" "U_RXFF" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "ethernet/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_min_ff.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "ethernet/altera_tse_rx_min_ff.v" "RX_DATA" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_min_ff.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "ethernet/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2i1 " "Found entity 1: altsyncram_b2i1" {  } { { "db/altsyncram_b2i1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_b2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979957602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979957602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2i1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_b2i1:auto_generated " "Elaborating entity \"altsyncram_b2i1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_b2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "ethernet/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "ethernet/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_rx_min_ff.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "ethernet/altera_tse_a_fifo_34.v" "U_RAM" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsh1 " "Found entity 1: altsyncram_fsh1" {  } { { "db/altsyncram_fsh1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_fsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979957790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979957790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsh1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated " "Elaborating entity \"altsyncram_fsh1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "ethernet/altera_tse_a_fifo_34.v" "U_WRT" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "ethernet/altera_tse_a_fifo_34.v" "U_RD" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "ethernet/altera_tse_top_w_fifo.v" "U_TXFF" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "ethernet/altera_tse_tx_min_ff.v" "U_RTSM" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sh1 " "Found entity 1: altsyncram_7sh1" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_7sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979957958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979957958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sh1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated " "Elaborating entity \"altsyncram_7sh1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "ethernet/altera_tse_tx_min_ff.v" "U_RETR" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "ethernet/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979957997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "ethernet/altera_tse_tx_min_ff.v" "TX_DATA" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_min_ff.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "ethernet/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32i1 " "Found entity 1: altsyncram_32i1" {  } { { "db/altsyncram_32i1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_32i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979958099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979958099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32i1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_32i1:auto_generated " "Elaborating entity \"altsyncram_32i1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_32i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "ethernet/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_min_ff.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "ethernet/altera_tse_a_fifo_13.v" "U_RAM" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ph1 " "Found entity 1: altsyncram_9ph1" {  } { { "db/altsyncram_9ph1.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_9ph1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979958277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979958277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ph1 ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_9ph1:auto_generated " "Elaborating entity \"altsyncram_9ph1\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_9ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "ethernet/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979958294 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1584979959848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.24.00:12:45 Progress: Loading sld4df98a0f/alt_sld_fab_wrapper_hw.tcl " "2020.03.24.00:12:45 Progress: Loading sld4df98a0f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979965829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979970068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979970244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979978611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979978628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979978666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979978698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979978706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584979978708 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1584979979412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4df98a0f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4df98a0f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4df98a0f/alt_sld_fab.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979979518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979979538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979979539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979979544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979979565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/ip/sld4df98a0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979979573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979979573 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584979984230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584979984230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584979984230 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979984230 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1584979984230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979984582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"ethernet_0002:ethernet_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979984583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979984583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584979984583 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584979984583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ulm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ulm " "Found entity 1: shift_taps_ulm" {  } { { "db/shift_taps_ulm.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/shift_taps_ulm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979984668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979984668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc81 " "Found entity 1: altsyncram_cc81" {  } { { "db/altsyncram_cc81.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/altsyncram_cc81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979984712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979984712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qof " "Found entity 1: cntr_qof" {  } { { "db/cntr_qof.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/cntr_qof.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979984791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979984791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qec " "Found entity 1: cmpr_qec" {  } { { "db/cmpr_qec.tdf" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/db/cmpr_qec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584979984860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584979984860 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1584979985813 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1584979985813 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports OpenCore Plus feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1584979985940 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1584979985940 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1584979985940 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1584979985940 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1584979985941 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ethernet/altera_tse_a_fifo_34.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_34.v" 189 -1 0 } } { "ethernet/altera_tse_top_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_mdio.v" 66 -1 0 } } { "ethernet/altera_tse_a_fifo_opt_1246.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 299 -1 0 } } { "ethernet/altera_tse_a_fifo_opt_1246.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "ethernet/altera_tse_mdio_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio_cntl.v" 278 -1 0 } } { "ethernet/altera_tse_register_map.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 1176 -1 0 } } { "ethernet/altera_tse_reset_synchronizer.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "ethernet/altera_tse_register_map.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_register_map.v" 855 -1 0 } } { "ethernet/altera_tse_top_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_top_mdio.v" 83 -1 0 } } { "ethernet/altera_tse_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio.v" 94 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 378 -1 0 } } { "ethernet/altera_tse_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio.v" 255 -1 0 } } { "ethernet/altera_tse_a_fifo_opt_1246.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "ethernet/altera_tse_tx_min_ff.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_tx_min_ff.v" 127 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 1756 -1 0 } } { "ethernet/altera_tse_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 273 -1 0 } } { "ethernet/altera_tse_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 155 -1 0 } } { "ethernet/altera_tse_a_fifo_13.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_a_fifo_13.v" 245 -1 0 } } { "ethernet/altera_tse_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 183 -1 0 } } { "ethernet/altera_tse_mdio_cntl.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio_cntl.v" 65 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 187 -1 0 } } { "ethernet/altera_tse_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 193 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 395 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 3221 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 380 -1 0 } } { "ethernet/altera_tse_mac_tx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_tx.v" 807 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 317 -1 0 } } { "ethernet/altera_tse_lfsr_10.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_lfsr_10.v" 67 -1 0 } } { "ethernet/altera_tse_mac_rx.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mac_rx.v" 2386 -1 0 } } { "ethernet/altera_tse_mdio.v" "" { Text "E:/GIT_Project/project/Altera_prj/ethernet_ip_test/ethernet/altera_tse_mdio.v" 119 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584979986183 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584979986183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979987902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1584979994006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979994646 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584979995039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584979995039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979995151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584979997246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584979997246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5739 " "Implemented 5739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584979999153 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584979999153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5372 " "Implemented 5372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584979999153 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584979999153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584979999153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584979999310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 00:13:19 2020 " "Processing ended: Tue Mar 24 00:13:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584979999310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584979999310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584979999310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584979999310 ""}
