// Seed: 2732728487
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input uwire id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  tri0 id_4;
  assign #1 id_4 = -1;
  assign id_3 = 1;
  wire id_5;
  ;
endmodule
module module_2 (
    output logic id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  wor   id_3
);
  wire id_5;
  wire id_6;
  always_ff id_0 <= -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
