<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOF::BSRR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f.html">GPIOF</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html">BSRR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOF::BSRR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a0c1481104e942d96ae4ad9047e106413"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a0c1481104e942d96ae4ad9047e106413">BR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 31, 1 &gt;</td></tr>
<tr class="memdesc:a0c1481104e942d96ae4ad9047e106413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a0c1481104e942d96ae4ad9047e106413">More...</a><br /></td></tr>
<tr class="separator:a0c1481104e942d96ae4ad9047e106413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11748e3c9d798cbcf2ddb8f96fcbbe0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#af11748e3c9d798cbcf2ddb8f96fcbbe0">BR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 30, 1 &gt;</td></tr>
<tr class="memdesc:af11748e3c9d798cbcf2ddb8f96fcbbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#af11748e3c9d798cbcf2ddb8f96fcbbe0">More...</a><br /></td></tr>
<tr class="separator:af11748e3c9d798cbcf2ddb8f96fcbbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32679e329f6495a265546f68e61359a1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a32679e329f6495a265546f68e61359a1">BR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 29, 1 &gt;</td></tr>
<tr class="memdesc:a32679e329f6495a265546f68e61359a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a32679e329f6495a265546f68e61359a1">More...</a><br /></td></tr>
<tr class="separator:a32679e329f6495a265546f68e61359a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135746f2b8d274a17459f7cb6970d7c3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a135746f2b8d274a17459f7cb6970d7c3">BR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 28, 1 &gt;</td></tr>
<tr class="memdesc:a135746f2b8d274a17459f7cb6970d7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a135746f2b8d274a17459f7cb6970d7c3">More...</a><br /></td></tr>
<tr class="separator:a135746f2b8d274a17459f7cb6970d7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110606b8e6e5d56400bab8afd6f9d514"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a110606b8e6e5d56400bab8afd6f9d514">BR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 27, 1 &gt;</td></tr>
<tr class="memdesc:a110606b8e6e5d56400bab8afd6f9d514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a110606b8e6e5d56400bab8afd6f9d514">More...</a><br /></td></tr>
<tr class="separator:a110606b8e6e5d56400bab8afd6f9d514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1ea9b12983e67ce7e04805d0ba2ce3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a1b1ea9b12983e67ce7e04805d0ba2ce3">BR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 26, 1 &gt;</td></tr>
<tr class="memdesc:a1b1ea9b12983e67ce7e04805d0ba2ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a1b1ea9b12983e67ce7e04805d0ba2ce3">More...</a><br /></td></tr>
<tr class="separator:a1b1ea9b12983e67ce7e04805d0ba2ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3596e5d36e815d7d89ad8055918a5764"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a3596e5d36e815d7d89ad8055918a5764">BR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 25, 1 &gt;</td></tr>
<tr class="memdesc:a3596e5d36e815d7d89ad8055918a5764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a3596e5d36e815d7d89ad8055918a5764">More...</a><br /></td></tr>
<tr class="separator:a3596e5d36e815d7d89ad8055918a5764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ccc94147091701dcd6321b28c41248"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a34ccc94147091701dcd6321b28c41248">BR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 24, 1 &gt;</td></tr>
<tr class="memdesc:a34ccc94147091701dcd6321b28c41248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a34ccc94147091701dcd6321b28c41248">More...</a><br /></td></tr>
<tr class="separator:a34ccc94147091701dcd6321b28c41248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157512b52dad76c5fbf2689bdfcce62f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a157512b52dad76c5fbf2689bdfcce62f">BR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 23, 1 &gt;</td></tr>
<tr class="memdesc:a157512b52dad76c5fbf2689bdfcce62f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a157512b52dad76c5fbf2689bdfcce62f">More...</a><br /></td></tr>
<tr class="separator:a157512b52dad76c5fbf2689bdfcce62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac452bf2fef95669d83038e1e7efe87ea"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac452bf2fef95669d83038e1e7efe87ea">BR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 22, 1 &gt;</td></tr>
<tr class="memdesc:ac452bf2fef95669d83038e1e7efe87ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ac452bf2fef95669d83038e1e7efe87ea">More...</a><br /></td></tr>
<tr class="separator:ac452bf2fef95669d83038e1e7efe87ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03abc4c6c62d09175391854ce2cd6399"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a03abc4c6c62d09175391854ce2cd6399">BR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 21, 1 &gt;</td></tr>
<tr class="memdesc:a03abc4c6c62d09175391854ce2cd6399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a03abc4c6c62d09175391854ce2cd6399">More...</a><br /></td></tr>
<tr class="separator:a03abc4c6c62d09175391854ce2cd6399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29486368d2a627e10810307d1c987aab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a29486368d2a627e10810307d1c987aab">BR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 20, 1 &gt;</td></tr>
<tr class="memdesc:a29486368d2a627e10810307d1c987aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a29486368d2a627e10810307d1c987aab">More...</a><br /></td></tr>
<tr class="separator:a29486368d2a627e10810307d1c987aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8354c9ecb050e9c937d8748753b13a8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab8354c9ecb050e9c937d8748753b13a8">BR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 19, 1 &gt;</td></tr>
<tr class="memdesc:ab8354c9ecb050e9c937d8748753b13a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ab8354c9ecb050e9c937d8748753b13a8">More...</a><br /></td></tr>
<tr class="separator:ab8354c9ecb050e9c937d8748753b13a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0a569c290c32dfc03d5bf909c666b1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a9d0a569c290c32dfc03d5bf909c666b1">BR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 18, 1 &gt;</td></tr>
<tr class="memdesc:a9d0a569c290c32dfc03d5bf909c666b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a9d0a569c290c32dfc03d5bf909c666b1">More...</a><br /></td></tr>
<tr class="separator:a9d0a569c290c32dfc03d5bf909c666b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1605f37478adf85e27b1d740ef6988"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a9d1605f37478adf85e27b1d740ef6988">BR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 17, 1 &gt;</td></tr>
<tr class="memdesc:a9d1605f37478adf85e27b1d740ef6988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a9d1605f37478adf85e27b1d740ef6988">More...</a><br /></td></tr>
<tr class="separator:a9d1605f37478adf85e27b1d740ef6988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a648430aa3a2e254dd4e8d2c85b54c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#af5a648430aa3a2e254dd4e8d2c85b54c">BR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 16, 1 &gt;</td></tr>
<tr class="memdesc:af5a648430aa3a2e254dd4e8d2c85b54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#af5a648430aa3a2e254dd4e8d2c85b54c">More...</a><br /></td></tr>
<tr class="separator:af5a648430aa3a2e254dd4e8d2c85b54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f8c53c5156ce6d5f1c8f0eafce4d62"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a88f8c53c5156ce6d5f1c8f0eafce4d62">BS15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 15, 1 &gt;</td></tr>
<tr class="memdesc:a88f8c53c5156ce6d5f1c8f0eafce4d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a88f8c53c5156ce6d5f1c8f0eafce4d62">More...</a><br /></td></tr>
<tr class="separator:a88f8c53c5156ce6d5f1c8f0eafce4d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac158c056e8dc51a6d761e009b07e3cae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac158c056e8dc51a6d761e009b07e3cae">BS14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 14, 1 &gt;</td></tr>
<tr class="memdesc:ac158c056e8dc51a6d761e009b07e3cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ac158c056e8dc51a6d761e009b07e3cae">More...</a><br /></td></tr>
<tr class="separator:ac158c056e8dc51a6d761e009b07e3cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadff2092b2cd0cda780f8bd5e387f9b2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#aadff2092b2cd0cda780f8bd5e387f9b2">BS13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 13, 1 &gt;</td></tr>
<tr class="memdesc:aadff2092b2cd0cda780f8bd5e387f9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#aadff2092b2cd0cda780f8bd5e387f9b2">More...</a><br /></td></tr>
<tr class="separator:aadff2092b2cd0cda780f8bd5e387f9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b4c14d35012705b9e8ab01668ff404"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a87b4c14d35012705b9e8ab01668ff404">BS12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 12, 1 &gt;</td></tr>
<tr class="memdesc:a87b4c14d35012705b9e8ab01668ff404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a87b4c14d35012705b9e8ab01668ff404">More...</a><br /></td></tr>
<tr class="separator:a87b4c14d35012705b9e8ab01668ff404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6acaa10fcf9039077b066c3d047c0e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#afc6acaa10fcf9039077b066c3d047c0e">BS11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 11, 1 &gt;</td></tr>
<tr class="memdesc:afc6acaa10fcf9039077b066c3d047c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#afc6acaa10fcf9039077b066c3d047c0e">More...</a><br /></td></tr>
<tr class="separator:afc6acaa10fcf9039077b066c3d047c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b88ddac78491e921fc29050ee12e683"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6b88ddac78491e921fc29050ee12e683">BS10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 10, 1 &gt;</td></tr>
<tr class="memdesc:a6b88ddac78491e921fc29050ee12e683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a6b88ddac78491e921fc29050ee12e683">More...</a><br /></td></tr>
<tr class="separator:a6b88ddac78491e921fc29050ee12e683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5eee100eceb6596c984cabe5bc43319"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ae5eee100eceb6596c984cabe5bc43319">BS9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 9, 1 &gt;</td></tr>
<tr class="memdesc:ae5eee100eceb6596c984cabe5bc43319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae5eee100eceb6596c984cabe5bc43319">More...</a><br /></td></tr>
<tr class="separator:ae5eee100eceb6596c984cabe5bc43319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e10e2e098181e8f554a77a4352feb59"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6e10e2e098181e8f554a77a4352feb59">BS8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 8, 1 &gt;</td></tr>
<tr class="memdesc:a6e10e2e098181e8f554a77a4352feb59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a6e10e2e098181e8f554a77a4352feb59">More...</a><br /></td></tr>
<tr class="separator:a6e10e2e098181e8f554a77a4352feb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0b41cbd797f62785a62ebf13b7c6df"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a3d0b41cbd797f62785a62ebf13b7c6df">BS7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 7, 1 &gt;</td></tr>
<tr class="memdesc:a3d0b41cbd797f62785a62ebf13b7c6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a3d0b41cbd797f62785a62ebf13b7c6df">More...</a><br /></td></tr>
<tr class="separator:a3d0b41cbd797f62785a62ebf13b7c6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585bb87923f9f7339527c149fc7bb492"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a585bb87923f9f7339527c149fc7bb492">BS6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 6, 1 &gt;</td></tr>
<tr class="memdesc:a585bb87923f9f7339527c149fc7bb492"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a585bb87923f9f7339527c149fc7bb492">More...</a><br /></td></tr>
<tr class="separator:a585bb87923f9f7339527c149fc7bb492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b6cff170a5ec65c215fb357d0fedfb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a61b6cff170a5ec65c215fb357d0fedfb">BS5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 5, 1 &gt;</td></tr>
<tr class="memdesc:a61b6cff170a5ec65c215fb357d0fedfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a61b6cff170a5ec65c215fb357d0fedfb">More...</a><br /></td></tr>
<tr class="separator:a61b6cff170a5ec65c215fb357d0fedfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e3f66f59d1cf2b6b1f9c0ffc43fff2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a83e3f66f59d1cf2b6b1f9c0ffc43fff2">BS4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 4, 1 &gt;</td></tr>
<tr class="memdesc:a83e3f66f59d1cf2b6b1f9c0ffc43fff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a83e3f66f59d1cf2b6b1f9c0ffc43fff2">More...</a><br /></td></tr>
<tr class="separator:a83e3f66f59d1cf2b6b1f9c0ffc43fff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25d2302f7c7651a7d352271076cadf5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab25d2302f7c7651a7d352271076cadf5">BS3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 3, 1 &gt;</td></tr>
<tr class="memdesc:ab25d2302f7c7651a7d352271076cadf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ab25d2302f7c7651a7d352271076cadf5">More...</a><br /></td></tr>
<tr class="separator:ab25d2302f7c7651a7d352271076cadf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26294f1dfb3ce272f402c84da1773452"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a26294f1dfb3ce272f402c84da1773452">BS2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 2, 1 &gt;</td></tr>
<tr class="memdesc:a26294f1dfb3ce272f402c84da1773452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a26294f1dfb3ce272f402c84da1773452">More...</a><br /></td></tr>
<tr class="separator:a26294f1dfb3ce272f402c84da1773452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a21f38faeb3879155bface10dea1372"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a4a21f38faeb3879155bface10dea1372">BS1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 1, 1 &gt;</td></tr>
<tr class="memdesc:a4a21f38faeb3879155bface10dea1372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a4a21f38faeb3879155bface10dea1372">More...</a><br /></td></tr>
<tr class="separator:a4a21f38faeb3879155bface10dea1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2cc252d3a2400086b4c439f2c9eff9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ada2cc252d3a2400086b4c439f2c9eff9">BS0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 0, 1 &gt;</td></tr>
<tr class="memdesc:ada2cc252d3a2400086b4c439f2c9eff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ada2cc252d3a2400086b4c439f2c9eff9">More...</a><br /></td></tr>
<tr class="separator:ada2cc252d3a2400086b4c439f2c9eff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a0c1481104e942d96ae4ad9047e106413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a0c1481104e942d96ae4ad9047e106413">STM32LIB::reg::GPIOF::BSRR::BR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 31, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af11748e3c9d798cbcf2ddb8f96fcbbe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#af11748e3c9d798cbcf2ddb8f96fcbbe0">STM32LIB::reg::GPIOF::BSRR::BR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 30, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a32679e329f6495a265546f68e61359a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a32679e329f6495a265546f68e61359a1">STM32LIB::reg::GPIOF::BSRR::BR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 29, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a135746f2b8d274a17459f7cb6970d7c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a135746f2b8d274a17459f7cb6970d7c3">STM32LIB::reg::GPIOF::BSRR::BR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a110606b8e6e5d56400bab8afd6f9d514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a110606b8e6e5d56400bab8afd6f9d514">STM32LIB::reg::GPIOF::BSRR::BR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a1b1ea9b12983e67ce7e04805d0ba2ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a1b1ea9b12983e67ce7e04805d0ba2ce3">STM32LIB::reg::GPIOF::BSRR::BR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a3596e5d36e815d7d89ad8055918a5764"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a3596e5d36e815d7d89ad8055918a5764">STM32LIB::reg::GPIOF::BSRR::BR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a34ccc94147091701dcd6321b28c41248"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a34ccc94147091701dcd6321b28c41248">STM32LIB::reg::GPIOF::BSRR::BR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a157512b52dad76c5fbf2689bdfcce62f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a157512b52dad76c5fbf2689bdfcce62f">STM32LIB::reg::GPIOF::BSRR::BR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac452bf2fef95669d83038e1e7efe87ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac452bf2fef95669d83038e1e7efe87ea">STM32LIB::reg::GPIOF::BSRR::BR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a03abc4c6c62d09175391854ce2cd6399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a03abc4c6c62d09175391854ce2cd6399">STM32LIB::reg::GPIOF::BSRR::BR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a29486368d2a627e10810307d1c987aab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a29486368d2a627e10810307d1c987aab">STM32LIB::reg::GPIOF::BSRR::BR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ab8354c9ecb050e9c937d8748753b13a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab8354c9ecb050e9c937d8748753b13a8">STM32LIB::reg::GPIOF::BSRR::BR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a9d0a569c290c32dfc03d5bf909c666b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a9d0a569c290c32dfc03d5bf909c666b1">STM32LIB::reg::GPIOF::BSRR::BR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a9d1605f37478adf85e27b1d740ef6988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a9d1605f37478adf85e27b1d740ef6988">STM32LIB::reg::GPIOF::BSRR::BR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af5a648430aa3a2e254dd4e8d2c85b54c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#af5a648430aa3a2e254dd4e8d2c85b54c">STM32LIB::reg::GPIOF::BSRR::BR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a88f8c53c5156ce6d5f1c8f0eafce4d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a88f8c53c5156ce6d5f1c8f0eafce4d62">STM32LIB::reg::GPIOF::BSRR::BS15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ac158c056e8dc51a6d761e009b07e3cae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac158c056e8dc51a6d761e009b07e3cae">STM32LIB::reg::GPIOF::BSRR::BS14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aadff2092b2cd0cda780f8bd5e387f9b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#aadff2092b2cd0cda780f8bd5e387f9b2">STM32LIB::reg::GPIOF::BSRR::BS13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a87b4c14d35012705b9e8ab01668ff404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a87b4c14d35012705b9e8ab01668ff404">STM32LIB::reg::GPIOF::BSRR::BS12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="afc6acaa10fcf9039077b066c3d047c0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#afc6acaa10fcf9039077b066c3d047c0e">STM32LIB::reg::GPIOF::BSRR::BS11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a6b88ddac78491e921fc29050ee12e683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6b88ddac78491e921fc29050ee12e683">STM32LIB::reg::GPIOF::BSRR::BS10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae5eee100eceb6596c984cabe5bc43319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ae5eee100eceb6596c984cabe5bc43319">STM32LIB::reg::GPIOF::BSRR::BS9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a6e10e2e098181e8f554a77a4352feb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6e10e2e098181e8f554a77a4352feb59">STM32LIB::reg::GPIOF::BSRR::BS8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a3d0b41cbd797f62785a62ebf13b7c6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a3d0b41cbd797f62785a62ebf13b7c6df">STM32LIB::reg::GPIOF::BSRR::BS7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a585bb87923f9f7339527c149fc7bb492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a585bb87923f9f7339527c149fc7bb492">STM32LIB::reg::GPIOF::BSRR::BS6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a61b6cff170a5ec65c215fb357d0fedfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a61b6cff170a5ec65c215fb357d0fedfb">STM32LIB::reg::GPIOF::BSRR::BS5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a83e3f66f59d1cf2b6b1f9c0ffc43fff2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a83e3f66f59d1cf2b6b1f9c0ffc43fff2">STM32LIB::reg::GPIOF::BSRR::BS4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ab25d2302f7c7651a7d352271076cadf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab25d2302f7c7651a7d352271076cadf5">STM32LIB::reg::GPIOF::BSRR::BS3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a26294f1dfb3ce272f402c84da1773452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a26294f1dfb3ce272f402c84da1773452">STM32LIB::reg::GPIOF::BSRR::BS2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a4a21f38faeb3879155bface10dea1372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a4a21f38faeb3879155bface10dea1372">STM32LIB::reg::GPIOF::BSRR::BS1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ada2cc252d3a2400086b4c439f2c9eff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ada2cc252d3a2400086b4c439f2c9eff9">STM32LIB::reg::GPIOF::BSRR::BS0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48001418, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
