[2025-09-16 18:23:50] START suite=gap trace=pr-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2943596 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5942593 heartbeat IPC: 3.334 cumulative IPC: 3.366 (Simulation time: 00 hr 01 min 25 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5942593 cumulative IPC: 3.366 (Simulation time: 00 hr 01 min 25 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5942593 cumulative IPC: 3.366 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 116128296 heartbeat IPC: 0.09076 cumulative IPC: 0.09076 (Simulation time: 00 hr 12 min 55 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 224476293 heartbeat IPC: 0.0923 cumulative IPC: 0.09152 (Simulation time: 00 hr 24 min 15 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 332104261 heartbeat IPC: 0.09291 cumulative IPC: 0.09198 (Simulation time: 00 hr 35 min 34 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 441828082 heartbeat IPC: 0.09114 cumulative IPC: 0.09177 (Simulation time: 00 hr 46 min 57 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 548710420 heartbeat IPC: 0.09356 cumulative IPC: 0.09212 (Simulation time: 00 hr 58 min 11 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 656610882 heartbeat IPC: 0.09268 cumulative IPC: 0.09221 (Simulation time: 01 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 766221816 heartbeat IPC: 0.09123 cumulative IPC: 0.09207 (Simulation time: 01 hr 20 min 58 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 874419335 heartbeat IPC: 0.09242 cumulative IPC: 0.09212 (Simulation time: 01 hr 30 min 47 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 983382347 heartbeat IPC: 0.09177 cumulative IPC: 0.09208 (Simulation time: 01 hr 37 min 09 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 1085194230 cumulative IPC: 0.09215 (Simulation time: 01 hr 43 min 03 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 1085194230 cumulative IPC: 0.09215 (Simulation time: 01 hr 43 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09215 instructions: 100000004 cycles: 1085194230
CPU 0 Branch Prediction Accuracy: 96.33% MPKI: 7.008 Average ROB Occupancy at Mispredict: 253.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.008
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 826488561
LQ_STALL: 293
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.502655

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 826488561

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14627429

cpu0->cpu0_STLB TOTAL        ACCESS:   12120607 HIT:   12101381 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12120607 HIT:   12101381 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 506.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   18247818 HIT:    5195884 MISS:   13051934 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   18165981 HIT:    5137458 MISS:   13028523 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      44753 HIT:      44328 MISS:        425 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37084 HIT:      14098 MISS:      22986 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13496746 HIT:   13496746 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13496746 HIT:   13496746 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   39666908 HIT:   18800193 MISS:   20866715 MSHR_MERGE:    2663651
cpu0->cpu0_L1D LOAD         ACCESS:   38434292 HIT:   17604661 MISS:   20829631 MSHR_MERGE:    2663651
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1194128 HIT:    1194128 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38488 HIT:       1404 MISS:      37084 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 56.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13496745 HIT:   13496745 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13496745 HIT:   13496745 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39367978 HIT:   27082307 MISS:   12285671 MSHR_MERGE:     165065
cpu0->cpu0_DTLB LOAD         ACCESS:   39367978 HIT:   27082307 MISS:   12285671 MSHR_MERGE:     165065
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.8 cycles
cpu0->LLC TOTAL        ACCESS:   13089722 HIT:    7174917 MISS:    5914805 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   13028523 HIT:    7135596 MISS:    5892927 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      38213 HIT:      38044 MISS:        169 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22986 HIT:       1277 MISS:      21709 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.43 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      37043
  ROW_BUFFER_MISS:    5877593
  AVG DBUS CONGESTED CYCLE: 4.558
Channel 0 WQ ROW_BUFFER_HIT:       7703
  ROW_BUFFER_MISS:      29865
  FULL:          0
Channel 0 REFRESHES ISSUED:      90433

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       736015      3739791      4660676      2963733
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2771
  STLB miss resolved @ L2C                0            0            0            0        27815
  STLB miss resolved @ LLC                0            0            0            0         2551
  STLB miss resolved @ MEM                0            0            0            0        21236

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 20:06:54] END   suite=gap trace=pr-5 (rc=0)
