# RTL-Design-using-IVerilog-GTKWave-YOSYS-SKY-130nm-Technology
A 5 day workshop to design Register Transfer Logic using EDA Tools
