<stg><name>equalizer_pilot_removal</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:0 %pilot_width_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pilot_width_4_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:1 %DATA_LEN_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:2 %sym_num_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sym_num_2_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:21 %data_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:22 %data_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:23 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
codeRepl:24 %call_ln0 = call void @equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc, i32 %pilot_width_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
codeRepl:24 %call_ln0 = call void @equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc, i32 %pilot_width_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:27 %pilot_width_4_loc_load = load i32 %pilot_width_4_loc

]]></Node>
<StgValue><ssdm name="pilot_width_4_loc_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:28 %empty_20 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32">
<![CDATA[
codeRepl:29 %trunc_ln36 = trunc i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:44 %empty_23 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="76" st_id="13" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="79" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:25 %sym_num_2_loc_load = load i32 %sym_num_2_loc

]]></Node>
<StgValue><ssdm name="sym_num_2_loc_load"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:26 %DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc_load"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:30 %mul = mul i32 %sym_num_2_loc_load, i32 %DATA_LEN_1_loc_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31 %div = sdiv i32 64, i32 %pilot_width_4_loc_load

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:32 %empty_21 = trunc i8 %div

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:33 %div_cast_cast = sext i8 %empty_21

]]></Node>
<StgValue><ssdm name="div_cast_cast"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:34 %sub22 = sub i9 64, i9 %div_cast_cast

]]></Node>
<StgValue><ssdm name="sub22"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
codeRepl:35 %sub22_cast = sext i9 %sub22

]]></Node>
<StgValue><ssdm name="sub22_cast"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="88" st_id="17" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="89" st_id="18" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="90" st_id="19" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="91" st_id="20" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="92" st_id="21" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="93" st_id="22" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="94" st_id="23" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="95" st_id="24" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="96" st_id="25" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="97" st_id="26" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="98" st_id="27" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="99" st_id="28" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="100" st_id="29" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="101" st_id="30" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="102" st_id="31" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="103" st_id="32" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="104" st_id="33" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="105" st_id="34" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="106" st_id="35" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="107" st_id="36" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="108" st_id="37" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="109" st_id="38" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="110" st_id="39" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="111" st_id="40" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="112" st_id="41" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="113" st_id="42" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="114" st_id="43" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="115" st_id="44" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="116" st_id="45" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="117" st_id="46" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="118" st_id="47" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="119" st_id="48" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="120" st_id="49" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="121" st_id="50" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="122" st_id="51" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:36 %div23 = sdiv i32 %mul, i32 %sub22_cast

]]></Node>
<StgValue><ssdm name="div23"/></StgValue>
</operation>

<operation id="123" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:37 %add = add i32 %pilot_width_4_loc_load, i32 64

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="124" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:41 %cast = zext i32 %div23

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="125" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:42 %cast1 = zext i32 %add

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="126" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:43 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="127" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:38 %empty_22 = shl i32 %pilot_width_4_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="128" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:39 %sub62 = sub i32 64, i32 %empty_22

]]></Node>
<StgValue><ssdm name="sub62"/></StgValue>
</operation>

<operation id="129" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="7" op_2_bw="15">
<![CDATA[
codeRepl:40 %conv_i_i_i = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i7.i15, i7 %trunc_ln36, i15 0

]]></Node>
<StgValue><ssdm name="conv_i_i_i"/></StgValue>
</operation>

<operation id="130" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="8" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="32" op_14_bw="64" op_15_bw="8" op_16_bw="8" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="7" op_22_bw="22" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
codeRepl:45 %call_ln36 = call void @equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3, i22 %data_V_1, i22 %data_V_0, i32 %add, i64 %bound, i32 %pilot_width_4_loc_load, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i32 %sub62, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i7 %trunc_ln36, i22 %conv_i_i_i

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="131" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="8" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="32" op_14_bw="64" op_15_bw="8" op_16_bw="8" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="7" op_22_bw="22" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
codeRepl:45 %call_ln36 = call void @equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3, i22 %data_V_1, i22 %data_V_0, i32 %add, i64 %bound, i32 %pilot_width_4_loc_load, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i32 %sub62, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i7 %trunc_ln36, i22 %conv_i_i_i

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="132" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="133" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
codeRepl:46 %ret_ln128 = ret

]]></Node>
<StgValue><ssdm name="ret_ln128"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
