# VREG_W = VLEN
set(VREG_W 128)
set(VMEM_W 64)
set(VPROC_PIPELINES "${VMEM_W}:VLSU 64:VMUL 64:VSLD,VDIV,VALU,VELEM") # sequence is important
