#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep 10 12:00:59 2025
# Process ID         : 37367
# Current directory  : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1
# Command line       : vivado -log soc_stop_watch_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_stop_watch_wrapper.tcl -notrace
# Log file           : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper.vdi
# Journal file       : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.049 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 14111 MB
#-----------------------------------------------------------
source soc_stop_watch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_keypad_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_ultrasonic_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user16/Tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_stop_watch_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1507.691 ; gain = 0.000 ; free physical = 3411 ; free virtual = 12994
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0_board.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0_board.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_proc_sys_reset_0_0/soc_stop_watch_proc_sys_reset_0_0.xdc] for cell 'soc_stop_watch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0_board.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0_board.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.906 ; gain = 474.766 ; free physical = 2828 ; free virtual = 12432
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_clk_wiz_0/soc_stop_watch_clk_wiz_0.xdc] for cell 'soc_stop_watch_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_microblaze_riscv_0_0/soc_stop_watch_microblaze_riscv_0_0.xdc] for cell 'soc_stop_watch_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_microblaze_riscv_0_0/soc_stop_watch_microblaze_riscv_0_0.xdc] for cell 'soc_stop_watch_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_uartlite_0_0/soc_stop_watch_axi_uartlite_0_0.xdc] for cell 'soc_stop_watch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0_board.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0_board.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/bd_0/ip/ip_1/bd_b74d_psr_aclk_0.xdc] for cell 'soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/smartconnect.xdc] for cell 'soc_stop_watch_i/axi_smc/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_smc_0/smartconnect.xdc] for cell 'soc_stop_watch_i/axi_smc/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_gpio_0_0/soc_stop_watch_axi_gpio_0_0.xdc] for cell 'soc_stop_watch_i/axi_gpio_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_iic_0_0/soc_stop_watch_axi_iic_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_axi_iic_0_0/soc_stop_watch_axi_iic_0_0_board.xdc] for cell 'soc_stop_watch_i/axi_iic_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_mdm_1_0/soc_stop_watch_mdm_1_0.xdc] for cell 'soc_stop_watch_i/mdm_1/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_mdm_1_0/soc_stop_watch_mdm_1_0.xdc] for cell 'soc_stop_watch_i/mdm_1/U0'
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_stop_watch_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_stop_watch/ip/soc_stop_watch_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2205.906 ; gain = 0.000 ; free physical = 2812 ; free virtual = 12417
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2205.906 ; gain = 763.590 ; free physical = 2812 ; free virtual = 12417
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2234.656 ; gain = 28.750 ; free physical = 2781 ; free virtual = 12386

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18896cda0

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2242.594 ; gain = 7.938 ; free physical = 2777 ; free virtual = 12382

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18896cda0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2435 ; free virtual = 12044

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18896cda0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2435 ; free virtual = 12044
Phase 1 Initialization | Checksum: 18896cda0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2435 ; free virtual = 12044

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18896cda0

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2435 ; free virtual = 12044

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18896cda0

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2435 ; free virtual = 12044
Phase 2 Timer Update And Timing Data Collection | Checksum: 18896cda0

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2435 ; free virtual = 12044

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18c603628

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2436 ; free virtual = 12045
Retarget | Checksum: 18c603628
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Retarget, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e80631d8

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2436 ; free virtual = 12045
Constant propagation | Checksum: 1e80631d8
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2436 ; free virtual = 12045
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2438 ; free virtual = 12046
Phase 5 Sweep | Checksum: 1fd9f0f45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.578 ; gain = 0.000 ; free physical = 2438 ; free virtual = 12046
Sweep | Checksum: 1fd9f0f45
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 175 cells
INFO: [Opt 31-1021] In phase Sweep, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fd9f0f45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2437 ; free virtual = 12046
BUFG optimization | Checksum: 1fd9f0f45
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fd9f0f45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2437 ; free virtual = 12046
Shift Register Optimization | Checksum: 1fd9f0f45
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fd9f0f45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2437 ; free virtual = 12046
Post Processing Netlist | Checksum: 1fd9f0f45
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2445 ; free virtual = 12054

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2607.594 ; gain = 0.000 ; free physical = 2445 ; free virtual = 12054
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2445 ; free virtual = 12054
Phase 9 Finalization | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2445 ; free virtual = 12054
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             132  |                                            127  |
|  Constant propagation         |              10  |              10  |                                            121  |
|  Sweep                        |               2  |             175  |                                            151  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            146  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.594 ; gain = 32.016 ; free physical = 2445 ; free virtual = 12054

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2337 ; free virtual = 11957
Ending Power Optimization Task | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.445 ; gain = 175.852 ; free physical = 2337 ; free virtual = 11958

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2337 ; free virtual = 11958

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2337 ; free virtual = 11958
Ending Netlist Obfuscation Task | Checksum: 1ec0f57ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2337 ; free virtual = 11958
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2783.445 ; gain = 577.539 ; free physical = 2337 ; free virtual = 11958
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_stop_watch_wrapper_drc_opted.rpt -pb soc_stop_watch_wrapper_drc_opted.pb -rpx soc_stop_watch_wrapper_drc_opted.rpx
Command: report_drc -file soc_stop_watch_wrapper_drc_opted.rpt -pb soc_stop_watch_wrapper_drc_opted.pb -rpx soc_stop_watch_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11956
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11956
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11956
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11956
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11956
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11957
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11957
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11949
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c8b34e55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11949

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 173320e2b

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2323 ; free virtual = 11951

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 192c66707

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11949

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 192c66707

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11949
Phase 1 Placer Initialization | Checksum: 192c66707

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11949

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23de89dad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11950

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2546f8ea2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11950

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2546f8ea2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11950

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2d626f54a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2303 ; free virtual = 11929

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 24c7a2cde

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2303 ; free virtual = 11929

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 275 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 2, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 116 nets or LUTs. Breaked 6 LUTs, combined 110 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2302 ; free virtual = 11930

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            110  |                   116  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            110  |                   116  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d0915847

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2306 ; free virtual = 11934
Phase 2.5 Global Place Phase2 | Checksum: 19af65f8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2311 ; free virtual = 11939
Phase 2 Global Placement | Checksum: 19af65f8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2311 ; free virtual = 11939

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 249156eb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2317 ; free virtual = 11946

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20f91f33d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2304 ; free virtual = 11932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 230abaa3d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2304 ; free virtual = 11932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a804d2ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2304 ; free virtual = 11932

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2565e1449

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2320 ; free virtual = 11948

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d01a6592

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11950

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14044fc93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11950

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f7d73c6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11950

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fc23f483

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2334 ; free virtual = 11948
Phase 3 Detail Placement | Checksum: 1fc23f483

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2334 ; free virtual = 11948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 32763adaf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.026 | TNS=-0.037 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c602f813

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11942
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 297c8f270

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11942
Phase 4.1.1.1 BUFG Insertion | Checksum: 32763adaf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11942

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.567. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e2f37c22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2330 ; free virtual = 11944

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2330 ; free virtual = 11944
Phase 4.1 Post Commit Optimization | Checksum: 1e2f37c22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2330 ; free virtual = 11944

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e2f37c22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11940

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e2f37c22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11940
Phase 4.3 Placer Reporting | Checksum: 1e2f37c22

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11940

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11939

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11939
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192fcaee1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11939
Ending Placer Task | Checksum: 17829125d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11939
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11939
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_stop_watch_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2319 ; free virtual = 11933
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_stop_watch_wrapper_utilization_placed.rpt -pb soc_stop_watch_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_stop_watch_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11940
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11941
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11948
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11948
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2326 ; free virtual = 11948
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11948
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11949
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2325 ; free virtual = 11949
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11935
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.567 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11936
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 11935
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 11935
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 11936
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 11936
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 11937
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 11937
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 37ee599d ConstDB: 0 ShapeSum: 9fb95c69 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 19c3fbcc | NumContArr: 8a92679c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 229a858a2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2249 ; free virtual = 11868

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 229a858a2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2249 ; free virtual = 11868

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 229a858a2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.445 ; gain = 0.000 ; free physical = 2249 ; free virtual = 11868
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e51d6baa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2789.496 ; gain = 6.051 ; free physical = 2233 ; free virtual = 11852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.821  | TNS=0.000  | WHS=-0.206 | THS=-44.154|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5854
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5854
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e6beecba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2789.496 ; gain = 6.051 ; free physical = 2229 ; free virtual = 11848

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e6beecba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2789.496 ; gain = 6.051 ; free physical = 2229 ; free virtual = 11848

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21c6db779

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.496 ; gain = 29.051 ; free physical = 2194 ; free virtual = 11814
Phase 4 Initial Routing | Checksum: 21c6db779

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.496 ; gain = 29.051 ; free physical = 2194 ; free virtual = 11814

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.156 | TNS=-0.404 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19af0c603

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2200 ; free virtual = 11820

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23945d439

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815
Phase 5 Rip-up And Reroute | Checksum: 23945d439

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23945d439

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23945d439

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815
Phase 6 Delay and Skew Optimization | Checksum: 23945d439

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d9366151

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815
Phase 7 Post Hold Fix | Checksum: 2d9366151

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.41003 %
  Global Horizontal Routing Utilization  = 2.76041 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d9366151

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d9366151

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d8e9467d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d8e9467d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.386  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d8e9467d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815
Total Elapsed time in route_design: 33.38 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c78c50f1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c78c50f1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2828.496 ; gain = 45.051 ; free physical = 2196 ; free virtual = 11815
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_stop_watch_wrapper_drc_routed.rpt -pb soc_stop_watch_wrapper_drc_routed.pb -rpx soc_stop_watch_wrapper_drc_routed.rpx
Command: report_drc -file soc_stop_watch_wrapper_drc_routed.rpt -pb soc_stop_watch_wrapper_drc_routed.pb -rpx soc_stop_watch_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_stop_watch_wrapper_methodology_drc_routed.rpt -pb soc_stop_watch_wrapper_methodology_drc_routed.pb -rpx soc_stop_watch_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_stop_watch_wrapper_methodology_drc_routed.rpt -pb soc_stop_watch_wrapper_methodology_drc_routed.pb -rpx soc_stop_watch_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_stop_watch_wrapper_timing_summary_routed.rpt -pb soc_stop_watch_wrapper_timing_summary_routed.pb -rpx soc_stop_watch_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_stop_watch_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_stop_watch_wrapper_route_status.rpt -pb soc_stop_watch_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_stop_watch_wrapper_bus_skew_routed.rpt -pb soc_stop_watch_wrapper_bus_skew_routed.pb -rpx soc_stop_watch_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_stop_watch_wrapper_power_routed.rpt -pb soc_stop_watch_wrapper_power_summary_routed.pb -rpx soc_stop_watch_wrapper_power_routed.rpx
Command: report_power -file soc_stop_watch_wrapper_power_routed.rpt -pb soc_stop_watch_wrapper_power_summary_routed.pb -rpx soc_stop_watch_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_stop_watch_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2901.070 ; gain = 72.574 ; free physical = 2132 ; free virtual = 11759
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2132 ; free virtual = 11760
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2122 ; free virtual = 11758
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2122 ; free virtual = 11758
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2122 ; free virtual = 11759
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2122 ; free virtual = 11759
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2122 ; free virtual = 11760
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2901.070 ; gain = 0.000 ; free physical = 2122 ; free virtual = 11760
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_stop_watch_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 12:02:43 2025...
