Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 09:08:01 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs/post_place_timing_summary.rpt
| Design       : td_fused_top_tdf5_poolOutputs
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 89 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.483        0.000                      0                  316        0.175        0.000                      0                  316        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.483        0.000                      0                  316        0.175        0.000                      0                  316        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_vals_5_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 2.736ns (32.857%)  route 5.591ns (67.143%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=237, unset)          0.704     0.704    hcmp_16ns_16ns_1_2_no_dsp_1_U827/ap_clk
    SLICE_X38Y79         FDRE                                         r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/Q
                         net (fo=7, estimated)        0.824     1.921    hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg_n_0_[7]
    SLICE_X37Y76         LUT4 (Prop_lut4_I0_O)        0.097     2.018 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/MaxAB_carry_i_5__0/O
                         net (fo=1, routed)           0.000     2.018    hcmp_16ns_16ns_1_2_no_dsp_1_U827/td_fused_top_ap_hcmp_0_no_dsp_16_u/u_FPAddSub_2/AlignModule/S[3]
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.317 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/td_fused_top_ap_hcmp_0_no_dsp_16_u/u_FPAddSub_2/AlignModule/MaxAB_carry/CO[3]
                         net (fo=1, estimated)        0.000     2.317    hcmp_16ns_16ns_1_2_no_dsp_1_U827/td_fused_top_ap_hcmp_0_no_dsp_16_u/u_FPAddSub_2/AlignModule/MaxAB_carry_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.406 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/td_fused_top_ap_hcmp_0_no_dsp_16_u/u_FPAddSub_2/AlignModule/MaxAB_carry__0/CO[3]
                         net (fo=36, estimated)       0.589     2.995    hcmp_16ns_16ns_1_2_no_dsp_1_U827/u_FPAddSub_2/MaxAB_1
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.113     3.108 f  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_64__0/O
                         net (fo=5, estimated)        0.828     3.936    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_64__0_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.250     4.186 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_71/O
                         net (fo=2, estimated)        0.703     4.889    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_71_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.100     4.989 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_55/O
                         net (fo=2, estimated)        0.384     5.373    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_55_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.234     5.607 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_28__0/O
                         net (fo=2, estimated)        0.320     5.927    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_28__0_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.024 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_31__0/O
                         net (fo=1, routed)           0.000     6.024    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_31__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.308 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r_reg[0]_i_10__0/CO[3]
                         net (fo=1, estimated)        0.000     6.308    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r_reg[0]_i_10__0_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.400 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r_reg[0]_i_6__0/CO[3]
                         net (fo=1, estimated)        0.000     6.400    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r_reg[0]_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.580 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r_reg[0]_i_7__0/O[2]
                         net (fo=1, estimated)        0.612     7.192    hcmp_16ns_16ns_1_2_no_dsp_1_U827/u_FPAddSub_2/pipe_5[14]
    SLICE_X37Y79         LUT5 (Prop_lut5_I1_O)        0.217     7.409 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_8__0/O
                         net (fo=1, estimated)        0.325     7.734    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_8__0_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.097     7.831 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_3__0/O
                         net (fo=1, estimated)        0.215     8.046    hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_3__0_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.097     8.143 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r[0]_i_1__0/O
                         net (fo=2, estimated)        0.304     8.447    hcmp_16ns_16ns_1_2_no_dsp_1_U827/grp_fu_138_p2
    SLICE_X40Y78         LUT3 (Prop_lut3_I1_O)        0.097     8.544 r  hcmp_16ns_16ns_1_2_no_dsp_1_U827/max_vals_5_1[15]_i_1/O
                         net (fo=16, estimated)       0.487     9.031    max_vals_5_1
    SLICE_X38Y76         FDRE                                         r  max_vals_5_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=237, unset)          0.669    10.669    ap_clk
    SLICE_X38Y76         FDRE                                         r  max_vals_5_1_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X38Y76         FDRE (Setup_fdre_C_CE)      -0.119    10.514    max_vals_5_1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  1.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 max_vals_5_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.461%)  route 0.128ns (47.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=237, unset)          0.411     0.411    ap_clk
    SLICE_X45Y65         FDRE                                         r  max_vals_5_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  max_vals_5_0_reg[5]/Q
                         net (fo=1, estimated)        0.128     0.679    hcmp_16ns_16ns_1_2_no_dsp_1_U826/out_data_d1[5]
    SLICE_X45Y64         FDRE                                         r  hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=237, unset)          0.432     0.432    hcmp_16ns_16ns_1_2_no_dsp_1_U826/ap_clk
    SLICE_X45Y64         FDRE                                         r  hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.072     0.504    hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X45Y78  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78  ap_CS_fsm_reg[0]/C



