#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fddac075e50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fddac07e6f0 .scope module, "tb_pipelined_tests" "tb_pipelined_tests" 3 9;
 .timescale -9 -12;
P_0x7fddac09ebd0 .param/l "CLK_PERIOD" 0 3 12, +C4<00000000000000000000000000001010>;
P_0x7fddac09ec10 .param/l "MAX_CYCLES" 0 3 13, +C4<00000000000000011000011010100000>;
v0x7fddac0c4f90_0 .var "clock", 0 0;
v0x7fddac0c5020_0 .var/i "cycle_count", 31 0;
v0x7fddac0c50b0_0 .net "debug_cycle", 31 0, L_0x7fddac0c5800;  1 drivers
v0x7fddac0c5180_0 .net "debug_instr", 15 0, L_0x7fddac0c5740;  1 drivers
v0x7fddac0c5230_0 .net "debug_pc", 15 0, L_0x7fddac0c56c0;  1 drivers
v0x7fddac0c5300_0 .net "halt", 0 0, L_0x7fddac0c58d0;  1 drivers
v0x7fddac0c53b0_0 .var/i "mem_init_idx", 31 0;
v0x7fddac0c5440_0 .var "reset", 0 0;
v0x7fddac0c54f0_0 .var "test_name", 399 0;
v0x7fddac0c5610_0 .var/i "test_num", 31 0;
E_0x7fddac02cb60 .event posedge, v0x7fddac0c2400_0;
S_0x7fddac07db60 .scope module, "dut" "processor_pipelined" 3 28, 4 25 0, S_0x7fddac07e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 16 "debug_pc";
    .port_info 4 /OUTPUT 16 "debug_instr";
    .port_info 5 /OUTPUT 32 "debug_cycle";
P_0x7fddac812800 .param/l "ADD" 1 4 53, C4<0000>;
P_0x7fddac812840 .param/l "ADDI" 1 4 44, C4<001>;
P_0x7fddac812880 .param/l "ALU_ADD" 1 4 72, C4<000>;
P_0x7fddac8128c0 .param/l "ALU_AND" 1 4 74, C4<010>;
P_0x7fddac812900 .param/l "ALU_NOR" 1 4 78, C4<110>;
P_0x7fddac812940 .param/l "ALU_OR" 1 4 75, C4<011>;
P_0x7fddac812980 .param/l "ALU_SLT" 1 4 76, C4<100>;
P_0x7fddac8129c0 .param/l "ALU_SUB" 1 4 73, C4<001>;
P_0x7fddac812a00 .param/l "ALU_XOR" 1 4 77, C4<101>;
P_0x7fddac812a40 .param/l "AND" 1 4 56, C4<0011>;
P_0x7fddac812a80 .param/l "J" 1 4 45, C4<010>;
P_0x7fddac812ac0 .param/l "JAL" 1 4 46, C4<011>;
P_0x7fddac812b00 .param/l "JEQ" 1 4 49, C4<110>;
P_0x7fddac812b40 .param/l "JR" 1 4 60, C4<1000>;
P_0x7fddac812b80 .param/l "LINK_REG" 1 4 66, C4<111>;
P_0x7fddac812bc0 .param/l "LW" 1 4 47, C4<100>;
P_0x7fddac812c00 .param/l "MEM_SIZE" 0 4 38, +C4<00000000000000000010000000000000>;
P_0x7fddac812c40 .param/l "NOP" 1 4 69, C4<0000000000000000>;
P_0x7fddac812c80 .param/l "NOR" 1 4 59, C4<0110>;
P_0x7fddac812cc0 .param/l "NUM_REGS" 0 4 39, +C4<00000000000000000000000000001000>;
P_0x7fddac812d00 .param/l "OR" 1 4 55, C4<0010>;
P_0x7fddac812d40 .param/l "REG_BITS" 0 4 40, +C4<00000000000000000000000000000011>;
P_0x7fddac812d80 .param/l "SLL" 1 4 61, C4<1001>;
P_0x7fddac812dc0 .param/l "SLT" 1 4 57, C4<0100>;
P_0x7fddac812e00 .param/l "SLTI" 1 4 50, C4<111>;
P_0x7fddac812e40 .param/l "SRA" 1 4 63, C4<1011>;
P_0x7fddac812e80 .param/l "SRL" 1 4 62, C4<1010>;
P_0x7fddac812ec0 .param/l "SUB" 1 4 54, C4<0001>;
P_0x7fddac812f00 .param/l "SW" 1 4 48, C4<101>;
P_0x7fddac812f40 .param/l "THREE_REG" 1 4 43, C4<000>;
P_0x7fddac812f80 .param/l "XOR" 1 4 58, C4<0101>;
L_0x7fddac0c56c0 .functor BUFZ 16, v0x7fddac0bb1e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fddac0c5740 .functor BUFZ 16, v0x7fddac0ba690_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fddac0c5800 .functor BUFZ 32, v0x7fddac0c24a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fddac0c58d0 .functor BUFZ 1, v0x7fddac0c2800_0, C4<0>, C4<0>, C4<0>;
L_0x7fddac0c5f50 .functor AND 1, L_0x7fddac0c5d20, L_0x7fddac0c5e70, C4<1>, C4<1>;
L_0x7fddac0c6270 .functor AND 1, L_0x7fddac0c6070, L_0x7fddac0c6190, C4<1>, C4<1>;
L_0x7fddac0c6360 .functor OR 1, L_0x7fddac0c5f50, L_0x7fddac0c6270, C4<0>, C4<0>;
L_0x7fddac0c6490 .functor AND 1, L_0x7fddac0c5980, L_0x7fddac0c6360, C4<1>, C4<1>;
L_0x7fddac0c6580 .functor BUFZ 1, L_0x7fddac0c6490, C4<0>, C4<0>, C4<0>;
L_0x7fddac0c6680 .functor BUFZ 1, L_0x7fddac0c6490, C4<0>, C4<0>, C4<0>;
L_0x7fddac0c6dd0 .functor OR 1, L_0x7fddac0c6b40, L_0x7fddac0c6cf0, C4<0>, C4<0>;
L_0x7fddac0c7e30 .functor OR 1, L_0x7fddac0c7a40, L_0x7fddac0c77c0, C4<0>, C4<0>;
L_0x7fddac0c8110 .functor OR 1, L_0x7fddac0c7e30, L_0x7fddac0c7f40, C4<0>, C4<0>;
L_0x7fddac0c7240 .functor OR 1, L_0x7fddac0c8110, L_0x7fddac0c83a0, C4<0>, C4<0>;
L_0x7fddac0c8660 .functor BUFZ 3, v0x7fddac0c1fe0_0, C4<000>, C4<000>, C4<000>;
L_0x7fddac0c9110 .functor AND 1, L_0x7fddac0c8c10, L_0x7fddac0c8de0, C4<1>, C4<1>;
L_0x7fddac0c9e70 .functor OR 1, L_0x7fddac0c8800, L_0x7fddac0c8a50, C4<0>, C4<0>;
L_0x7fddac0ca340 .functor OR 1, L_0x7fddac0c9e70, L_0x7fddac0c9110, C4<0>, C4<0>;
L_0x7fddac0ca3b0 .functor AND 1, L_0x7fddac0c8910, L_0x7fddac0ca060, C4<1>, C4<1>;
L_0x7fddac0ca510 .functor OR 1, L_0x7fddac0ca340, L_0x7fddac0ca3b0, C4<0>, C4<0>;
L_0x7fddac0ca580 .functor BUFZ 1, L_0x7fddac0ca510, C4<0>, C4<0>, C4<0>;
L_0x7fddac0ca6f0 .functor BUFZ 1, L_0x7fddac0ca510, C4<0>, C4<0>, C4<0>;
L_0x7fddac0cba30 .functor AND 1, L_0x7fddac0cb680, L_0x7fddac0cb950, C4<1>, C4<1>;
L_0x7fddac0cbd30 .functor BUFZ 16, L_0x7fddac0cbf80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fddac0cde80 .functor BUFZ 16, L_0x7fddac0cdcc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fddac0ce880 .functor BUFZ 16, L_0x7fddac0cbe10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fddac0ba3c0_0 .var "A2", 15 0;
v0x7fddac0ba480_0 .var "B2", 15 0;
v0x7fddac0ba530_0 .var "B3", 15 0;
v0x7fddac0ba5f0_0 .net "EQ", 0 0, L_0x7fddac0ca060;  1 drivers
v0x7fddac0ba690_0 .var "IR1", 15 0;
v0x7fddac0ba780_0 .var "IR2", 15 0;
v0x7fddac0ba830_0 .var "IR3", 15 0;
v0x7fddac0ba8e0_0 .var "IR4", 15 0;
v0x7fddac0ba990_0 .var "IR5", 15 0;
v0x7fddac0baaa0_0 .net "MUXalu1", 1 0, v0x7fddac0c3740_0;  1 drivers
v0x7fddac0bab50_0 .net "MUXalu2", 1 0, v0x7fddac0c38a0_0;  1 drivers
v0x7fddac0bac00_0 .net "MUXalu3", 0 0, L_0x7fddac0c8540;  1 drivers
v0x7fddac0baca0_0 .net "MUXb", 0 0, L_0x7fddac0c6fa0;  1 drivers
v0x7fddac0bad40_0 .net "MUXifpc", 0 0, L_0x7fddac0ca6f0;  1 drivers
v0x7fddac0bade0_0 .net "MUXjmp", 15 0, L_0x7fddac0ca8e0;  1 drivers
v0x7fddac0bae90_0 .net "MUXmout", 0 0, L_0x7fddac0caca0;  1 drivers
v0x7fddac0baf30_0 .net "MUXr1", 0 0, L_0x7fddac0c6860;  1 drivers
v0x7fddac0bb0c0_0 .net "MUXrw", 1 0, L_0x7fddac0cb340;  1 drivers
v0x7fddac0bb150_0 .net "MUXtgt", 0 0, L_0x7fddac0cb520;  1 drivers
v0x7fddac0bb1e0_0 .var "PC0", 15 0;
v0x7fddac0bb290_0 .var "PC1", 15 0;
v0x7fddac0bb340_0 .var "PC2", 15 0;
v0x7fddac0bb3f0_0 .var "PC3", 15 0;
v0x7fddac0bb4a0_0 .var "PC4", 15 0;
L_0x7fdda0078098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bb550_0 .net "Pnop1", 0 0, L_0x7fdda0078098;  1 drivers
v0x7fddac0bb5f0_0 .net "Pnop2", 0 0, L_0x7fddac0c6680;  1 drivers
v0x7fddac0bb690_0 .net "Pnop2_exec2", 0 0, L_0x7fddac0ca580;  1 drivers
v0x7fddac0bb730_0 .net "Pstall", 0 0, L_0x7fddac0c6580;  1 drivers
v0x7fddac0bb7d0_0 .net "WEpc", 0 0, L_0x7fddac0cbee0;  1 drivers
v0x7fddac0bb870_0 .net "WEram", 0 0, L_0x7fddac0cadf0;  1 drivers
v0x7fddac0bb910_0 .net "WEreg", 0 0, L_0x7fddac0cba30;  1 drivers
L_0x7fdda0078320 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bb9b0_0 .net/2u *"_ivl_100", 2 0, L_0x7fdda0078320;  1 drivers
v0x7fddac0bba60_0 .net *"_ivl_102", 0 0, L_0x7fddac0c77c0;  1 drivers
v0x7fddac0bafd0_0 .net *"_ivl_105", 0 0, L_0x7fddac0c7e30;  1 drivers
v0x7fddac0bbcf0_0 .net *"_ivl_107", 2 0, L_0x7fddac0c7ea0;  1 drivers
L_0x7fdda0078368 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bbd80_0 .net/2u *"_ivl_108", 2 0, L_0x7fdda0078368;  1 drivers
v0x7fddac0bbe10_0 .net *"_ivl_110", 0 0, L_0x7fddac0c7f40;  1 drivers
v0x7fddac0bbea0_0 .net *"_ivl_113", 0 0, L_0x7fddac0c8110;  1 drivers
v0x7fddac0bbf40_0 .net *"_ivl_115", 2 0, L_0x7fddac0c8200;  1 drivers
L_0x7fdda00783b0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bbff0_0 .net/2u *"_ivl_116", 2 0, L_0x7fdda00783b0;  1 drivers
v0x7fddac0bc0a0_0 .net *"_ivl_118", 0 0, L_0x7fddac0c83a0;  1 drivers
v0x7fddac0bc140_0 .net *"_ivl_121", 0 0, L_0x7fddac0c7240;  1 drivers
L_0x7fdda00783f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bc1e0_0 .net/2u *"_ivl_122", 0 0, L_0x7fdda00783f8;  1 drivers
L_0x7fdda0078440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bc290_0 .net/2u *"_ivl_124", 0 0, L_0x7fdda0078440;  1 drivers
v0x7fddac0bc340_0 .net *"_ivl_131", 2 0, L_0x7fddac0c8760;  1 drivers
L_0x7fdda0078488 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bc3f0_0 .net/2u *"_ivl_132", 2 0, L_0x7fdda0078488;  1 drivers
v0x7fddac0bc4a0_0 .net *"_ivl_137", 2 0, L_0x7fddac0c89b0;  1 drivers
L_0x7fdda00784d0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bc550_0 .net/2u *"_ivl_138", 2 0, L_0x7fdda00784d0;  1 drivers
v0x7fddac0bc600_0 .net *"_ivl_143", 2 0, L_0x7fddac0c8b70;  1 drivers
L_0x7fdda0078518 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bc6b0_0 .net/2u *"_ivl_144", 2 0, L_0x7fdda0078518;  1 drivers
v0x7fddac0bc760_0 .net *"_ivl_149", 2 0, L_0x7fddac0c8d40;  1 drivers
L_0x7fdda0078560 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bc810_0 .net/2u *"_ivl_150", 2 0, L_0x7fdda0078560;  1 drivers
v0x7fddac0bc8c0_0 .net *"_ivl_152", 0 0, L_0x7fddac0c8c10;  1 drivers
v0x7fddac0bc960_0 .net *"_ivl_155", 3 0, L_0x7fddac0c8f20;  1 drivers
L_0x7fdda00785a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bca10_0 .net/2u *"_ivl_156", 3 0, L_0x7fdda00785a8;  1 drivers
v0x7fddac0bcac0_0 .net *"_ivl_158", 0 0, L_0x7fddac0c8de0;  1 drivers
v0x7fddac0bcb60_0 .net *"_ivl_16", 0 0, L_0x7fddac0c5d20;  1 drivers
L_0x7fdda00785f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bcc00_0 .net/2u *"_ivl_162", 1 0, L_0x7fdda00785f0;  1 drivers
v0x7fddac0bccb0_0 .net *"_ivl_164", 0 0, L_0x7fddac0c9200;  1 drivers
L_0x7fdda0078638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bcd50_0 .net/2u *"_ivl_166", 1 0, L_0x7fdda0078638;  1 drivers
v0x7fddac0bce00_0 .net *"_ivl_168", 0 0, L_0x7fddac0c8fc0;  1 drivers
L_0x7fdda0078680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bcea0_0 .net/2u *"_ivl_170", 1 0, L_0x7fdda0078680;  1 drivers
v0x7fddac0bcf50_0 .net *"_ivl_172", 0 0, L_0x7fddac0c9480;  1 drivers
v0x7fddac0bcff0_0 .net *"_ivl_174", 15 0, L_0x7fddac0c9320;  1 drivers
v0x7fddac0bd0a0_0 .net *"_ivl_176", 15 0, L_0x7fddac0c93e0;  1 drivers
L_0x7fdda0078008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bbb10_0 .net/2u *"_ivl_18", 2 0, L_0x7fdda0078008;  1 drivers
L_0x7fdda00786c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bbbc0_0 .net/2u *"_ivl_180", 1 0, L_0x7fdda00786c8;  1 drivers
v0x7fddac0bd130_0 .net *"_ivl_182", 0 0, L_0x7fddac0c98e0;  1 drivers
L_0x7fdda0078710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bd1c0_0 .net/2u *"_ivl_184", 1 0, L_0x7fdda0078710;  1 drivers
v0x7fddac0bd250_0 .net *"_ivl_186", 0 0, L_0x7fddac0c95a0;  1 drivers
L_0x7fdda0078758 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bd2e0_0 .net/2u *"_ivl_188", 1 0, L_0x7fdda0078758;  1 drivers
v0x7fddac0bd370_0 .net *"_ivl_190", 0 0, L_0x7fddac0c9680;  1 drivers
v0x7fddac0bd400_0 .net *"_ivl_192", 15 0, L_0x7fddac0c9a20;  1 drivers
v0x7fddac0bd4a0_0 .net *"_ivl_194", 15 0, L_0x7fddac0c9dd0;  1 drivers
v0x7fddac0bd550_0 .net *"_ivl_20", 0 0, L_0x7fddac0c5e70;  1 drivers
v0x7fddac0bd5f0_0 .net *"_ivl_201", 0 0, L_0x7fddac0c9e70;  1 drivers
v0x7fddac0bd690_0 .net *"_ivl_203", 0 0, L_0x7fddac0ca340;  1 drivers
v0x7fddac0bd730_0 .net *"_ivl_205", 0 0, L_0x7fddac0ca3b0;  1 drivers
v0x7fddac0bd7d0_0 .net *"_ivl_213", 15 0, L_0x7fddac0ca460;  1 drivers
v0x7fddac0bd880_0 .net *"_ivl_214", 15 0, L_0x7fddac0ca760;  1 drivers
L_0x7fdda00787a0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bd930_0 .net/2u *"_ivl_216", 15 0, L_0x7fdda00787a0;  1 drivers
v0x7fddac0bd9e0_0 .net *"_ivl_218", 15 0, L_0x7fddac0ca180;  1 drivers
L_0x7fdda00787e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bda90_0 .net/2u *"_ivl_220", 2 0, L_0x7fdda00787e8;  1 drivers
v0x7fddac0bdb40_0 .net *"_ivl_223", 12 0, L_0x7fddac0ca2a0;  1 drivers
v0x7fddac0bdbf0_0 .net *"_ivl_224", 15 0, L_0x7fddac0caa40;  1 drivers
v0x7fddac0bdca0_0 .net *"_ivl_226", 15 0, L_0x7fddac0cab60;  1 drivers
v0x7fddac0bdd50_0 .net *"_ivl_23", 0 0, L_0x7fddac0c5f50;  1 drivers
v0x7fddac0bddf0_0 .net *"_ivl_233", 0 0, L_0x7fddac0cac00;  1 drivers
L_0x7fdda0078830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bdea0_0 .net/2u *"_ivl_234", 0 0, L_0x7fdda0078830;  1 drivers
L_0x7fdda0078878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bdf50_0 .net/2u *"_ivl_236", 0 0, L_0x7fdda0078878;  1 drivers
v0x7fddac0be000_0 .net *"_ivl_24", 0 0, L_0x7fddac0c6070;  1 drivers
L_0x7fdda00788c0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be0a0_0 .net/2u *"_ivl_242", 2 0, L_0x7fdda00788c0;  1 drivers
v0x7fddac0be150_0 .net *"_ivl_244", 0 0, L_0x7fddac0cb140;  1 drivers
L_0x7fdda0078908 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be1f0_0 .net/2u *"_ivl_246", 1 0, L_0x7fdda0078908;  1 drivers
L_0x7fdda0078950 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be2a0_0 .net/2u *"_ivl_248", 2 0, L_0x7fdda0078950;  1 drivers
v0x7fddac0be350_0 .net *"_ivl_250", 0 0, L_0x7fddac0c8440;  1 drivers
L_0x7fdda0078998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be3f0_0 .net/2u *"_ivl_252", 1 0, L_0x7fdda0078998;  1 drivers
L_0x7fdda00789e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be4a0_0 .net/2u *"_ivl_254", 1 0, L_0x7fdda00789e0;  1 drivers
v0x7fddac0be550_0 .net *"_ivl_256", 1 0, L_0x7fddac0cb480;  1 drivers
L_0x7fdda0078050 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be600_0 .net/2u *"_ivl_26", 2 0, L_0x7fdda0078050;  1 drivers
L_0x7fdda0078a28 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be6b0_0 .net/2u *"_ivl_260", 2 0, L_0x7fdda0078a28;  1 drivers
v0x7fddac0be760_0 .net *"_ivl_262", 0 0, L_0x7fddac0cb790;  1 drivers
L_0x7fdda0078a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be800_0 .net/2u *"_ivl_264", 0 0, L_0x7fdda0078a70;  1 drivers
L_0x7fdda0078ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddac0be8b0_0 .net/2u *"_ivl_266", 0 0, L_0x7fdda0078ab8;  1 drivers
v0x7fddac0be960_0 .net *"_ivl_271", 0 0, L_0x7fddac0cb680;  1 drivers
v0x7fddac0bea10_0 .net *"_ivl_273", 2 0, L_0x7fddac0cb8b0;  1 drivers
L_0x7fdda0078b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0beac0_0 .net/2u *"_ivl_274", 2 0, L_0x7fdda0078b00;  1 drivers
v0x7fddac0beb70_0 .net *"_ivl_276", 0 0, L_0x7fddac0cb950;  1 drivers
v0x7fddac0bec10_0 .net *"_ivl_28", 0 0, L_0x7fddac0c6190;  1 drivers
v0x7fddac0becb0_0 .net *"_ivl_282", 15 0, L_0x7fddac0cbf80;  1 drivers
v0x7fddac0bed60_0 .net *"_ivl_285", 12 0, L_0x7fddac0cbb70;  1 drivers
v0x7fddac0bee10_0 .net *"_ivl_286", 14 0, L_0x7fddac0cbc10;  1 drivers
L_0x7fdda0078b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0beec0_0 .net *"_ivl_289", 1 0, L_0x7fdda0078b48;  1 drivers
L_0x7fdda0078b90 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bef70_0 .net/2u *"_ivl_292", 15 0, L_0x7fdda0078b90;  1 drivers
v0x7fddac0bf020_0 .net *"_ivl_294", 15 0, L_0x7fddac0cc2e0;  1 drivers
v0x7fddac0bf0d0_0 .net *"_ivl_299", 2 0, L_0x7fddac0cc0e0;  1 drivers
L_0x7fdda0078bd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bf180_0 .net/2u *"_ivl_300", 2 0, L_0x7fdda0078bd8;  1 drivers
L_0x7fdda0078c20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bf230_0 .net/2u *"_ivl_306", 2 0, L_0x7fdda0078c20;  1 drivers
v0x7fddac0bf2e0_0 .net *"_ivl_308", 0 0, L_0x7fddac0cc800;  1 drivers
v0x7fddac0bf380_0 .net *"_ivl_31", 0 0, L_0x7fddac0c6270;  1 drivers
L_0x7fdda0078c68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bf420_0 .net/2u *"_ivl_310", 15 0, L_0x7fdda0078c68;  1 drivers
v0x7fddac0bf4d0_0 .net *"_ivl_312", 15 0, L_0x7fddac0cc480;  1 drivers
v0x7fddac0bf580_0 .net *"_ivl_314", 4 0, L_0x7fddac0cc520;  1 drivers
L_0x7fdda0078cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bf630_0 .net *"_ivl_317", 1 0, L_0x7fdda0078cb0;  1 drivers
L_0x7fdda0078cf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bf6e0_0 .net/2u *"_ivl_320", 2 0, L_0x7fdda0078cf8;  1 drivers
v0x7fddac0bf790_0 .net *"_ivl_322", 0 0, L_0x7fddac0ccc60;  1 drivers
L_0x7fdda0078d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bf830_0 .net/2u *"_ivl_324", 15 0, L_0x7fdda0078d40;  1 drivers
v0x7fddac0bf8e0_0 .net *"_ivl_326", 15 0, L_0x7fddac0cc920;  1 drivers
v0x7fddac0bf990_0 .net *"_ivl_328", 4 0, L_0x7fddac0cc9c0;  1 drivers
v0x7fddac0bfa40_0 .net *"_ivl_33", 0 0, L_0x7fddac0c6360;  1 drivers
L_0x7fdda0078d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bfae0_0 .net *"_ivl_331", 1 0, L_0x7fdda0078d88;  1 drivers
L_0x7fdda0078dd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bfb90_0 .net/2u *"_ivl_334", 2 0, L_0x7fdda0078dd0;  1 drivers
v0x7fddac0bfc40_0 .net *"_ivl_337", 12 0, L_0x7fddac0cd0e0;  1 drivers
v0x7fddac0bfcf0_0 .net *"_ivl_338", 15 0, L_0x7fddac0ccd80;  1 drivers
L_0x7fdda0078e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bfda0_0 .net/2u *"_ivl_342", 1 0, L_0x7fdda0078e18;  1 drivers
v0x7fddac0bfe50_0 .net *"_ivl_344", 0 0, L_0x7fddac0ccf80;  1 drivers
L_0x7fdda0078e60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fddac0bfef0_0 .net/2u *"_ivl_346", 1 0, L_0x7fdda0078e60;  1 drivers
v0x7fddac0bffa0_0 .net *"_ivl_348", 0 0, L_0x7fddac0cd580;  1 drivers
L_0x7fdda0078ea8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0040_0 .net/2u *"_ivl_350", 1 0, L_0x7fdda0078ea8;  1 drivers
v0x7fddac0c00f0_0 .net *"_ivl_352", 0 0, L_0x7fddac0cd280;  1 drivers
v0x7fddac0c0190_0 .net *"_ivl_354", 15 0, L_0x7fddac0cd360;  1 drivers
v0x7fddac0c0240_0 .net *"_ivl_356", 15 0, L_0x7fddac0cd480;  1 drivers
L_0x7fdda0078ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c02f0_0 .net/2u *"_ivl_360", 1 0, L_0x7fdda0078ef0;  1 drivers
v0x7fddac0c03a0_0 .net *"_ivl_362", 0 0, L_0x7fddac0cd6e0;  1 drivers
L_0x7fdda0078f38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0440_0 .net/2u *"_ivl_364", 1 0, L_0x7fdda0078f38;  1 drivers
v0x7fddac0c04f0_0 .net *"_ivl_366", 0 0, L_0x7fddac0cd7c0;  1 drivers
L_0x7fdda0078f80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0590_0 .net/2u *"_ivl_368", 1 0, L_0x7fdda0078f80;  1 drivers
v0x7fddac0c0640_0 .net *"_ivl_370", 0 0, L_0x7fddac0cd8a0;  1 drivers
v0x7fddac0c06e0_0 .net *"_ivl_372", 15 0, L_0x7fddac0cdda0;  1 drivers
v0x7fddac0c0790_0 .net *"_ivl_374", 15 0, L_0x7fddac0cdb60;  1 drivers
v0x7fddac0c0840_0 .net *"_ivl_386", 15 0, L_0x7fddac0cbe10;  1 drivers
v0x7fddac0c08f0_0 .net *"_ivl_388", 14 0, L_0x7fddac0ce070;  1 drivers
L_0x7fdda0078fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c09a0_0 .net *"_ivl_391", 1 0, L_0x7fdda0078fc8;  1 drivers
L_0x7fdda0079010 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0a50_0 .net/2u *"_ivl_396", 15 0, L_0x7fdda0079010;  1 drivers
v0x7fddac0c0b00_0 .net *"_ivl_398", 15 0, L_0x7fddac0ce540;  1 drivers
L_0x7fdda0079058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0bb0_0 .net/2u *"_ivl_402", 1 0, L_0x7fdda0079058;  1 drivers
v0x7fddac0c0c60_0 .net *"_ivl_404", 0 0, L_0x7fddac0ce740;  1 drivers
L_0x7fdda00790a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0d00_0 .net/2u *"_ivl_406", 2 0, L_0x7fdda00790a0;  1 drivers
L_0x7fdda00790e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c0db0_0 .net/2u *"_ivl_408", 1 0, L_0x7fdda00790e8;  1 drivers
v0x7fddac0c0e60_0 .net *"_ivl_410", 0 0, L_0x7fddac0cedb0;  1 drivers
v0x7fddac0c0f00_0 .net *"_ivl_413", 2 0, L_0x7fddac0ce9d0;  1 drivers
v0x7fddac0c0fb0_0 .net *"_ivl_415", 2 0, L_0x7fddac0cea70;  1 drivers
v0x7fddac0c1060_0 .net *"_ivl_416", 2 0, L_0x7fddac0ceb10;  1 drivers
L_0x7fdda00780e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1110_0 .net/2u *"_ivl_42", 2 0, L_0x7fdda00780e0;  1 drivers
v0x7fddac0c11c0_0 .net *"_ivl_44", 0 0, L_0x7fddac0c66f0;  1 drivers
L_0x7fdda0078128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1260_0 .net/2u *"_ivl_46", 0 0, L_0x7fdda0078128;  1 drivers
L_0x7fdda0078170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1310_0 .net/2u *"_ivl_48", 0 0, L_0x7fdda0078170;  1 drivers
v0x7fddac0c13c0_0 .net *"_ivl_53", 2 0, L_0x7fddac0c69c0;  1 drivers
L_0x7fdda00781b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1470_0 .net/2u *"_ivl_54", 2 0, L_0x7fdda00781b8;  1 drivers
v0x7fddac0c1520_0 .net *"_ivl_56", 0 0, L_0x7fddac0c6b40;  1 drivers
v0x7fddac0c15c0_0 .net *"_ivl_59", 2 0, L_0x7fddac0c6be0;  1 drivers
L_0x7fdda0078200 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1670_0 .net/2u *"_ivl_60", 2 0, L_0x7fdda0078200;  1 drivers
v0x7fddac0c1720_0 .net *"_ivl_62", 0 0, L_0x7fddac0c6cf0;  1 drivers
v0x7fddac0c17c0_0 .net *"_ivl_65", 0 0, L_0x7fddac0c6dd0;  1 drivers
L_0x7fdda0078248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1860_0 .net/2u *"_ivl_66", 0 0, L_0x7fdda0078248;  1 drivers
L_0x7fdda0078290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1910_0 .net/2u *"_ivl_68", 0 0, L_0x7fdda0078290;  1 drivers
v0x7fddac0c19c0_0 .net *"_ivl_93", 2 0, L_0x7fddac0c7980;  1 drivers
L_0x7fdda00782d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fddac0c1a70_0 .net/2u *"_ivl_94", 2 0, L_0x7fdda00782d8;  1 drivers
v0x7fddac0c1b20_0 .net *"_ivl_96", 0 0, L_0x7fddac0c7a40;  1 drivers
v0x7fddac0c1bc0_0 .net *"_ivl_99", 2 0, L_0x7fddac0c7c30;  1 drivers
v0x7fddac0c1c70_0 .net "aluOp", 2 0, L_0x7fddac0c8660;  1 drivers
v0x7fddac0c1d20_0 .var "aluOut", 15 0;
v0x7fddac0c1dd0_0 .net "alu_imm7", 15 0, L_0x7fddac0ce220;  1 drivers
v0x7fddac0c1e80_0 .net "alu_in1", 15 0, L_0x7fddac0c97c0;  1 drivers
v0x7fddac0c1f30_0 .net "alu_in2", 15 0, L_0x7fddac0c9cb0;  1 drivers
v0x7fddac0c1fe0_0 .var "alu_op_val", 2 0;
v0x7fddac0c2090_0 .net "alu_operand1", 15 0, L_0x7fddac0cd9c0;  1 drivers
v0x7fddac0c2140_0 .net "alu_operand2", 15 0, L_0x7fddac0c82a0;  1 drivers
v0x7fddac0c21f0_0 .var "alu_result", 15 0;
v0x7fddac0c22a0_0 .net "b2_next", 15 0, L_0x7fddac0cce20;  1 drivers
v0x7fddac0c2350_0 .net "b3_next", 15 0, L_0x7fddac0cde80;  1 drivers
v0x7fddac0c2400_0 .net "clock", 0 0, v0x7fddac0c4f90_0;  1 drivers
v0x7fddac0c24a0_0 .var "cycle_count", 31 0;
v0x7fddac0c2550_0 .net "debug_cycle", 31 0, L_0x7fddac0c5800;  alias, 1 drivers
v0x7fddac0c2600_0 .net "debug_instr", 15 0, L_0x7fddac0c5740;  alias, 1 drivers
v0x7fddac0c26b0_0 .net "debug_pc", 15 0, L_0x7fddac0c56c0;  alias, 1 drivers
v0x7fddac0c2760_0 .net "halt", 0 0, L_0x7fddac0c58d0;  alias, 1 drivers
v0x7fddac0c2800_0 .var "halted", 0 0;
v0x7fddac0c28a0_0 .var/i "i", 31 0;
v0x7fddac0c2950_0 .net "instr_fetched", 15 0, L_0x7fddac0cbd30;  1 drivers
v0x7fddac0c2a00_0 .net "ir1_reg1", 2 0, L_0x7fddac0c5a60;  1 drivers
v0x7fddac0c2ab0_0 .net "ir1_reg2", 2 0, L_0x7fddac0c5b60;  1 drivers
v0x7fddac0c2b60_0 .net "ir2_dest", 2 0, L_0x7fddac0c5c20;  1 drivers
v0x7fddac0c2c10_0 .net "ir2_is_lw", 0 0, L_0x7fddac0c5980;  1 drivers
v0x7fddac0c2cb0_0 .net "ir2_reg1", 2 0, L_0x7fddac0c7100;  1 drivers
v0x7fddac0c2d60_0 .net "ir2_reg2", 2 0, L_0x7fddac0c71a0;  1 drivers
v0x7fddac0c2e10_0 .net "ir3_dest", 2 0, L_0x7fddac0c7350;  1 drivers
v0x7fddac0c2ec0_0 .net "ir3_writes", 0 0, L_0x7fddac0c75d0;  1 drivers
v0x7fddac0c2f60_0 .net "ir4_dest", 2 0, L_0x7fddac0c73f0;  1 drivers
v0x7fddac0c3010_0 .net "ir4_writes", 0 0, L_0x7fddac0c7490;  1 drivers
v0x7fddac0c30b0_0 .net "ir5_dest", 2 0, L_0x7fddac0c7530;  1 drivers
v0x7fddac0c3160_0 .net "ir5_writes", 0 0, L_0x7fddac0c7720;  1 drivers
v0x7fddac0c3200_0 .net "is_j", 0 0, L_0x7fddac0c8800;  1 drivers
v0x7fddac0c32a0_0 .net "is_jal", 0 0, L_0x7fddac0c8a50;  1 drivers
v0x7fddac0c3340_0 .net "is_jeq", 0 0, L_0x7fddac0c8910;  1 drivers
v0x7fddac0c33e0_0 .net "is_jr", 0 0, L_0x7fddac0c9110;  1 drivers
v0x7fddac0c3480_0 .var "mOut", 15 0;
v0x7fddac0c3530_0 .net "mem_addr", 12 0, L_0x7fddac0cdfd0;  1 drivers
v0x7fddac0c35e0_0 .net "mem_data", 15 0, L_0x7fddac0ce880;  1 drivers
v0x7fddac0c3690_0 .net "mout_next", 15 0, L_0x7fddac0ce930;  1 drivers
v0x7fddac0c3740_0 .var "muxalu1_val", 1 0;
v0x7fddac0c37f0_0 .net "muxalu2_out", 15 0, L_0x7fddac0cdcc0;  1 drivers
v0x7fddac0c38a0_0 .var "muxalu2_val", 1 0;
v0x7fddac0c3950_0 .net "needs_stall", 0 0, L_0x7fddac0c6490;  1 drivers
v0x7fddac0c39f0_0 .net "pc_next", 15 0, L_0x7fddac0cc3e0;  1 drivers
v0x7fddac0c3aa0_0 .var "pc_unchanged_count", 3 0;
v0x7fddac0c3b50_0 .var "prev_pc0", 15 0;
v0x7fddac0c3c00_0 .net "r1_addr", 2 0, L_0x7fddac0cc180;  1 drivers
v0x7fddac0c3cb0_0 .net "r1_data", 15 0, L_0x7fddac0cc640;  1 drivers
v0x7fddac0c3d60_0 .net "r2_addr", 2 0, L_0x7fddac0cc760;  1 drivers
v0x7fddac0c3e10_0 .net "r2_data", 15 0, L_0x7fddac0ccae0;  1 drivers
v0x7fddac0c3ec0 .array "ram", 8191 0, 15 0;
v0x7fddac0c3f60 .array "regs", 7 0, 15 0;
v0x7fddac0c4000_0 .net "reset", 0 0, v0x7fddac0c5440_0;  1 drivers
v0x7fddac0c40a0_0 .net "take_jump", 0 0, L_0x7fddac0ca510;  1 drivers
v0x7fddac0c4140_0 .var "wbOut", 15 0;
v0x7fddac0c41f0_0 .net "wb_addr", 2 0, L_0x7fddac0cec70;  1 drivers
v0x7fddac0c42a0_0 .net "wb_data", 15 0, L_0x7fddac0ce620;  1 drivers
v0x7fddac0c4350_0 .net "wb_opcode", 2 0, L_0x7fddac0cb0a0;  1 drivers
E_0x7fddac026040 .event posedge, v0x7fddac0c4000_0, v0x7fddac0c2400_0;
E_0x7fddac0168b0 .event anyedge, v0x7fddac0c1c70_0, v0x7fddac0c2090_0, v0x7fddac0c2140_0, v0x7fddac0ba780_0;
E_0x7fddac0172b0 .event anyedge, v0x7fddac0ba780_0;
E_0x7fddac0263a0/0 .event anyedge, v0x7fddac0c2ec0_0, v0x7fddac0c2e10_0, v0x7fddac0c2d60_0, v0x7fddac0c3010_0;
E_0x7fddac0263a0/1 .event anyedge, v0x7fddac0c2f60_0, v0x7fddac0c3160_0, v0x7fddac0c30b0_0;
E_0x7fddac0263a0 .event/or E_0x7fddac0263a0/0, E_0x7fddac0263a0/1;
E_0x7fddac026280/0 .event anyedge, v0x7fddac0c2ec0_0, v0x7fddac0c2e10_0, v0x7fddac0c2cb0_0, v0x7fddac0c3010_0;
E_0x7fddac026280/1 .event anyedge, v0x7fddac0c2f60_0, v0x7fddac0c3160_0, v0x7fddac0c30b0_0;
E_0x7fddac026280 .event/or E_0x7fddac026280/0, E_0x7fddac026280/1;
L_0x7fddac0c5980 .ufunc/vec4 TD_tb_pipelined_tests.dut.is_lw, 1, v0x7fddac0ba780_0 (v0x7fddac0b9ab0_0) S_0x7fddac0b98f0;
L_0x7fddac0c5a60 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg1, 3, v0x7fddac0ba690_0 (v0x7fddac0b8d10_0) S_0x7fddac0b8aa0;
L_0x7fddac0c5b60 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg2, 3, v0x7fddac0ba690_0 (v0x7fddac0b9040_0) S_0x7fddac0b8dc0;
L_0x7fddac0c5c20 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_dest_reg, 3, v0x7fddac0ba780_0 (v0x7fddac0b7b90_0) S_0x7fddac07d750;
L_0x7fddac0c5d20 .cmp/eq 3, L_0x7fddac0c5a60, L_0x7fddac0c5c20;
L_0x7fddac0c5e70 .cmp/ne 3, L_0x7fddac0c5a60, L_0x7fdda0078008;
L_0x7fddac0c6070 .cmp/eq 3, L_0x7fddac0c5b60, L_0x7fddac0c5c20;
L_0x7fddac0c6190 .cmp/ne 3, L_0x7fddac0c5b60, L_0x7fdda0078050;
L_0x7fddac0c66f0 .cmp/ne 3, L_0x7fddac0c5a60, L_0x7fdda00780e0;
L_0x7fddac0c6860 .functor MUXZ 1, L_0x7fdda0078170, L_0x7fdda0078128, L_0x7fddac0c66f0, C4<>;
L_0x7fddac0c69c0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba690_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c6b40 .cmp/eq 3, L_0x7fddac0c69c0, L_0x7fdda00781b8;
L_0x7fddac0c6be0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba690_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c6cf0 .cmp/eq 3, L_0x7fddac0c6be0, L_0x7fdda0078200;
L_0x7fddac0c6fa0 .functor MUXZ 1, L_0x7fdda0078290, L_0x7fdda0078248, L_0x7fddac0c6dd0, C4<>;
L_0x7fddac0c7100 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg1, 3, v0x7fddac0ba780_0 (v0x7fddac0b8d10_0) S_0x7fddac0b8aa0;
L_0x7fddac0c71a0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg2, 3, v0x7fddac0ba780_0 (v0x7fddac0b9040_0) S_0x7fddac0b8dc0;
L_0x7fddac0c7350 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_dest_reg, 3, v0x7fddac0ba830_0 (v0x7fddac0b7b90_0) S_0x7fddac07d750;
L_0x7fddac0c73f0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_dest_reg, 3, v0x7fddac0ba8e0_0 (v0x7fddac0b7b90_0) S_0x7fddac07d750;
L_0x7fddac0c7530 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_dest_reg, 3, v0x7fddac0ba990_0 (v0x7fddac0b7b90_0) S_0x7fddac07d750;
L_0x7fddac0c75d0 .ufunc/vec4 TD_tb_pipelined_tests.dut.writes_register, 1, v0x7fddac0ba830_0 (v0x7fddac0ba1b0_0) S_0x7fddac0b9f30;
L_0x7fddac0c7490 .ufunc/vec4 TD_tb_pipelined_tests.dut.writes_register, 1, v0x7fddac0ba8e0_0 (v0x7fddac0ba1b0_0) S_0x7fddac0b9f30;
L_0x7fddac0c7720 .ufunc/vec4 TD_tb_pipelined_tests.dut.writes_register, 1, v0x7fddac0ba990_0 (v0x7fddac0ba1b0_0) S_0x7fddac0b9f30;
L_0x7fddac0c7980 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c7a40 .cmp/eq 3, L_0x7fddac0c7980, L_0x7fdda00782d8;
L_0x7fddac0c7c30 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c77c0 .cmp/eq 3, L_0x7fddac0c7c30, L_0x7fdda0078320;
L_0x7fddac0c7ea0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c7f40 .cmp/eq 3, L_0x7fddac0c7ea0, L_0x7fdda0078368;
L_0x7fddac0c8200 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c83a0 .cmp/eq 3, L_0x7fddac0c8200, L_0x7fdda00783b0;
L_0x7fddac0c8540 .functor MUXZ 1, L_0x7fdda0078440, L_0x7fdda00783f8, L_0x7fddac0c7240, C4<>;
L_0x7fddac0c8760 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c8910 .cmp/eq 3, L_0x7fddac0c8760, L_0x7fdda0078488;
L_0x7fddac0c89b0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c8800 .cmp/eq 3, L_0x7fddac0c89b0, L_0x7fdda00784d0;
L_0x7fddac0c8b70 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c8a50 .cmp/eq 3, L_0x7fddac0c8b70, L_0x7fdda0078518;
L_0x7fddac0c8d40 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba780_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0c8c10 .cmp/eq 3, L_0x7fddac0c8d40, L_0x7fdda0078560;
L_0x7fddac0c8f20 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_func, 4, v0x7fddac0ba780_0 (v0x7fddac0b7f60_0) S_0x7fddac0b7ce0;
L_0x7fddac0c8de0 .cmp/eq 4, L_0x7fddac0c8f20, L_0x7fdda00785a8;
L_0x7fddac0c9200 .cmp/eq 2, v0x7fddac0c3740_0, L_0x7fdda00785f0;
L_0x7fddac0c8fc0 .cmp/eq 2, v0x7fddac0c3740_0, L_0x7fdda0078638;
L_0x7fddac0c9480 .cmp/eq 2, v0x7fddac0c3740_0, L_0x7fdda0078680;
L_0x7fddac0c9320 .functor MUXZ 16, v0x7fddac0ba3c0_0, v0x7fddac0c4140_0, L_0x7fddac0c9480, C4<>;
L_0x7fddac0c93e0 .functor MUXZ 16, L_0x7fddac0c9320, v0x7fddac0c3480_0, L_0x7fddac0c8fc0, C4<>;
L_0x7fddac0c97c0 .functor MUXZ 16, L_0x7fddac0c93e0, v0x7fddac0c1d20_0, L_0x7fddac0c9200, C4<>;
L_0x7fddac0c98e0 .cmp/eq 2, v0x7fddac0c38a0_0, L_0x7fdda00786c8;
L_0x7fddac0c95a0 .cmp/eq 2, v0x7fddac0c38a0_0, L_0x7fdda0078710;
L_0x7fddac0c9680 .cmp/eq 2, v0x7fddac0c38a0_0, L_0x7fdda0078758;
L_0x7fddac0c9a20 .functor MUXZ 16, v0x7fddac0ba480_0, v0x7fddac0c4140_0, L_0x7fddac0c9680, C4<>;
L_0x7fddac0c9dd0 .functor MUXZ 16, L_0x7fddac0c9a20, v0x7fddac0c3480_0, L_0x7fddac0c95a0, C4<>;
L_0x7fddac0c9cb0 .functor MUXZ 16, L_0x7fddac0c9dd0, v0x7fddac0c1d20_0, L_0x7fddac0c98e0, C4<>;
L_0x7fddac0ca060 .cmp/eq 16, L_0x7fddac0c97c0, L_0x7fddac0c9cb0;
L_0x7fddac0ca460 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_imm7_signed, 16, v0x7fddac0ba780_0 (v0x7fddac0b8680_0) S_0x7fddac0b8350;
L_0x7fddac0ca760 .arith/sum 16, v0x7fddac0bb340_0, L_0x7fddac0ca460;
L_0x7fddac0ca180 .arith/sum 16, L_0x7fddac0ca760, L_0x7fdda00787a0;
L_0x7fddac0ca2a0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_imm13, 13, v0x7fddac0ba780_0 (v0x7fddac0b82a0_0) S_0x7fddac0b8010;
L_0x7fddac0caa40 .concat [ 13 3 0 0], L_0x7fddac0ca2a0, L_0x7fdda00787e8;
L_0x7fddac0cab60 .functor MUXZ 16, L_0x7fddac0caa40, L_0x7fddac0ca180, L_0x7fddac0c8910, C4<>;
L_0x7fddac0ca8e0 .functor MUXZ 16, L_0x7fddac0cab60, L_0x7fddac0c97c0, L_0x7fddac0c9110, C4<>;
L_0x7fddac0cadf0 .ufunc/vec4 TD_tb_pipelined_tests.dut.is_sw, 1, v0x7fddac0ba830_0 (v0x7fddac0b9dd0_0) S_0x7fddac0b9c10;
L_0x7fddac0cac00 .ufunc/vec4 TD_tb_pipelined_tests.dut.is_lw, 1, v0x7fddac0ba830_0 (v0x7fddac0b9ab0_0) S_0x7fddac0b98f0;
L_0x7fddac0caca0 .functor MUXZ 1, L_0x7fdda0078878, L_0x7fdda0078830, L_0x7fddac0cac00, C4<>;
L_0x7fddac0cb0a0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_opcode, 3, v0x7fddac0ba8e0_0 (v0x7fddac0b8a00_0) S_0x7fddac0b8740;
L_0x7fddac0cb140 .cmp/eq 3, L_0x7fddac0cb0a0, L_0x7fdda00788c0;
L_0x7fddac0c8440 .cmp/eq 3, L_0x7fddac0cb0a0, L_0x7fdda0078950;
L_0x7fddac0cb480 .functor MUXZ 2, L_0x7fdda00789e0, L_0x7fdda0078998, L_0x7fddac0c8440, C4<>;
L_0x7fddac0cb340 .functor MUXZ 2, L_0x7fddac0cb480, L_0x7fdda0078908, L_0x7fddac0cb140, C4<>;
L_0x7fddac0cb790 .cmp/eq 3, L_0x7fddac0cb0a0, L_0x7fdda0078a28;
L_0x7fddac0cb520 .functor MUXZ 1, L_0x7fdda0078ab8, L_0x7fdda0078a70, L_0x7fddac0cb790, C4<>;
L_0x7fddac0cb680 .ufunc/vec4 TD_tb_pipelined_tests.dut.writes_register, 1, v0x7fddac0ba8e0_0 (v0x7fddac0ba1b0_0) S_0x7fddac0b9f30;
L_0x7fddac0cb8b0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_dest_reg, 3, v0x7fddac0ba8e0_0 (v0x7fddac0b7b90_0) S_0x7fddac07d750;
L_0x7fddac0cb950 .cmp/ne 3, L_0x7fddac0cb8b0, L_0x7fdda0078b00;
L_0x7fddac0cbee0 .reduce/nor L_0x7fddac0c6580;
L_0x7fddac0cbf80 .array/port v0x7fddac0c3ec0, L_0x7fddac0cbc10;
L_0x7fddac0cbb70 .part v0x7fddac0bb1e0_0, 0, 13;
L_0x7fddac0cbc10 .concat [ 13 2 0 0], L_0x7fddac0cbb70, L_0x7fdda0078b48;
L_0x7fddac0cc2e0 .arith/sum 16, v0x7fddac0bb1e0_0, L_0x7fdda0078b90;
L_0x7fddac0cc3e0 .functor MUXZ 16, L_0x7fddac0cc2e0, L_0x7fddac0ca8e0, L_0x7fddac0ca6f0, C4<>;
L_0x7fddac0cc0e0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg1, 3, v0x7fddac0ba690_0 (v0x7fddac0b8d10_0) S_0x7fddac0b8aa0;
L_0x7fddac0cc180 .functor MUXZ 3, L_0x7fdda0078bd8, L_0x7fddac0cc0e0, L_0x7fddac0c6860, C4<>;
L_0x7fddac0cc760 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg2, 3, v0x7fddac0ba690_0 (v0x7fddac0b9040_0) S_0x7fddac0b8dc0;
L_0x7fddac0cc800 .cmp/eq 3, L_0x7fddac0cc180, L_0x7fdda0078c20;
L_0x7fddac0cc480 .array/port v0x7fddac0c3f60, L_0x7fddac0cc520;
L_0x7fddac0cc520 .concat [ 3 2 0 0], L_0x7fddac0cc180, L_0x7fdda0078cb0;
L_0x7fddac0cc640 .functor MUXZ 16, L_0x7fddac0cc480, L_0x7fdda0078c68, L_0x7fddac0cc800, C4<>;
L_0x7fddac0ccc60 .cmp/eq 3, L_0x7fddac0cc760, L_0x7fdda0078cf8;
L_0x7fddac0cc920 .array/port v0x7fddac0c3f60, L_0x7fddac0cc9c0;
L_0x7fddac0cc9c0 .concat [ 3 2 0 0], L_0x7fddac0cc760, L_0x7fdda0078d88;
L_0x7fddac0ccae0 .functor MUXZ 16, L_0x7fddac0cc920, L_0x7fdda0078d40, L_0x7fddac0ccc60, C4<>;
L_0x7fddac0cd0e0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_imm13, 13, v0x7fddac0ba690_0 (v0x7fddac0b82a0_0) S_0x7fddac0b8010;
L_0x7fddac0ccd80 .concat [ 13 3 0 0], L_0x7fddac0cd0e0, L_0x7fdda0078dd0;
L_0x7fddac0cce20 .functor MUXZ 16, L_0x7fddac0ccae0, L_0x7fddac0ccd80, L_0x7fddac0c6fa0, C4<>;
L_0x7fddac0ccf80 .cmp/eq 2, v0x7fddac0c3740_0, L_0x7fdda0078e18;
L_0x7fddac0cd580 .cmp/eq 2, v0x7fddac0c3740_0, L_0x7fdda0078e60;
L_0x7fddac0cd280 .cmp/eq 2, v0x7fddac0c3740_0, L_0x7fdda0078ea8;
L_0x7fddac0cd360 .functor MUXZ 16, v0x7fddac0ba3c0_0, v0x7fddac0c4140_0, L_0x7fddac0cd280, C4<>;
L_0x7fddac0cd480 .functor MUXZ 16, L_0x7fddac0cd360, v0x7fddac0c3480_0, L_0x7fddac0cd580, C4<>;
L_0x7fddac0cd9c0 .functor MUXZ 16, L_0x7fddac0cd480, v0x7fddac0c1d20_0, L_0x7fddac0ccf80, C4<>;
L_0x7fddac0cd6e0 .cmp/eq 2, v0x7fddac0c38a0_0, L_0x7fdda0078ef0;
L_0x7fddac0cd7c0 .cmp/eq 2, v0x7fddac0c38a0_0, L_0x7fdda0078f38;
L_0x7fddac0cd8a0 .cmp/eq 2, v0x7fddac0c38a0_0, L_0x7fdda0078f80;
L_0x7fddac0cdda0 .functor MUXZ 16, v0x7fddac0ba480_0, v0x7fddac0c4140_0, L_0x7fddac0cd8a0, C4<>;
L_0x7fddac0cdb60 .functor MUXZ 16, L_0x7fddac0cdda0, v0x7fddac0c3480_0, L_0x7fddac0cd7c0, C4<>;
L_0x7fddac0cdcc0 .functor MUXZ 16, L_0x7fddac0cdb60, v0x7fddac0c1d20_0, L_0x7fddac0cd6e0, C4<>;
L_0x7fddac0ce220 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_imm7_signed, 16, v0x7fddac0ba780_0 (v0x7fddac0b8680_0) S_0x7fddac0b8350;
L_0x7fddac0c82a0 .functor MUXZ 16, L_0x7fddac0ce220, L_0x7fddac0cdcc0, L_0x7fddac0c8540, C4<>;
L_0x7fddac0cdfd0 .part v0x7fddac0c1d20_0, 0, 13;
L_0x7fddac0cbe10 .array/port v0x7fddac0c3ec0, L_0x7fddac0ce070;
L_0x7fddac0ce070 .concat [ 13 2 0 0], L_0x7fddac0cdfd0, L_0x7fdda0078fc8;
L_0x7fddac0ce930 .functor MUXZ 16, v0x7fddac0c1d20_0, L_0x7fddac0ce880, L_0x7fddac0caca0, C4<>;
L_0x7fddac0ce540 .arith/sum 16, v0x7fddac0bb4a0_0, L_0x7fdda0079010;
L_0x7fddac0ce620 .functor MUXZ 16, v0x7fddac0c3480_0, L_0x7fddac0ce540, L_0x7fddac0cb520, C4<>;
L_0x7fddac0ce740 .cmp/eq 2, L_0x7fddac0cb340, L_0x7fdda0079058;
L_0x7fddac0cedb0 .cmp/eq 2, L_0x7fddac0cb340, L_0x7fdda00790e8;
L_0x7fddac0ce9d0 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg3, 3, v0x7fddac0ba8e0_0 (v0x7fddac0b9370_0) S_0x7fddac0b90f0;
L_0x7fddac0cea70 .ufunc/vec4 TD_tb_pipelined_tests.dut.get_reg2, 3, v0x7fddac0ba8e0_0 (v0x7fddac0b9040_0) S_0x7fddac0b8dc0;
L_0x7fddac0ceb10 .functor MUXZ 3, L_0x7fddac0cea70, L_0x7fddac0ce9d0, L_0x7fddac0cedb0, C4<>;
L_0x7fddac0cec70 .functor MUXZ 3, L_0x7fddac0ceb10, L_0x7fdda00790a0, L_0x7fddac0ce740, C4<>;
S_0x7fddac07d750 .scope function.vec4.s3, "get_dest_reg" "get_dest_reg" 4 258, 4 258 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_dest_reg is vec4 return value of scope S_0x7fddac07d750
v0x7fddac0b7b90_0 .var "instr", 15 0;
v0x7fddac0b7c30_0 .var "op", 2 0;
TD_tb_pipelined_tests.dut.get_dest_reg ;
    %load/vec4 v0x7fddac0b7b90_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %store/vec4 v0x7fddac0b7c30_0, 0, 3;
    %load/vec4 v0x7fddac0b7c30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fddac0b7b90_0;
    %store/vec4 v0x7fddac0b9370_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_reg3, S_0x7fddac0b90f0;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fddac0b7c30_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fddac0b7b90_0;
    %store/vec4 v0x7fddac0b9040_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_reg2, S_0x7fddac0b8dc0;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
S_0x7fddac0b7ce0 .scope function.vec4.s4, "get_func" "get_func" 4 188, 4 188 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_func is vec4 return value of scope S_0x7fddac0b7ce0
v0x7fddac0b7f60_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_func ;
    %load/vec4 v0x7fddac0b7f60_0;
    %parti/s 4, 0, 2;
    %ret/vec4 0, 0, 4;  Assign to get_func (store_vec4_to_lval)
    %end;
S_0x7fddac0b8010 .scope function.vec4.s13, "get_imm13" "get_imm13" 4 225, 4 225 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_imm13 is vec4 return value of scope S_0x7fddac0b8010
v0x7fddac0b82a0_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_imm13 ;
    %load/vec4 v0x7fddac0b82a0_0;
    %parti/s 13, 0, 2;
    %ret/vec4 0, 0, 13;  Assign to get_imm13 (store_vec4_to_lval)
    %end;
S_0x7fddac0b8350 .scope function.vec4.s16, "get_imm7_signed" "get_imm7_signed" 4 216, 4 216 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_imm7_signed is vec4 return value of scope S_0x7fddac0b8350
v0x7fddac0b85d0_0 .var "imm7", 6 0;
v0x7fddac0b8680_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_imm7_signed ;
    %load/vec4 v0x7fddac0b8680_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7fddac0b85d0_0, 0, 7;
    %load/vec4 v0x7fddac0b85d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x7fddac0b85d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fddac0b85d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %ret/vec4 0, 0, 16;  Assign to get_imm7_signed (store_vec4_to_lval)
    %end;
S_0x7fddac0b8740 .scope function.vec4.s3, "get_opcode" "get_opcode" 4 181, 4 181 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_opcode is vec4 return value of scope S_0x7fddac0b8740
v0x7fddac0b8a00_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_opcode ;
    %load/vec4 v0x7fddac0b8a00_0;
    %parti/s 3, 13, 5;
    %ret/vec4 0, 0, 3;  Assign to get_opcode (store_vec4_to_lval)
    %end;
S_0x7fddac0b8aa0 .scope function.vec4.s3, "get_reg1" "get_reg1" 4 195, 4 195 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_reg1 is vec4 return value of scope S_0x7fddac0b8aa0
v0x7fddac0b8d10_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_reg1 ;
    %load/vec4 v0x7fddac0b8d10_0;
    %parti/s 3, 10, 5;
    %ret/vec4 0, 0, 3;  Assign to get_reg1 (store_vec4_to_lval)
    %end;
S_0x7fddac0b8dc0 .scope function.vec4.s3, "get_reg2" "get_reg2" 4 202, 4 202 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_reg2 is vec4 return value of scope S_0x7fddac0b8dc0
v0x7fddac0b9040_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_reg2 ;
    %load/vec4 v0x7fddac0b9040_0;
    %parti/s 3, 7, 4;
    %ret/vec4 0, 0, 3;  Assign to get_reg2 (store_vec4_to_lval)
    %end;
S_0x7fddac0b90f0 .scope function.vec4.s3, "get_reg3" "get_reg3" 4 209, 4 209 0, S_0x7fddac07db60;
 .timescale 0 0;
; Variable get_reg3 is vec4 return value of scope S_0x7fddac0b90f0
v0x7fddac0b9370_0 .var "instr", 15 0;
TD_tb_pipelined_tests.dut.get_reg3 ;
    %load/vec4 v0x7fddac0b9370_0;
    %parti/s 3, 4, 4;
    %ret/vec4 0, 0, 3;  Assign to get_reg3 (store_vec4_to_lval)
    %end;
S_0x7fddac0b9420 .scope function.vec4.s1, "is_jump" "is_jump" 4 246, 4 246 0, S_0x7fddac07db60;
 .timescale 0 0;
v0x7fddac0b9660_0 .var "fn", 3 0;
v0x7fddac0b9720_0 .var "instr", 15 0;
; Variable is_jump is vec4 return value of scope S_0x7fddac0b9420
v0x7fddac0b9850_0 .var "op", 2 0;
TD_tb_pipelined_tests.dut.is_jump ;
    %load/vec4 v0x7fddac0b9720_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %store/vec4 v0x7fddac0b9850_0, 0, 3;
    %load/vec4 v0x7fddac0b9720_0;
    %store/vec4 v0x7fddac0b7f60_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_func, S_0x7fddac0b7ce0;
    %store/vec4 v0x7fddac0b9660_0, 0, 4;
    %load/vec4 v0x7fddac0b9850_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_8.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fddac0b9850_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_8.8;
    %jmp/1 T_8.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fddac0b9850_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_8.7;
    %flag_get/vec4 4;
    %jmp/1 T_8.6, 4;
    %load/vec4 v0x7fddac0b9850_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.9, 4;
    %load/vec4 v0x7fddac0b9660_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %or;
T_8.6;
    %ret/vec4 0, 0, 1;  Assign to is_jump (store_vec4_to_lval)
    %end;
S_0x7fddac0b98f0 .scope function.vec4.s1, "is_lw" "is_lw" 4 232, 4 232 0, S_0x7fddac07db60;
 .timescale 0 0;
v0x7fddac0b9ab0_0 .var "instr", 15 0;
; Variable is_lw is vec4 return value of scope S_0x7fddac0b98f0
TD_tb_pipelined_tests.dut.is_lw ;
    %load/vec4 v0x7fddac0b9ab0_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to is_lw (store_vec4_to_lval)
    %end;
S_0x7fddac0b9c10 .scope function.vec4.s1, "is_sw" "is_sw" 4 239, 4 239 0, S_0x7fddac07db60;
 .timescale 0 0;
v0x7fddac0b9dd0_0 .var "instr", 15 0;
; Variable is_sw is vec4 return value of scope S_0x7fddac0b9c10
TD_tb_pipelined_tests.dut.is_sw ;
    %load/vec4 v0x7fddac0b9dd0_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to is_sw (store_vec4_to_lval)
    %end;
S_0x7fddac0b9f30 .scope function.vec4.s1, "writes_register" "writes_register" 4 272, 4 272 0, S_0x7fddac07db60;
 .timescale 0 0;
v0x7fddac0ba0f0_0 .var "fn", 3 0;
v0x7fddac0ba1b0_0 .var "instr", 15 0;
v0x7fddac0ba260_0 .var "op", 2 0;
; Variable writes_register is vec4 return value of scope S_0x7fddac0b9f30
TD_tb_pipelined_tests.dut.writes_register ;
    %load/vec4 v0x7fddac0ba1b0_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %store/vec4 v0x7fddac0ba260_0, 0, 3;
    %load/vec4 v0x7fddac0ba1b0_0;
    %store/vec4 v0x7fddac0b7f60_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_func, S_0x7fddac0b7ce0;
    %store/vec4 v0x7fddac0ba0f0_0, 0, 4;
    %load/vec4 v0x7fddac0ba260_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fddac0ba260_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_11.11;
    %flag_get/vec4 4;
    %jmp/1 T_11.10, 4;
    %load/vec4 v0x7fddac0ba260_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.12, 4;
    %load/vec4 v0x7fddac0ba0f0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.12;
    %or;
T_11.10;
    %nor/r;
    %ret/vec4 0, 0, 1;  Assign to writes_register (store_vec4_to_lval)
    %end;
S_0x7fddac0c4490 .scope task, "load_test_array_sum" "load_test_array_sum" 3 53, 3 53 0, S_0x7fddac07e6f0;
 .timescale -9 -12;
TD_tb_pipelined_tests.load_test_array_sum ;
    %pushi/vec4 8320, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 8576, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 34056, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 3376, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 9345, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 51201, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 16386, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 16391, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %end;
S_0x7fddac0c4600 .scope task, "load_test_fibonacci" "load_test_fibonacci" 3 73, 3 73 0, S_0x7fddac07e6f0;
 .timescale -9 -12;
TD_tb_pipelined_tests.load_test_fibonacci ;
    %pushi/vec4 8328, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 8448, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 8577, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 50181, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 9471, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 2496, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 416, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 560, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 16387, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 400, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 16394, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %end;
S_0x7fddac0c47c0 .scope task, "load_test_new_instructions" "load_test_new_instructions" 3 89, 3 89 0, S_0x7fddac07e6f0;
 .timescale -9 -12;
TD_tb_pipelined_tests.load_test_new_instructions ;
    %pushi/vec4 8332, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 8453, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 1333, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 1350, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 8834, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 1369, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 1386, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 16391, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %end;
S_0x7fddac0c4980 .scope task, "load_test_simple" "load_test_simple" 3 44, 3 44 0, S_0x7fddac07e6f0;
 .timescale -9 -12;
TD_tb_pipelined_tests.load_test_simple ;
    %pushi/vec4 8321, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 8450, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 1328, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %pushi/vec4 16387, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %end;
S_0x7fddac0c4b80 .scope task, "print_state" "print_state" 3 239, 3 239 0, S_0x7fddac07e6f0;
 .timescale -9 -12;
v0x7fddac0c4d40_0 .var/i "i", 31 0;
TD_tb_pipelined_tests.print_state ;
    %vpi_call/w 3 242 "$display", "\012Final state:" {0 0 0};
    %vpi_call/w 3 243 "$display", "  PC = %5d (0x%04h)", v0x7fddac0c5230_0, v0x7fddac0c5230_0 {0 0 0};
    %vpi_call/w 3 244 "$display", "  Registers:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddac0c4d40_0, 0, 32;
T_16.13 ;
    %load/vec4 v0x7fddac0c4d40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.14, 5;
    %vpi_call/w 3 246 "$display", "    $%0d = %5d (0x%04h)", v0x7fddac0c4d40_0, &A<v0x7fddac0c3f60, v0x7fddac0c4d40_0 >, &A<v0x7fddac0c3f60, v0x7fddac0c4d40_0 > {0 0 0};
    %load/vec4 v0x7fddac0c4d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddac0c4d40_0, 0, 32;
    %jmp T_16.13;
T_16.14 ;
    %end;
S_0x7fddac0c4dd0 .scope task, "verify_results" "verify_results" 3 194, 3 194 0, S_0x7fddac07e6f0;
 .timescale -9 -12;
TD_tb_pipelined_tests.verify_results ;
    %load/vec4 v0x7fddac0c5610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %jmp T_17.19;
T_17.15 ;
    %vpi_call/w 3 198 "$display", "\012Verifying test_simple:" {0 0 0};
    %vpi_call/w 3 199 "$display", "  Expected: $1=1, $2=2, $3=3" {0 0 0};
    %vpi_call/w 3 200 "$display", "  Actual:   $1=%0d, $2=%0d, $3=%0d", &A<v0x7fddac0c3f60, 1>, &A<v0x7fddac0c3f60, 2>, &A<v0x7fddac0c3f60, 3> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fddac0c3f60, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.23, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fddac0c3f60, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.22, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fddac0c3f60, 4;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %vpi_call/w 3 202 "$display", "  \342\234\223 Results match!" {0 0 0};
    %jmp T_17.21;
T_17.20 ;
    %vpi_call/w 3 204 "$display", "  \342\234\227 Results mismatch!" {0 0 0};
T_17.21 ;
    %jmp T_17.19;
T_17.16 ;
    %vpi_call/w 3 208 "$display", "\012Verifying test_array_sum:" {0 0 0};
    %vpi_call/w 3 209 "$display", "  Expected sum: 37 (5+3+20+4+5)" {0 0 0};
    %vpi_call/w 3 210 "$display", "  Actual sum:   $3=%0d", &A<v0x7fddac0c3f60, 3> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fddac0c3f60, 4;
    %pad/u 32;
    %cmpi/e 37, 0, 32;
    %jmp/0xz  T_17.24, 4;
    %vpi_call/w 3 212 "$display", "  \342\234\223 Results match!" {0 0 0};
    %jmp T_17.25;
T_17.24 ;
    %vpi_call/w 3 214 "$display", "  \342\234\227 Results mismatch!" {0 0 0};
T_17.25 ;
    %jmp T_17.19;
T_17.17 ;
    %vpi_call/w 3 218 "$display", "\012Verifying test_fibonacci:" {0 0 0};
    %vpi_call/w 3 219 "$display", "  Expected: Fib(8) = 21" {0 0 0};
    %vpi_call/w 3 220 "$display", "  Actual:   $3=%0d", &A<v0x7fddac0c3f60, 3> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fddac0c3f60, 4;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_17.26, 4;
    %vpi_call/w 3 222 "$display", "  \342\234\223 Results match!" {0 0 0};
    %jmp T_17.27;
T_17.26 ;
    %vpi_call/w 3 224 "$display", "  \342\234\227 Results mismatch!" {0 0 0};
T_17.27 ;
    %jmp T_17.19;
T_17.18 ;
    %vpi_call/w 3 228 "$display", "\012Verifying test_new_instructions:" {0 0 0};
    %vpi_call/w 3 229 "$display", "  XOR: $3=%0d (expected: 9)", &A<v0x7fddac0c3f60, 3> {0 0 0};
    %vpi_call/w 3 230 "$display", "  NOR: $4=%0d (expected: 65522)", &A<v0x7fddac0c3f60, 4> {0 0 0};
    %vpi_call/w 3 231 "$display", "  SLL: $6=%0d (expected: 48)", &A<v0x7fddac0c3f60, 6> {0 0 0};
    %vpi_call/w 3 232 "$display", "  SRL: $7=%0d (expected: 3)", &A<v0x7fddac0c3f60, 7> {0 0 0};
    %jmp T_17.19;
T_17.19 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fddac07db60;
T_18 ;
    %wait E_0x7fddac026280;
    %load/vec4 v0x7fddac0c2ec0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.3, 10;
    %load/vec4 v0x7fddac0c2e10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x7fddac0c2e10_0;
    %load/vec4 v0x7fddac0c2cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fddac0c3740_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fddac0c3010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.7, 10;
    %load/vec4 v0x7fddac0c2f60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0x7fddac0c2f60_0;
    %load/vec4 v0x7fddac0c2cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fddac0c3740_0, 0, 2;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7fddac0c3160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.11, 10;
    %load/vec4 v0x7fddac0c30b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %load/vec4 v0x7fddac0c30b0_0;
    %load/vec4 v0x7fddac0c2cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddac0c3740_0, 0, 2;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddac0c3740_0, 0, 2;
T_18.9 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fddac07db60;
T_19 ;
    %wait E_0x7fddac0263a0;
    %load/vec4 v0x7fddac0c2ec0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.3, 10;
    %load/vec4 v0x7fddac0c2e10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x7fddac0c2e10_0;
    %load/vec4 v0x7fddac0c2d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fddac0c38a0_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fddac0c3010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.7, 10;
    %load/vec4 v0x7fddac0c2f60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x7fddac0c2f60_0;
    %load/vec4 v0x7fddac0c2d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fddac0c38a0_0, 0, 2;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x7fddac0c3160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.11, 10;
    %load/vec4 v0x7fddac0c30b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.10, 9;
    %load/vec4 v0x7fddac0c30b0_0;
    %load/vec4 v0x7fddac0c2d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fddac0c38a0_0, 0, 2;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fddac0c38a0_0, 0, 2;
T_19.9 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fddac07db60;
T_20 ;
    %wait E_0x7fddac0172b0;
    %load/vec4 v0x7fddac0ba780_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7fddac0ba780_0;
    %store/vec4 v0x7fddac0b7f60_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_func, S_0x7fddac0b7ce0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.13 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.15;
T_20.15 ;
    %pop/vec4 1;
    %jmp T_20.6;
T_20.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.6;
T_20.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fddac0c1fe0_0, 0, 3;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fddac07db60;
T_21 ;
    %wait E_0x7fddac0168b0;
    %load/vec4 v0x7fddac0c1c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %add;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.0 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %add;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.1 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %sub;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.2 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %and;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.3 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %or;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.4 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.9, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_21.10, 8;
T_21.9 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_21.10, 8;
 ; End of false expr.
    %blend;
T_21.10;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.5 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %xor;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.6 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %or;
    %inv;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7fddac0ba780_0;
    %store/vec4 v0x7fddac0b8a00_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_opcode, S_0x7fddac0b8740;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_21.11, 4;
    %load/vec4 v0x7fddac0ba780_0;
    %store/vec4 v0x7fddac0b7f60_0, 0, 16;
    %callf/vec4 TD_tb_pipelined_tests.dut.get_func, S_0x7fddac0b7ce0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v0x7fddac0c2090_0;
    %load/vec4 v0x7fddac0c2140_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fddac0c21f0_0, 0, 16;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
T_21.11 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fddac07db60;
T_22 ;
    %wait E_0x7fddac026040;
    %load/vec4 v0x7fddac0c4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0bb1e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0bb290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0bb340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba3c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0bb3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0c1d20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba8e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0bb4a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0c3480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0c4140_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddac0c28a0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7fddac0c28a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fddac0c28a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fddac0c3f60, 0, 4;
    %load/vec4 v0x7fddac0c28a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddac0c28a0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fddac0c2800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fddac0c24a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0c3b50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fddac0c3aa0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fddac0c2800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x7fddac0ba8e0_0;
    %assign/vec4 v0x7fddac0ba990_0, 0;
    %load/vec4 v0x7fddac0c42a0_0;
    %assign/vec4 v0x7fddac0c4140_0, 0;
    %load/vec4 v0x7fddac0ba830_0;
    %assign/vec4 v0x7fddac0ba8e0_0, 0;
    %load/vec4 v0x7fddac0bb3f0_0;
    %assign/vec4 v0x7fddac0bb4a0_0, 0;
    %load/vec4 v0x7fddac0c3690_0;
    %assign/vec4 v0x7fddac0c3480_0, 0;
    %load/vec4 v0x7fddac0ba780_0;
    %assign/vec4 v0x7fddac0ba830_0, 0;
    %load/vec4 v0x7fddac0bb340_0;
    %assign/vec4 v0x7fddac0bb3f0_0, 0;
    %load/vec4 v0x7fddac0c21f0_0;
    %assign/vec4 v0x7fddac0c1d20_0, 0;
    %load/vec4 v0x7fddac0c2350_0;
    %assign/vec4 v0x7fddac0ba530_0, 0;
    %load/vec4 v0x7fddac0bb5f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.8, 8;
    %load/vec4 v0x7fddac0bb690_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba780_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x7fddac0ba690_0;
    %assign/vec4 v0x7fddac0ba780_0, 0;
T_22.7 ;
    %load/vec4 v0x7fddac0bb290_0;
    %assign/vec4 v0x7fddac0bb340_0, 0;
    %load/vec4 v0x7fddac0c3cb0_0;
    %assign/vec4 v0x7fddac0ba3c0_0, 0;
    %load/vec4 v0x7fddac0c22a0_0;
    %assign/vec4 v0x7fddac0ba480_0, 0;
    %load/vec4 v0x7fddac0bb550_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.11, 8;
    %load/vec4 v0x7fddac0bb690_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.11;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fddac0ba690_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x7fddac0bb730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x7fddac0c2950_0;
    %assign/vec4 v0x7fddac0ba690_0, 0;
T_22.12 ;
T_22.10 ;
    %load/vec4 v0x7fddac0bb730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x7fddac0bb1e0_0;
    %assign/vec4 v0x7fddac0bb290_0, 0;
T_22.14 ;
    %load/vec4 v0x7fddac0bb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x7fddac0c39f0_0;
    %assign/vec4 v0x7fddac0bb1e0_0, 0;
T_22.16 ;
    %load/vec4 v0x7fddac0bb910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x7fddac0c42a0_0;
    %load/vec4 v0x7fddac0c41f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fddac0c3f60, 0, 4;
T_22.18 ;
    %load/vec4 v0x7fddac0bb870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %load/vec4 v0x7fddac0ba530_0;
    %load/vec4 v0x7fddac0c3530_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fddac0c3ec0, 0, 4;
T_22.20 ;
    %load/vec4 v0x7fddac0bad40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.24, 9;
    %load/vec4 v0x7fddac0bade0_0;
    %load/vec4 v0x7fddac0bb340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fddac0c2800_0, 0;
    %jmp T_22.23;
T_22.22 ;
    %load/vec4 v0x7fddac0bb1e0_0;
    %load/vec4 v0x7fddac0c3b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.27, 4;
    %load/vec4 v0x7fddac0bb730_0;
    %nor/r;
    %and;
T_22.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.25, 8;
    %load/vec4 v0x7fddac0c3aa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fddac0c3aa0_0, 0;
    %load/vec4 v0x7fddac0c3aa0_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.28, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fddac0c2800_0, 0;
T_22.28 ;
    %jmp T_22.26;
T_22.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fddac0c3aa0_0, 0;
T_22.26 ;
T_22.23 ;
    %load/vec4 v0x7fddac0bb1e0_0;
    %assign/vec4 v0x7fddac0c3b50_0, 0;
    %load/vec4 v0x7fddac0c24a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fddac0c24a0_0, 0;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fddac07e6f0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddac0c4f90_0, 0, 1;
T_23.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fddac0c4f90_0;
    %inv;
    %store/vec4 v0x7fddac0c4f90_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0x7fddac07e6f0;
T_24 ;
    %vpi_call/w 3 106 "$display", "TEST START" {0 0 0};
    %vpi_call/w 3 107 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 108 "$display", "E20 Pipelined Processor - Test Suite" {0 0 0};
    %vpi_call/w 3 109 "$display", "========================================\012" {0 0 0};
    %vpi_func 3 112 "$value$plusargs" 32, "test=%d", v0x7fddac0c5610_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddac0c5610_0, 0, 32;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddac0c53b0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7fddac0c53b0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7fddac0c53b0_0;
    %store/vec4a v0x7fddac0c3ec0, 4, 0;
    %load/vec4 v0x7fddac0c53b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddac0c53b0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %load/vec4 v0x7fddac0c5610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1702065247, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1936289136, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27749, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7fddac0c54f0_0, 0, 400;
    %fork TD_tb_pipelined_tests.load_test_simple, S_0x7fddac0c4980;
    %join;
    %jmp T_24.9;
T_24.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1702065247, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1936289136, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27749, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7fddac0c54f0_0, 0, 400;
    %fork TD_tb_pipelined_tests.load_test_simple, S_0x7fddac0c4980;
    %join;
    %jmp T_24.9;
T_24.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952805748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1600221810, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1635344243, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 30061, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7fddac0c54f0_0, 0, 400;
    %fork TD_tb_pipelined_tests.load_test_array_sum, S_0x7fddac0c4490;
    %join;
    %jmp T_24.9;
T_24.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952805748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1600547170, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869504867, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25449, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7fddac0c54f0_0, 0, 400;
    %fork TD_tb_pipelined_tests.load_test_fibonacci, S_0x7fddac0c4600;
    %join;
    %jmp T_24.9;
T_24.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7628147, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952411237, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2002741614, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937011317, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1668573551, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28275, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7fddac0c54f0_0, 0, 400;
    %fork TD_tb_pipelined_tests.load_test_new_instructions, S_0x7fddac0c47c0;
    %join;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 145 "$display", "Running: %s", v0x7fddac0c54f0_0 {0 0 0};
    %vpi_call/w 3 146 "$display", "----------------------------------------\012" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x7fddac07e6f0;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fddac0c5440_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddac0c5020_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fddac02cb60;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddac0c5440_0, 0, 1;
    %vpi_call/w 3 158 "$display", "[%s] Reset released, starting execution...\012", v0x7fddac0c54f0_0 {0 0 0};
T_25.2 ;
    %load/vec4 v0x7fddac0c5300_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x7fddac0c5020_0;
    %cmpi/s 100000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz T_25.3, 8;
    %wait E_0x7fddac02cb60;
    %load/vec4 v0x7fddac0c5020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddac0c5020_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %load/vec4 v0x7fddac0c5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %vpi_call/w 3 168 "$display", "\012[%s] Processor halted normally after %0d cycles", v0x7fddac0c54f0_0, v0x7fddac0c50b0_0 {0 0 0};
    %jmp T_25.6;
T_25.5 ;
    %vpi_call/w 3 170 "$display", "\012[%s] ERROR: Timeout after %0d cycles", v0x7fddac0c54f0_0, P_0x7fddac09ec10 {0 0 0};
    %vpi_call/w 3 171 "$display", "LOG: %0t : ERROR : tb_pipelined_tests : dut.halt : expected_value: 1'b1 actual_value: 1'b0", $time {0 0 0};
T_25.6 ;
    %pushi/vec4 2, 0, 32;
T_25.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.8, 5;
    %jmp/1 T_25.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fddac02cb60;
    %jmp T_25.7;
T_25.8 ;
    %pop/vec4 1;
    %fork TD_tb_pipelined_tests.print_state, S_0x7fddac0c4b80;
    %join;
    %fork TD_tb_pipelined_tests.verify_results, S_0x7fddac0c4dd0;
    %join;
    %vpi_call/w 3 181 "$display", "\012========================================" {0 0 0};
    %load/vec4 v0x7fddac0c5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.9, 8;
    %vpi_call/w 3 183 "$display", "TEST PASSED" {0 0 0};
    %jmp T_25.10;
T_25.9 ;
    %vpi_call/w 3 185 "$display", "ERROR" {0 0 0};
    %vpi_call/w 3 186 "$error", "TEST FAILED - Timeout" {0 0 0};
T_25.10 ;
    %vpi_call/w 3 188 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 190 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x7fddac07e6f0;
T_26 ;
    %vpi_call/w 3 253 "$dumpfile", "dumpfile.fst" {0 0 0};
    %vpi_call/w 3 254 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_pipelined_tests.v";
    "processor_pipelined.v";
