<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/altera_xcvr_native_a10_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="altera_xcvr_native_a10_functions_h" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_171"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/atx_pll_altera_xcvr_atx_pll_a10_171_pyejpdi.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_opt_logic_pyejpdi.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_171" />
 <file
   path="sim/atx_pll.v"
   type="VERILOG"
   library="atx_pll"
   hasInlineConfiguration="true" />
 <topLevel name="atx_pll.atx_pll" />
 <deviceFamily name="arria10" />
</simPackage>
