============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 00:23:57 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_bnr.v
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 33208687132672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0000100110010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD_HDMI_DAFENQI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD_HDMI_DAFENQI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD_HDMI_DAFENQI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=130) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=130) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 6863/29 useful/useless nets, 5263/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 6532/8 useful/useless nets, 5700/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 6516/16 useful/useless nets, 5688/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 434 better
SYN-1014 : Optimize round 2
SYN-1032 : 6190/45 useful/useless nets, 5362/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6194/79 useful/useless nets, 5374/43 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 125 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 36 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 6678/3 useful/useless nets, 5858/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25491, tnet num: 6678, tinst num: 5857, tnode num: 33702, tedge num: 40154.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 234 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 226 (3.55), #lev = 7 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 564 instances into 226 LUTs, name keeping = 75%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 399 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.548072s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (68.6%)

RUN-1004 : used memory is 193 MB, reserved memory is 163 MB, peak memory is 234 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.657885s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (78.2%)

RUN-1004 : used memory is 193 MB, reserved memory is 163 MB, peak memory is 234 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/bnr/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/bnr/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5205 instances
RUN-0007 : 1709 luts, 2563 seqs, 615 mslices, 221 lslices, 71 pads, 17 brams, 0 dsps
RUN-1001 : There are total 6025 nets
RUN-1001 : 3959 nets have 2 pins
RUN-1001 : 1539 nets have [3 - 5] pins
RUN-1001 : 364 nets have [6 - 10] pins
RUN-1001 : 115 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     108     
RUN-1001 :   No   |  No   |  Yes  |    1767     
RUN-1001 :   No   |  Yes  |  No   |     53      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     581     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5203 instances, 1709 luts, 2563 seqs, 836 slices, 138 macros(836 instances: 615 mslices 221 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1426 pins
PHY-0007 : Cell area utilization is 17%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 24054, tnet num: 6023, tinst num: 5203, tnode num: 32344, tedge num: 38898.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.656336s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (97.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33843e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5203.
PHY-3001 : End clustering;  0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 922648, overlap = 60.75
PHY-3002 : Step(2): len = 780959, overlap = 61.5
PHY-3002 : Step(3): len = 501089, overlap = 59.875
PHY-3002 : Step(4): len = 443142, overlap = 44.5625
PHY-3002 : Step(5): len = 391591, overlap = 58.5625
PHY-3002 : Step(6): len = 355959, overlap = 67.9062
PHY-3002 : Step(7): len = 323451, overlap = 69.7812
PHY-3002 : Step(8): len = 308735, overlap = 70.375
PHY-3002 : Step(9): len = 278441, overlap = 68.625
PHY-3002 : Step(10): len = 254580, overlap = 73.125
PHY-3002 : Step(11): len = 236965, overlap = 95.2812
PHY-3002 : Step(12): len = 217376, overlap = 94.875
PHY-3002 : Step(13): len = 199497, overlap = 114.906
PHY-3002 : Step(14): len = 191424, overlap = 111.438
PHY-3002 : Step(15): len = 182540, overlap = 118.656
PHY-3002 : Step(16): len = 174053, overlap = 116.562
PHY-3002 : Step(17): len = 165182, overlap = 123.375
PHY-3002 : Step(18): len = 158105, overlap = 131.844
PHY-3002 : Step(19): len = 151236, overlap = 142.719
PHY-3002 : Step(20): len = 145939, overlap = 160.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14836e-05
PHY-3002 : Step(21): len = 154722, overlap = 156.562
PHY-3002 : Step(22): len = 161767, overlap = 161.906
PHY-3002 : Step(23): len = 163054, overlap = 153.938
PHY-3002 : Step(24): len = 159293, overlap = 142.688
PHY-3002 : Step(25): len = 157244, overlap = 142.375
PHY-3002 : Step(26): len = 154928, overlap = 141.781
PHY-3002 : Step(27): len = 154510, overlap = 143.219
PHY-3002 : Step(28): len = 156032, overlap = 140.156
PHY-3002 : Step(29): len = 157449, overlap = 121.844
PHY-3002 : Step(30): len = 156239, overlap = 111.656
PHY-3002 : Step(31): len = 154096, overlap = 112.812
PHY-3002 : Step(32): len = 153219, overlap = 110.531
PHY-3002 : Step(33): len = 153738, overlap = 110.844
PHY-3002 : Step(34): len = 153588, overlap = 106.656
PHY-3002 : Step(35): len = 152742, overlap = 115.5
PHY-3002 : Step(36): len = 149395, overlap = 128.219
PHY-3002 : Step(37): len = 147590, overlap = 126.781
PHY-3002 : Step(38): len = 145669, overlap = 137.469
PHY-3002 : Step(39): len = 144141, overlap = 128.812
PHY-3002 : Step(40): len = 145280, overlap = 131.719
PHY-3002 : Step(41): len = 144399, overlap = 125.469
PHY-3002 : Step(42): len = 143205, overlap = 123.219
PHY-3002 : Step(43): len = 141892, overlap = 127.969
PHY-3002 : Step(44): len = 141426, overlap = 123.125
PHY-3002 : Step(45): len = 141591, overlap = 123
PHY-3002 : Step(46): len = 140780, overlap = 121.906
PHY-3002 : Step(47): len = 139409, overlap = 116.969
PHY-3002 : Step(48): len = 137931, overlap = 124.625
PHY-3002 : Step(49): len = 137725, overlap = 122.156
PHY-3002 : Step(50): len = 137985, overlap = 122.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29673e-05
PHY-3002 : Step(51): len = 139487, overlap = 114.344
PHY-3002 : Step(52): len = 139649, overlap = 114.406
PHY-3002 : Step(53): len = 140084, overlap = 114.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.59346e-05
PHY-3002 : Step(54): len = 140325, overlap = 114.906
PHY-3002 : Step(55): len = 140431, overlap = 115.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000162328
PHY-3002 : Step(56): len = 140869, overlap = 114.969
PHY-3002 : Step(57): len = 141216, overlap = 114.656
PHY-3002 : Step(58): len = 141235, overlap = 114.562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.120878s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.74844e-06
PHY-3002 : Step(59): len = 159416, overlap = 174.375
PHY-3002 : Step(60): len = 159109, overlap = 179.281
PHY-3002 : Step(61): len = 153284, overlap = 184.188
PHY-3002 : Step(62): len = 153504, overlap = 182.875
PHY-3002 : Step(63): len = 151052, overlap = 186.844
PHY-3002 : Step(64): len = 150919, overlap = 187.594
PHY-3002 : Step(65): len = 150905, overlap = 192.562
PHY-3002 : Step(66): len = 150752, overlap = 183.594
PHY-3002 : Step(67): len = 150792, overlap = 185.188
PHY-3002 : Step(68): len = 147782, overlap = 183.844
PHY-3002 : Step(69): len = 145163, overlap = 192
PHY-3002 : Step(70): len = 144560, overlap = 191.031
PHY-3002 : Step(71): len = 143315, overlap = 188.906
PHY-3002 : Step(72): len = 140960, overlap = 196.781
PHY-3002 : Step(73): len = 140279, overlap = 205.469
PHY-3002 : Step(74): len = 138699, overlap = 206.531
PHY-3002 : Step(75): len = 138586, overlap = 204.781
PHY-3002 : Step(76): len = 137457, overlap = 203.156
PHY-3002 : Step(77): len = 137401, overlap = 203.875
PHY-3002 : Step(78): len = 137280, overlap = 198.969
PHY-3002 : Step(79): len = 137546, overlap = 193.5
PHY-3002 : Step(80): len = 136993, overlap = 195.562
PHY-3002 : Step(81): len = 135545, overlap = 189.312
PHY-3002 : Step(82): len = 135005, overlap = 190.844
PHY-3002 : Step(83): len = 133609, overlap = 183.312
PHY-3002 : Step(84): len = 132204, overlap = 184.312
PHY-3002 : Step(85): len = 132006, overlap = 186.562
PHY-3002 : Step(86): len = 131362, overlap = 181.531
PHY-3002 : Step(87): len = 130675, overlap = 175.625
PHY-3002 : Step(88): len = 130635, overlap = 172.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.49688e-06
PHY-3002 : Step(89): len = 129553, overlap = 171.188
PHY-3002 : Step(90): len = 129474, overlap = 170.719
PHY-3002 : Step(91): len = 129339, overlap = 168.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09938e-05
PHY-3002 : Step(92): len = 130520, overlap = 162.281
PHY-3002 : Step(93): len = 130520, overlap = 162.281
PHY-3002 : Step(94): len = 131155, overlap = 158.219
PHY-3002 : Step(95): len = 131206, overlap = 155.938
PHY-3002 : Step(96): len = 133192, overlap = 139.625
PHY-3002 : Step(97): len = 134879, overlap = 135.531
PHY-3002 : Step(98): len = 134602, overlap = 133.219
PHY-3002 : Step(99): len = 134577, overlap = 133.188
PHY-3002 : Step(100): len = 134567, overlap = 134.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.19875e-05
PHY-3002 : Step(101): len = 135093, overlap = 130.875
PHY-3002 : Step(102): len = 135093, overlap = 130.875
PHY-3002 : Step(103): len = 135252, overlap = 129.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.5888e-05
PHY-3002 : Step(104): len = 137733, overlap = 122.188
PHY-3002 : Step(105): len = 138321, overlap = 114.188
PHY-3002 : Step(106): len = 141380, overlap = 107.75
PHY-3002 : Step(107): len = 138926, overlap = 109.062
PHY-3002 : Step(108): len = 138799, overlap = 109.562
PHY-3002 : Step(109): len = 137842, overlap = 114.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.1776e-05
PHY-3002 : Step(110): len = 140167, overlap = 103.719
PHY-3002 : Step(111): len = 140583, overlap = 108.188
PHY-3002 : Step(112): len = 142540, overlap = 102.969
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.144467s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (86.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.81556e-05
PHY-3002 : Step(113): len = 142462, overlap = 234.562
PHY-3002 : Step(114): len = 142642, overlap = 232.594
PHY-3002 : Step(115): len = 141729, overlap = 234.531
PHY-3002 : Step(116): len = 141757, overlap = 231.375
PHY-3002 : Step(117): len = 141358, overlap = 213.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.63112e-05
PHY-3002 : Step(118): len = 142491, overlap = 191.219
PHY-3002 : Step(119): len = 142677, overlap = 190.188
PHY-3002 : Step(120): len = 144988, overlap = 172.5
PHY-3002 : Step(121): len = 146833, overlap = 163.219
PHY-3002 : Step(122): len = 144280, overlap = 166.344
PHY-3002 : Step(123): len = 144072, overlap = 166.469
PHY-3002 : Step(124): len = 143871, overlap = 167.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.26223e-05
PHY-3002 : Step(125): len = 148557, overlap = 149.406
PHY-3002 : Step(126): len = 149455, overlap = 145.656
PHY-3002 : Step(127): len = 151068, overlap = 132.75
PHY-3002 : Step(128): len = 148821, overlap = 137.938
PHY-3002 : Step(129): len = 148664, overlap = 140.844
PHY-3002 : Step(130): len = 147797, overlap = 136.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000145245
PHY-3002 : Step(131): len = 149588, overlap = 126.844
PHY-3002 : Step(132): len = 150038, overlap = 126.062
PHY-3002 : Step(133): len = 151851, overlap = 115.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000290489
PHY-3002 : Step(134): len = 153287, overlap = 118.781
PHY-3002 : Step(135): len = 154835, overlap = 116.469
PHY-3002 : Step(136): len = 156266, overlap = 111.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000580979
PHY-3002 : Step(137): len = 156862, overlap = 110.656
PHY-3002 : Step(138): len = 157333, overlap = 101.281
PHY-3002 : Step(139): len = 157526, overlap = 101.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00109066
PHY-3002 : Step(140): len = 157826, overlap = 100.312
PHY-3002 : Step(141): len = 158755, overlap = 94.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 24054, tnet num: 6023, tinst num: 5203, tnode num: 32344, tedge num: 38898.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 343.22 peak overflow 3.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186720, over cnt = 781(2%), over = 2977, worst = 23
PHY-1001 : End global iterations;  0.350244s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.9%)

PHY-1001 : Congestion index: top1 = 50.06, top5 = 38.07, top10 = 31.82, top15 = 27.59.
PHY-1001 : End incremental global routing;  0.459591s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (57.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.177964s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (70.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.754417s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (62.1%)

OPT-1001 : Current memory(MB): used = 286, reserve = 253, peak = 286.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4605/6025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186720, over cnt = 781(2%), over = 2977, worst = 23
PHY-1002 : len = 199944, over cnt = 538(1%), over = 1571, worst = 18
PHY-1002 : len = 211688, over cnt = 199(0%), over = 550, worst = 17
PHY-1002 : len = 217992, over cnt = 35(0%), over = 91, worst = 12
PHY-1002 : len = 218736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.414912s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (71.6%)

PHY-1001 : Congestion index: top1 = 44.74, top5 = 36.51, top10 = 31.65, top15 = 28.07.
OPT-1001 : End congestion update;  0.512070s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (79.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126527s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.638835s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (75.8%)

OPT-1001 : Current memory(MB): used = 291, reserve = 258, peak = 291.
OPT-1001 : End physical optimization;  2.122266s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (75.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1709 LUT to BLE ...
SYN-4008 : Packed 1709 LUT and 991 SEQ to BLE.
SYN-4003 : Packing 1572 remaining SEQ's ...
SYN-4005 : Packed 579 SEQ with LUT/SLICE
SYN-4006 : 297 single LUT's are left
SYN-4006 : 993 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2702/3795 primitive instances ...
PHY-3001 : End packing;  0.221859s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (56.3%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2368 instances
RUN-1001 : 1135 mslices, 1136 lslices, 71 pads, 17 brams, 0 dsps
RUN-1001 : There are total 5128 nets
RUN-1001 : 3101 nets have 2 pins
RUN-1001 : 1487 nets have [3 - 5] pins
RUN-1001 : 382 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2366 instances, 2271 slices, 138 macros(836 instances: 615 mslices 221 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : After packing: Len = 160875, Over = 149.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19798, tnet num: 5126, tinst num: 2366, tnode num: 25555, tedge num: 33567.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.825233s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (51.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07076e-05
PHY-3002 : Step(142): len = 157715, overlap = 153.25
PHY-3002 : Step(143): len = 156482, overlap = 148.75
PHY-3002 : Step(144): len = 154030, overlap = 147
PHY-3002 : Step(145): len = 150815, overlap = 154.5
PHY-3002 : Step(146): len = 150148, overlap = 155
PHY-3002 : Step(147): len = 148138, overlap = 152.75
PHY-3002 : Step(148): len = 147245, overlap = 155
PHY-3002 : Step(149): len = 147013, overlap = 156.25
PHY-3002 : Step(150): len = 146452, overlap = 156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.14151e-05
PHY-3002 : Step(151): len = 146847, overlap = 153
PHY-3002 : Step(152): len = 147269, overlap = 152.25
PHY-3002 : Step(153): len = 150092, overlap = 142.25
PHY-3002 : Step(154): len = 150461, overlap = 140.25
PHY-3002 : Step(155): len = 150585, overlap = 137.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.28302e-05
PHY-3002 : Step(156): len = 154118, overlap = 124.25
PHY-3002 : Step(157): len = 155280, overlap = 121.75
PHY-3002 : Step(158): len = 157174, overlap = 121
PHY-3002 : Step(159): len = 157767, overlap = 119.5
PHY-3002 : Step(160): len = 158603, overlap = 118.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.618889s wall, 0.093750s user + 0.156250s system = 0.250000s CPU (40.4%)

PHY-3001 : Trial Legalized: Len = 193523
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.117155s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000147753
PHY-3002 : Step(161): len = 179831, overlap = 16
PHY-3002 : Step(162): len = 173008, overlap = 37
PHY-3002 : Step(163): len = 169965, overlap = 42.5
PHY-3002 : Step(164): len = 168547, overlap = 46.5
PHY-3002 : Step(165): len = 167831, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000295506
PHY-3002 : Step(166): len = 168947, overlap = 46.5
PHY-3002 : Step(167): len = 169869, overlap = 46
PHY-3002 : Step(168): len = 170788, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000591011
PHY-3002 : Step(169): len = 171595, overlap = 43.25
PHY-3002 : Step(170): len = 172249, overlap = 42.5
PHY-3002 : Step(171): len = 173279, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 184291, Over = 0
PHY-3001 : Spreading special nets. 45 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020411s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 60 instances has been re-located, deltaX = 11, deltaY = 41, maxDist = 2.
PHY-3001 : Final: Len = 185631, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19798, tnet num: 5126, tinst num: 2367, tnode num: 25555, tedge num: 33567.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 234/5128.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 221896, over cnt = 575(1%), over = 960, worst = 7
PHY-1002 : len = 225768, over cnt = 346(0%), over = 498, worst = 5
PHY-1002 : len = 230912, over cnt = 71(0%), over = 99, worst = 4
PHY-1002 : len = 231584, over cnt = 33(0%), over = 47, worst = 4
PHY-1002 : len = 232080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.599091s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.1%)

PHY-1001 : Congestion index: top1 = 39.09, top5 = 32.24, top10 = 28.26, top15 = 25.61.
PHY-1001 : End incremental global routing;  0.724113s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (43.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136666s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (68.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.946362s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (52.8%)

OPT-1001 : Current memory(MB): used = 298, reserve = 266, peak = 298.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4448/5128.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 232080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027372s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.2%)

PHY-1001 : Congestion index: top1 = 39.09, top5 = 32.24, top10 = 28.26, top15 = 25.61.
OPT-1001 : End congestion update;  0.132577s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.102169s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.8%)

OPT-0007 : Start: WNS 999095 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.234994s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 300, reserve = 269, peak = 300.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.101948s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4448/5128.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 232080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029658s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.7%)

PHY-1001 : Congestion index: top1 = 39.09, top5 = 32.24, top10 = 28.26, top15 = 25.61.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.102606s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999095 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 38.620690
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.324537s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (59.8%)

RUN-1003 : finish command "place" in  14.349025s wall, 8.781250s user + 2.234375s system = 11.015625s CPU (76.8%)

RUN-1004 : used memory is 284 MB, reserved memory is 252 MB, peak memory is 301 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2369 instances
RUN-1001 : 1135 mslices, 1136 lslices, 71 pads, 17 brams, 0 dsps
RUN-1001 : There are total 5128 nets
RUN-1001 : 3101 nets have 2 pins
RUN-1001 : 1487 nets have [3 - 5] pins
RUN-1001 : 382 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19798, tnet num: 5126, tinst num: 2367, tnode num: 25555, tedge num: 33567.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1135 mslices, 1136 lslices, 71 pads, 17 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220992, over cnt = 580(1%), over = 968, worst = 8
PHY-1002 : len = 224760, over cnt = 357(1%), over = 520, worst = 5
PHY-1002 : len = 230240, over cnt = 72(0%), over = 93, worst = 3
PHY-1002 : len = 231520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.584937s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (50.8%)

PHY-1001 : Congestion index: top1 = 39.27, top5 = 32.32, top10 = 28.34, top15 = 25.63.
PHY-1001 : End global routing;  0.713730s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (56.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 333, reserve = 303, peak = 335.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 586, reserve = 559, peak = 586.
PHY-1001 : End build detailed router design. 3.807919s wall, 2.968750s user + 0.062500s system = 3.031250s CPU (79.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 83728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.381212s wall, 2.671875s user + 0.031250s system = 2.703125s CPU (79.9%)

PHY-1001 : Current memory(MB): used = 620, reserve = 594, peak = 620.
PHY-1001 : End phase 1; 3.387144s wall, 2.671875s user + 0.031250s system = 2.703125s CPU (79.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 632752, over cnt = 103(0%), over = 103, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 621, reserve = 595, peak = 622.
PHY-1001 : End initial routed; 8.499948s wall, 5.359375s user + 0.062500s system = 5.421875s CPU (63.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4416(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.873723s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (80.5%)

PHY-1001 : Current memory(MB): used = 627, reserve = 600, peak = 627.
PHY-1001 : End phase 2; 9.373827s wall, 6.062500s user + 0.062500s system = 6.125000s CPU (65.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 632752, over cnt = 103(0%), over = 103, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 630920, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.098811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 630856, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.059835s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 630864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.051067s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4416(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.910471s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (87.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.533003s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (79.2%)

PHY-1001 : Current memory(MB): used = 657, reserve = 632, peak = 657.
PHY-1001 : End phase 3; 1.855841s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (75.8%)

PHY-1003 : Routed, final wirelength = 630864
PHY-1001 : Current memory(MB): used = 659, reserve = 633, peak = 659.
PHY-1001 : End export database. 0.019624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

PHY-1001 : End detail routing;  18.695401s wall, 13.343750s user + 0.156250s system = 13.500000s CPU (72.2%)

RUN-1003 : finish command "route" in  20.331777s wall, 14.390625s user + 0.171875s system = 14.562500s CPU (71.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 595 MB, peak memory is 659 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3422   out of  19600   17.46%
#reg                     2568   out of  19600   13.10%
#le                      4413
  #lut only              1845   out of   4413   41.81%
  #reg only               991   out of   4413   22.46%
  #lut&reg               1577   out of   4413   35.74%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/bnr/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      791
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      170
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      157
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                155
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                81
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    62
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      36
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      25
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |4413   |2586    |836     |2572    |17      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |586    |328     |100     |363     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |220    |154     |40      |98      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |32     |32      |0       |11      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |172    |122     |40      |71      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |0       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |366    |174     |60      |265     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |142    |61      |18      |116     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |0       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |18      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |22      |0       |38      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |144    |59      |18      |119     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |21      |0       |34      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |2583   |1423    |520     |1431    |6       |0       |
|    bnr                             |isp_bnr                                    |166    |61      |16      |126     |2       |0       |
|      linebuffer                    |shift_register                             |67     |35      |16      |27      |2       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |9      |9       |0       |1       |0       |0       |
|    dpc                             |isp_dpc                                    |1964   |1034    |407     |1116    |4       |0       |
|      linebuffer                    |shift_register                             |67     |35      |16      |27      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |9      |9       |0       |1       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |304    |240     |36      |157     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |304    |240     |36      |157     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |86     |72      |12      |37      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |87     |71      |12      |33      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |77     |64      |12      |33      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |22     |15      |0       |22      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |7      |2       |0       |7       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |13     |10      |0       |13      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |12     |6       |0       |12      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |88      |61      |32      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |351    |268     |45      |215     |0       |0       |
|    u_sd_init                       |sd_init                                    |208    |159     |30      |114     |0       |0       |
|    u_sd_read                       |sd_read                                    |143    |109     |15      |101     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |298    |217     |72      |155     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |592    |347     |99      |404     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |592    |347     |99      |404     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |269    |138     |0       |263     |0       |0       |
|        reg_inst                    |register                                   |266    |135     |0       |260     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |323    |209     |99      |141     |0       |0       |
|        bus_inst                    |bus_top                                    |129    |84      |42      |56      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |53     |35      |18      |21      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |53     |35      |18      |20      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |14     |6       |6       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |103    |74      |29      |52      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3088  
    #2          2       905   
    #3          3       398   
    #4          4       184   
    #5        5-10      396   
    #6        11-50     126   
    #7       51-100      5    
    #8       101-500     2    
    #9        >500       1    
  Average     2.58            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19798, tnet num: 5126, tinst num: 2367, tnode num: 25555, tedge num: 33567.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 5126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/bnr/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 0b0608b3ca153e0004deba4419594c46b7e9926ca7e6cf5054a8f827d1790716 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2367
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5128, pip num: 45893
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2259 valid insts, and 134799 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110010010000100110010011
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.534434s wall, 22.890625s user + 0.343750s system = 23.234375s CPU (512.4%)

RUN-1004 : used memory is 642 MB, reserved memory is 622 MB, peak memory is 807 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_002357.log"
