/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* HE */
#define HE__0__INTTYPE CYREG_PICU5_INTTYPE0
#define HE__0__MASK 0x01u
#define HE__0__PC CYREG_PRT5_PC0
#define HE__0__PORT 5u
#define HE__0__SHIFT 0u
#define HE__AG CYREG_PRT5_AG
#define HE__AMUX CYREG_PRT5_AMUX
#define HE__BIE CYREG_PRT5_BIE
#define HE__BIT_MASK CYREG_PRT5_BIT_MASK
#define HE__BYP CYREG_PRT5_BYP
#define HE__CTL CYREG_PRT5_CTL
#define HE__DM0 CYREG_PRT5_DM0
#define HE__DM1 CYREG_PRT5_DM1
#define HE__DM2 CYREG_PRT5_DM2
#define HE__DR CYREG_PRT5_DR
#define HE__INP_DIS CYREG_PRT5_INP_DIS
#define HE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define HE__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define HE__LCD_EN CYREG_PRT5_LCD_EN
#define HE__MASK 0x01u
#define HE__PORT 5u
#define HE__PRT CYREG_PRT5_PRT
#define HE__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define HE__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define HE__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define HE__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define HE__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define HE__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define HE__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define HE__PS CYREG_PRT5_PS
#define HE__SHIFT 0u
#define HE__SLW CYREG_PRT5_SLW
#define HE_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HE_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HE_Interrupt__INTC_MASK 0x01u
#define HE_Interrupt__INTC_NUMBER 0u
#define HE_Interrupt__INTC_PRIOR_NUM 7u
#define HE_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define HE_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HE_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED */
#define LED_status__0__INTTYPE CYREG_PICU12_INTTYPE4
#define LED_status__0__MASK 0x10u
#define LED_status__0__PC CYREG_PRT12_PC4
#define LED_status__0__PORT 12u
#define LED_status__0__SHIFT 4u
#define LED_status__AG CYREG_PRT12_AG
#define LED_status__BIE CYREG_PRT12_BIE
#define LED_status__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_status__BYP CYREG_PRT12_BYP
#define LED_status__DM0 CYREG_PRT12_DM0
#define LED_status__DM1 CYREG_PRT12_DM1
#define LED_status__DM2 CYREG_PRT12_DM2
#define LED_status__DR CYREG_PRT12_DR
#define LED_status__INP_DIS CYREG_PRT12_INP_DIS
#define LED_status__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_status__MASK 0x10u
#define LED_status__PORT 12u
#define LED_status__PRT CYREG_PRT12_PRT
#define LED_status__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_status__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_status__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_status__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_status__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_status__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_status__PS CYREG_PRT12_PS
#define LED_status__SHIFT 4u
#define LED_status__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_status__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_status__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_status__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_status__SLW CYREG_PRT12_SLW
#define LED_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Sync_ctrl_reg__0__POS 0
#define LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define LED_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define LED_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define LED_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define LED_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define LED_Sync_ctrl_reg__MASK 0x01u
#define LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define LED_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* PWM */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* MODE */
#define MODE_Sync_ctrl_reg__0__MASK 0x01u
#define MODE_Sync_ctrl_reg__0__POS 0
#define MODE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define MODE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define MODE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define MODE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define MODE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define MODE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define MODE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define MODE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define MODE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define MODE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define MODE_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define MODE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define MODE_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define MODE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define MODE_Sync_ctrl_reg__MASK 0x01u
#define MODE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MODE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MODE_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT0_PC0
#define Rx_1__0__PORT 0u
#define Rx_1__0__SHIFT 0u
#define Rx_1__AG CYREG_PRT0_AG
#define Rx_1__AMUX CYREG_PRT0_AMUX
#define Rx_1__BIE CYREG_PRT0_BIE
#define Rx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_1__BYP CYREG_PRT0_BYP
#define Rx_1__CTL CYREG_PRT0_CTL
#define Rx_1__DM0 CYREG_PRT0_DM0
#define Rx_1__DM1 CYREG_PRT0_DM1
#define Rx_1__DM2 CYREG_PRT0_DM2
#define Rx_1__DR CYREG_PRT0_DR
#define Rx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 0u
#define Rx_1__PRT CYREG_PRT0_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_1__PS CYREG_PRT0_PS
#define Rx_1__SHIFT 0u
#define Rx_1__SLW CYREG_PRT0_SLW

/* Rx_2 */
#define Rx_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Rx_2__0__MASK 0x04u
#define Rx_2__0__PC CYREG_PRT0_PC2
#define Rx_2__0__PORT 0u
#define Rx_2__0__SHIFT 2u
#define Rx_2__AG CYREG_PRT0_AG
#define Rx_2__AMUX CYREG_PRT0_AMUX
#define Rx_2__BIE CYREG_PRT0_BIE
#define Rx_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_2__BYP CYREG_PRT0_BYP
#define Rx_2__CTL CYREG_PRT0_CTL
#define Rx_2__DM0 CYREG_PRT0_DM0
#define Rx_2__DM1 CYREG_PRT0_DM1
#define Rx_2__DM2 CYREG_PRT0_DM2
#define Rx_2__DR CYREG_PRT0_DR
#define Rx_2__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_2__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_2__MASK 0x04u
#define Rx_2__PORT 0u
#define Rx_2__PRT CYREG_PRT0_PRT
#define Rx_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_2__PS CYREG_PRT0_PS
#define Rx_2__SHIFT 2u
#define Rx_2__SLW CYREG_PRT0_SLW

/* Rx_3 */
#define Rx_3__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Rx_3__0__MASK 0x10u
#define Rx_3__0__PC CYREG_PRT0_PC4
#define Rx_3__0__PORT 0u
#define Rx_3__0__SHIFT 4u
#define Rx_3__AG CYREG_PRT0_AG
#define Rx_3__AMUX CYREG_PRT0_AMUX
#define Rx_3__BIE CYREG_PRT0_BIE
#define Rx_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_3__BYP CYREG_PRT0_BYP
#define Rx_3__CTL CYREG_PRT0_CTL
#define Rx_3__DM0 CYREG_PRT0_DM0
#define Rx_3__DM1 CYREG_PRT0_DM1
#define Rx_3__DM2 CYREG_PRT0_DM2
#define Rx_3__DR CYREG_PRT0_DR
#define Rx_3__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_3__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_3__MASK 0x10u
#define Rx_3__PORT 0u
#define Rx_3__PRT CYREG_PRT0_PRT
#define Rx_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_3__PS CYREG_PRT0_PS
#define Rx_3__SHIFT 4u
#define Rx_3__SLW CYREG_PRT0_SLW

/* Rx_4 */
#define Rx_4__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Rx_4__0__MASK 0x40u
#define Rx_4__0__PC CYREG_PRT0_PC6
#define Rx_4__0__PORT 0u
#define Rx_4__0__SHIFT 6u
#define Rx_4__AG CYREG_PRT0_AG
#define Rx_4__AMUX CYREG_PRT0_AMUX
#define Rx_4__BIE CYREG_PRT0_BIE
#define Rx_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_4__BYP CYREG_PRT0_BYP
#define Rx_4__CTL CYREG_PRT0_CTL
#define Rx_4__DM0 CYREG_PRT0_DM0
#define Rx_4__DM1 CYREG_PRT0_DM1
#define Rx_4__DM2 CYREG_PRT0_DM2
#define Rx_4__DR CYREG_PRT0_DR
#define Rx_4__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_4__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_4__MASK 0x40u
#define Rx_4__PORT 0u
#define Rx_4__PRT CYREG_PRT0_PRT
#define Rx_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_4__PS CYREG_PRT0_PS
#define Rx_4__SHIFT 6u
#define Rx_4__SLW CYREG_PRT0_SLW

/* STOP */
#define STOP_Sync_ctrl_reg__0__MASK 0x01u
#define STOP_Sync_ctrl_reg__0__POS 0
#define STOP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define STOP_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define STOP_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define STOP_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define STOP_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define STOP_Sync_ctrl_reg__MASK 0x01u
#define STOP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define STOP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define STOP_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Tx_1__0__MASK 0x01u
#define Tx_1__0__PC CYREG_PRT6_PC0
#define Tx_1__0__PORT 6u
#define Tx_1__0__SHIFT 0u
#define Tx_1__AG CYREG_PRT6_AG
#define Tx_1__AMUX CYREG_PRT6_AMUX
#define Tx_1__BIE CYREG_PRT6_BIE
#define Tx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_1__BYP CYREG_PRT6_BYP
#define Tx_1__CTL CYREG_PRT6_CTL
#define Tx_1__DM0 CYREG_PRT6_DM0
#define Tx_1__DM1 CYREG_PRT6_DM1
#define Tx_1__DM2 CYREG_PRT6_DM2
#define Tx_1__DR CYREG_PRT6_DR
#define Tx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_1__MASK 0x01u
#define Tx_1__PORT 6u
#define Tx_1__PRT CYREG_PRT6_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_1__PS CYREG_PRT6_PS
#define Tx_1__SHIFT 0u
#define Tx_1__SLW CYREG_PRT6_SLW

/* Tx_2 */
#define Tx_2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Tx_2__0__MASK 0x10u
#define Tx_2__0__PC CYREG_PRT1_PC4
#define Tx_2__0__PORT 1u
#define Tx_2__0__SHIFT 4u
#define Tx_2__AG CYREG_PRT1_AG
#define Tx_2__AMUX CYREG_PRT1_AMUX
#define Tx_2__BIE CYREG_PRT1_BIE
#define Tx_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_2__BYP CYREG_PRT1_BYP
#define Tx_2__CTL CYREG_PRT1_CTL
#define Tx_2__DM0 CYREG_PRT1_DM0
#define Tx_2__DM1 CYREG_PRT1_DM1
#define Tx_2__DM2 CYREG_PRT1_DM2
#define Tx_2__DR CYREG_PRT1_DR
#define Tx_2__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_2__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_2__MASK 0x10u
#define Tx_2__PORT 1u
#define Tx_2__PRT CYREG_PRT1_PRT
#define Tx_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_2__PS CYREG_PRT1_PS
#define Tx_2__SHIFT 4u
#define Tx_2__SLW CYREG_PRT1_SLW

/* Tx_3 */
#define Tx_3__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Tx_3__0__MASK 0x80u
#define Tx_3__0__PC CYREG_PRT1_PC7
#define Tx_3__0__PORT 1u
#define Tx_3__0__SHIFT 7u
#define Tx_3__AG CYREG_PRT1_AG
#define Tx_3__AMUX CYREG_PRT1_AMUX
#define Tx_3__BIE CYREG_PRT1_BIE
#define Tx_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_3__BYP CYREG_PRT1_BYP
#define Tx_3__CTL CYREG_PRT1_CTL
#define Tx_3__DM0 CYREG_PRT1_DM0
#define Tx_3__DM1 CYREG_PRT1_DM1
#define Tx_3__DM2 CYREG_PRT1_DM2
#define Tx_3__DR CYREG_PRT1_DR
#define Tx_3__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_3__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_3__MASK 0x80u
#define Tx_3__PORT 1u
#define Tx_3__PRT CYREG_PRT1_PRT
#define Tx_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_3__PS CYREG_PRT1_PS
#define Tx_3__SHIFT 7u
#define Tx_3__SLW CYREG_PRT1_SLW

/* Tx_4 */
#define Tx_4__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Tx_4__0__MASK 0x04u
#define Tx_4__0__PC CYREG_PRT1_PC2
#define Tx_4__0__PORT 1u
#define Tx_4__0__SHIFT 2u
#define Tx_4__AG CYREG_PRT1_AG
#define Tx_4__AMUX CYREG_PRT1_AMUX
#define Tx_4__BIE CYREG_PRT1_BIE
#define Tx_4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_4__BYP CYREG_PRT1_BYP
#define Tx_4__CTL CYREG_PRT1_CTL
#define Tx_4__DM0 CYREG_PRT1_DM0
#define Tx_4__DM1 CYREG_PRT1_DM1
#define Tx_4__DM2 CYREG_PRT1_DM2
#define Tx_4__DR CYREG_PRT1_DR
#define Tx_4__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_4__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_4__MASK 0x04u
#define Tx_4__PORT 1u
#define Tx_4__PRT CYREG_PRT1_PRT
#define Tx_4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_4__PS CYREG_PRT1_PS
#define Tx_4__SHIFT 2u
#define Tx_4__SLW CYREG_PRT1_SLW

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x06u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x40u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x40u
#define Clock_0__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_0__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_0__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_0__CFG2_SRC_SEL_MASK 0x07u
#define Clock_0__INDEX 0x05u
#define Clock_0__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_0__PM_ACT_MSK 0x20u
#define Clock_0__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_0__PM_STBY_MSK 0x20u
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* Timer */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* motor */
#define motor__0__INTTYPE CYREG_PICU4_INTTYPE0
#define motor__0__MASK 0x01u
#define motor__0__PC CYREG_PRT4_PC0
#define motor__0__PORT 4u
#define motor__0__SHIFT 0u
#define motor__AG CYREG_PRT4_AG
#define motor__AMUX CYREG_PRT4_AMUX
#define motor__BIE CYREG_PRT4_BIE
#define motor__BIT_MASK CYREG_PRT4_BIT_MASK
#define motor__BYP CYREG_PRT4_BYP
#define motor__CTL CYREG_PRT4_CTL
#define motor__DM0 CYREG_PRT4_DM0
#define motor__DM1 CYREG_PRT4_DM1
#define motor__DM2 CYREG_PRT4_DM2
#define motor__DR CYREG_PRT4_DR
#define motor__INP_DIS CYREG_PRT4_INP_DIS
#define motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define motor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define motor__LCD_EN CYREG_PRT4_LCD_EN
#define motor__MASK 0x01u
#define motor__PORT 4u
#define motor__PRT CYREG_PRT4_PRT
#define motor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define motor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define motor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define motor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define motor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define motor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define motor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define motor__PS CYREG_PRT4_PS
#define motor__SHIFT 0u
#define motor__SLW CYREG_PRT4_SLW

/* P_back */
#define P_back__0__INTTYPE CYREG_PICU0_INTTYPE7
#define P_back__0__MASK 0x80u
#define P_back__0__PC CYREG_PRT0_PC7
#define P_back__0__PORT 0u
#define P_back__0__SHIFT 7u
#define P_back__AG CYREG_PRT0_AG
#define P_back__AMUX CYREG_PRT0_AMUX
#define P_back__BIE CYREG_PRT0_BIE
#define P_back__BIT_MASK CYREG_PRT0_BIT_MASK
#define P_back__BYP CYREG_PRT0_BYP
#define P_back__CTL CYREG_PRT0_CTL
#define P_back__DM0 CYREG_PRT0_DM0
#define P_back__DM1 CYREG_PRT0_DM1
#define P_back__DM2 CYREG_PRT0_DM2
#define P_back__DR CYREG_PRT0_DR
#define P_back__INP_DIS CYREG_PRT0_INP_DIS
#define P_back__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P_back__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P_back__LCD_EN CYREG_PRT0_LCD_EN
#define P_back__MASK 0x80u
#define P_back__PORT 0u
#define P_back__PRT CYREG_PRT0_PRT
#define P_back__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P_back__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P_back__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P_back__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P_back__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P_back__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P_back__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P_back__PS CYREG_PRT0_PS
#define P_back__SHIFT 7u
#define P_back__SLW CYREG_PRT0_SLW
#define P_back_left__0__INTTYPE CYREG_PICU3_INTTYPE1
#define P_back_left__0__MASK 0x02u
#define P_back_left__0__PC CYREG_PRT3_PC1
#define P_back_left__0__PORT 3u
#define P_back_left__0__SHIFT 1u
#define P_back_left__AG CYREG_PRT3_AG
#define P_back_left__AMUX CYREG_PRT3_AMUX
#define P_back_left__BIE CYREG_PRT3_BIE
#define P_back_left__BIT_MASK CYREG_PRT3_BIT_MASK
#define P_back_left__BYP CYREG_PRT3_BYP
#define P_back_left__CTL CYREG_PRT3_CTL
#define P_back_left__DM0 CYREG_PRT3_DM0
#define P_back_left__DM1 CYREG_PRT3_DM1
#define P_back_left__DM2 CYREG_PRT3_DM2
#define P_back_left__DR CYREG_PRT3_DR
#define P_back_left__INP_DIS CYREG_PRT3_INP_DIS
#define P_back_left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P_back_left__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P_back_left__LCD_EN CYREG_PRT3_LCD_EN
#define P_back_left__MASK 0x02u
#define P_back_left__PORT 3u
#define P_back_left__PRT CYREG_PRT3_PRT
#define P_back_left__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P_back_left__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P_back_left__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P_back_left__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P_back_left__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P_back_left__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P_back_left__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P_back_left__PS CYREG_PRT3_PS
#define P_back_left__SHIFT 1u
#define P_back_left__SLW CYREG_PRT3_SLW
#define P_back_right__0__INTTYPE CYREG_PICU0_INTTYPE5
#define P_back_right__0__MASK 0x20u
#define P_back_right__0__PC CYREG_PRT0_PC5
#define P_back_right__0__PORT 0u
#define P_back_right__0__SHIFT 5u
#define P_back_right__AG CYREG_PRT0_AG
#define P_back_right__AMUX CYREG_PRT0_AMUX
#define P_back_right__BIE CYREG_PRT0_BIE
#define P_back_right__BIT_MASK CYREG_PRT0_BIT_MASK
#define P_back_right__BYP CYREG_PRT0_BYP
#define P_back_right__CTL CYREG_PRT0_CTL
#define P_back_right__DM0 CYREG_PRT0_DM0
#define P_back_right__DM1 CYREG_PRT0_DM1
#define P_back_right__DM2 CYREG_PRT0_DM2
#define P_back_right__DR CYREG_PRT0_DR
#define P_back_right__INP_DIS CYREG_PRT0_INP_DIS
#define P_back_right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P_back_right__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P_back_right__LCD_EN CYREG_PRT0_LCD_EN
#define P_back_right__MASK 0x20u
#define P_back_right__PORT 0u
#define P_back_right__PRT CYREG_PRT0_PRT
#define P_back_right__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P_back_right__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P_back_right__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P_back_right__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P_back_right__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P_back_right__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P_back_right__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P_back_right__PS CYREG_PRT0_PS
#define P_back_right__SHIFT 5u
#define P_back_right__SLW CYREG_PRT0_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB03_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* UART_2 */
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_2_BUART_sRX_RxSts__3__POS 3
#define UART_2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_2_BUART_sRX_RxSts__4__POS 4
#define UART_2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_2_BUART_sRX_RxSts__5__POS 5
#define UART_2_BUART_sRX_RxSts__MASK 0x38u
#define UART_2_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_2_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_2_BUART_sTX_TxSts__0__POS 0
#define UART_2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_2_BUART_sTX_TxSts__1__POS 1
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_2_BUART_sTX_TxSts__2__POS 2
#define UART_2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_2_BUART_sTX_TxSts__3__POS 3
#define UART_2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_2_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_2_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_2_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_2_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_2_IntClock__INDEX 0x02u
#define UART_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_2_IntClock__PM_ACT_MSK 0x04u
#define UART_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_2_IntClock__PM_STBY_MSK 0x04u

/* UART_3 */
#define UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_3_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_3_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_3_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_3_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_3_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_3_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_3_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_3_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define UART_3_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_3_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define UART_3_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_3_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_3_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_3_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define UART_3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_3_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define UART_3_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_3_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_3_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_3_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define UART_3_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define UART_3_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_3_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_3_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_3_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define UART_3_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define UART_3_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_3_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define UART_3_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define UART_3_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_3_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_3_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define UART_3_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define UART_3_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_3_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_3_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_3_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_3_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_3_BUART_sRX_RxSts__3__POS 3
#define UART_3_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_3_BUART_sRX_RxSts__4__POS 4
#define UART_3_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_3_BUART_sRX_RxSts__5__POS 5
#define UART_3_BUART_sRX_RxSts__MASK 0x38u
#define UART_3_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_3_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_3_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB12_A0
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB12_A1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB12_D0
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB12_D1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB12_F0
#define UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB12_F1
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_3_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_3_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_3_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_3_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_3_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_3_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_3_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_3_BUART_sTX_TxSts__0__POS 0
#define UART_3_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_3_BUART_sTX_TxSts__1__POS 1
#define UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_3_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_3_BUART_sTX_TxSts__2__POS 2
#define UART_3_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_3_BUART_sTX_TxSts__3__POS 3
#define UART_3_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_3_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_3_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB13_ST
#define UART_3_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_3_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_3_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_3_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_3_IntClock__INDEX 0x03u
#define UART_3_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_3_IntClock__PM_ACT_MSK 0x08u
#define UART_3_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_3_IntClock__PM_STBY_MSK 0x08u

/* UART_4 */
#define UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_4_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_4_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_4_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_4_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_4_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_4_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_4_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_4_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define UART_4_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_4_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define UART_4_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_4_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_4_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_4_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define UART_4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_4_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define UART_4_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_4_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_4_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_4_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define UART_4_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define UART_4_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_4_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_4_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_4_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define UART_4_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define UART_4_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_4_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define UART_4_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define UART_4_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_4_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_4_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define UART_4_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define UART_4_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_4_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_4_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_4_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_4_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_4_BUART_sRX_RxSts__3__POS 3
#define UART_4_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_4_BUART_sRX_RxSts__4__POS 4
#define UART_4_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_4_BUART_sRX_RxSts__5__POS 5
#define UART_4_BUART_sRX_RxSts__MASK 0x38u
#define UART_4_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_4_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_4_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB14_A0
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB14_A1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB14_D0
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB14_D1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB14_F0
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB14_F1
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_4_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_4_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_4_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_4_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_4_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_4_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_4_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_4_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_4_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_4_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_4_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_4_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_4_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_4_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_4_BUART_sTX_TxSts__0__POS 0
#define UART_4_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_4_BUART_sTX_TxSts__1__POS 1
#define UART_4_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_4_BUART_sTX_TxSts__2__POS 2
#define UART_4_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_4_BUART_sTX_TxSts__3__POS 3
#define UART_4_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_4_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_4_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_4_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_4_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_4_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define UART_4_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define UART_4_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_4_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_4_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_4_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_4_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_4_IntClock__INDEX 0x00u
#define UART_4_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_4_IntClock__PM_ACT_MSK 0x01u
#define UART_4_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_4_IntClock__PM_STBY_MSK 0x01u

/* P_front */
#define P_front__0__INTTYPE CYREG_PICU4_INTTYPE5
#define P_front__0__MASK 0x20u
#define P_front__0__PC CYREG_PRT4_PC5
#define P_front__0__PORT 4u
#define P_front__0__SHIFT 5u
#define P_front__AG CYREG_PRT4_AG
#define P_front__AMUX CYREG_PRT4_AMUX
#define P_front__BIE CYREG_PRT4_BIE
#define P_front__BIT_MASK CYREG_PRT4_BIT_MASK
#define P_front__BYP CYREG_PRT4_BYP
#define P_front__CTL CYREG_PRT4_CTL
#define P_front__DM0 CYREG_PRT4_DM0
#define P_front__DM1 CYREG_PRT4_DM1
#define P_front__DM2 CYREG_PRT4_DM2
#define P_front__DR CYREG_PRT4_DR
#define P_front__INP_DIS CYREG_PRT4_INP_DIS
#define P_front__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P_front__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P_front__LCD_EN CYREG_PRT4_LCD_EN
#define P_front__MASK 0x20u
#define P_front__PORT 4u
#define P_front__PRT CYREG_PRT4_PRT
#define P_front__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P_front__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P_front__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P_front__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P_front__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P_front__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P_front__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P_front__PS CYREG_PRT4_PS
#define P_front__SHIFT 5u
#define P_front__SLW CYREG_PRT4_SLW
#define P_front_left__0__INTTYPE CYREG_PICU3_INTTYPE7
#define P_front_left__0__MASK 0x80u
#define P_front_left__0__PC CYREG_PRT3_PC7
#define P_front_left__0__PORT 3u
#define P_front_left__0__SHIFT 7u
#define P_front_left__AG CYREG_PRT3_AG
#define P_front_left__AMUX CYREG_PRT3_AMUX
#define P_front_left__BIE CYREG_PRT3_BIE
#define P_front_left__BIT_MASK CYREG_PRT3_BIT_MASK
#define P_front_left__BYP CYREG_PRT3_BYP
#define P_front_left__CTL CYREG_PRT3_CTL
#define P_front_left__DM0 CYREG_PRT3_DM0
#define P_front_left__DM1 CYREG_PRT3_DM1
#define P_front_left__DM2 CYREG_PRT3_DM2
#define P_front_left__DR CYREG_PRT3_DR
#define P_front_left__INP_DIS CYREG_PRT3_INP_DIS
#define P_front_left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P_front_left__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P_front_left__LCD_EN CYREG_PRT3_LCD_EN
#define P_front_left__MASK 0x80u
#define P_front_left__PORT 3u
#define P_front_left__PRT CYREG_PRT3_PRT
#define P_front_left__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P_front_left__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P_front_left__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P_front_left__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P_front_left__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P_front_left__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P_front_left__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P_front_left__PS CYREG_PRT3_PS
#define P_front_left__SHIFT 7u
#define P_front_left__SLW CYREG_PRT3_SLW
#define P_front_right__0__INTTYPE CYREG_PICU4_INTTYPE7
#define P_front_right__0__MASK 0x80u
#define P_front_right__0__PC CYREG_PRT4_PC7
#define P_front_right__0__PORT 4u
#define P_front_right__0__SHIFT 7u
#define P_front_right__AG CYREG_PRT4_AG
#define P_front_right__AMUX CYREG_PRT4_AMUX
#define P_front_right__BIE CYREG_PRT4_BIE
#define P_front_right__BIT_MASK CYREG_PRT4_BIT_MASK
#define P_front_right__BYP CYREG_PRT4_BYP
#define P_front_right__CTL CYREG_PRT4_CTL
#define P_front_right__DM0 CYREG_PRT4_DM0
#define P_front_right__DM1 CYREG_PRT4_DM1
#define P_front_right__DM2 CYREG_PRT4_DM2
#define P_front_right__DR CYREG_PRT4_DR
#define P_front_right__INP_DIS CYREG_PRT4_INP_DIS
#define P_front_right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P_front_right__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P_front_right__LCD_EN CYREG_PRT4_LCD_EN
#define P_front_right__MASK 0x80u
#define P_front_right__PORT 4u
#define P_front_right__PRT CYREG_PRT4_PRT
#define P_front_right__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P_front_right__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P_front_right__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P_front_right__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P_front_right__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P_front_right__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P_front_right__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P_front_right__PS CYREG_PRT4_PS
#define P_front_right__SHIFT 7u
#define P_front_right__SLW CYREG_PRT4_SLW

/* P_left_1 */
#define P_left_1__0__INTTYPE CYREG_PICU3_INTTYPE5
#define P_left_1__0__MASK 0x20u
#define P_left_1__0__PC CYREG_PRT3_PC5
#define P_left_1__0__PORT 3u
#define P_left_1__0__SHIFT 5u
#define P_left_1__AG CYREG_PRT3_AG
#define P_left_1__AMUX CYREG_PRT3_AMUX
#define P_left_1__BIE CYREG_PRT3_BIE
#define P_left_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define P_left_1__BYP CYREG_PRT3_BYP
#define P_left_1__CTL CYREG_PRT3_CTL
#define P_left_1__DM0 CYREG_PRT3_DM0
#define P_left_1__DM1 CYREG_PRT3_DM1
#define P_left_1__DM2 CYREG_PRT3_DM2
#define P_left_1__DR CYREG_PRT3_DR
#define P_left_1__INP_DIS CYREG_PRT3_INP_DIS
#define P_left_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P_left_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P_left_1__LCD_EN CYREG_PRT3_LCD_EN
#define P_left_1__MASK 0x20u
#define P_left_1__PORT 3u
#define P_left_1__PRT CYREG_PRT3_PRT
#define P_left_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P_left_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P_left_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P_left_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P_left_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P_left_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P_left_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P_left_1__PS CYREG_PRT3_PS
#define P_left_1__SHIFT 5u
#define P_left_1__SLW CYREG_PRT3_SLW

/* P_left_2 */
#define P_left_2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define P_left_2__0__MASK 0x08u
#define P_left_2__0__PC CYREG_PRT3_PC3
#define P_left_2__0__PORT 3u
#define P_left_2__0__SHIFT 3u
#define P_left_2__AG CYREG_PRT3_AG
#define P_left_2__AMUX CYREG_PRT3_AMUX
#define P_left_2__BIE CYREG_PRT3_BIE
#define P_left_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define P_left_2__BYP CYREG_PRT3_BYP
#define P_left_2__CTL CYREG_PRT3_CTL
#define P_left_2__DM0 CYREG_PRT3_DM0
#define P_left_2__DM1 CYREG_PRT3_DM1
#define P_left_2__DM2 CYREG_PRT3_DM2
#define P_left_2__DR CYREG_PRT3_DR
#define P_left_2__INP_DIS CYREG_PRT3_INP_DIS
#define P_left_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P_left_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P_left_2__LCD_EN CYREG_PRT3_LCD_EN
#define P_left_2__MASK 0x08u
#define P_left_2__PORT 3u
#define P_left_2__PRT CYREG_PRT3_PRT
#define P_left_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P_left_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P_left_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P_left_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P_left_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P_left_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P_left_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P_left_2__PS CYREG_PRT3_PS
#define P_left_2__SHIFT 3u
#define P_left_2__SLW CYREG_PRT3_SLW

/* P_right_1 */
#define P_right_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define P_right_1__0__MASK 0x02u
#define P_right_1__0__PC CYREG_PRT0_PC1
#define P_right_1__0__PORT 0u
#define P_right_1__0__SHIFT 1u
#define P_right_1__AG CYREG_PRT0_AG
#define P_right_1__AMUX CYREG_PRT0_AMUX
#define P_right_1__BIE CYREG_PRT0_BIE
#define P_right_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define P_right_1__BYP CYREG_PRT0_BYP
#define P_right_1__CTL CYREG_PRT0_CTL
#define P_right_1__DM0 CYREG_PRT0_DM0
#define P_right_1__DM1 CYREG_PRT0_DM1
#define P_right_1__DM2 CYREG_PRT0_DM2
#define P_right_1__DR CYREG_PRT0_DR
#define P_right_1__INP_DIS CYREG_PRT0_INP_DIS
#define P_right_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P_right_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P_right_1__LCD_EN CYREG_PRT0_LCD_EN
#define P_right_1__MASK 0x02u
#define P_right_1__PORT 0u
#define P_right_1__PRT CYREG_PRT0_PRT
#define P_right_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P_right_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P_right_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P_right_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P_right_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P_right_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P_right_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P_right_1__PS CYREG_PRT0_PS
#define P_right_1__SHIFT 1u
#define P_right_1__SLW CYREG_PRT0_SLW

/* P_right_2 */
#define P_right_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define P_right_2__0__MASK 0x08u
#define P_right_2__0__PC CYREG_PRT0_PC3
#define P_right_2__0__PORT 0u
#define P_right_2__0__SHIFT 3u
#define P_right_2__AG CYREG_PRT0_AG
#define P_right_2__AMUX CYREG_PRT0_AMUX
#define P_right_2__BIE CYREG_PRT0_BIE
#define P_right_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define P_right_2__BYP CYREG_PRT0_BYP
#define P_right_2__CTL CYREG_PRT0_CTL
#define P_right_2__DM0 CYREG_PRT0_DM0
#define P_right_2__DM1 CYREG_PRT0_DM1
#define P_right_2__DM2 CYREG_PRT0_DM2
#define P_right_2__DR CYREG_PRT0_DR
#define P_right_2__INP_DIS CYREG_PRT0_INP_DIS
#define P_right_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P_right_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P_right_2__LCD_EN CYREG_PRT0_LCD_EN
#define P_right_2__MASK 0x08u
#define P_right_2__PORT 0u
#define P_right_2__PRT CYREG_PRT0_PRT
#define P_right_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P_right_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P_right_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P_right_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P_right_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P_right_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P_right_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P_right_2__PS CYREG_PRT0_PS
#define P_right_2__SHIFT 3u
#define P_right_2__SLW CYREG_PRT0_SLW

/* servo_pwm */
#define servo_pwm__0__INTTYPE CYREG_PICU3_INTTYPE0
#define servo_pwm__0__MASK 0x01u
#define servo_pwm__0__PC CYREG_PRT3_PC0
#define servo_pwm__0__PORT 3u
#define servo_pwm__0__SHIFT 0u
#define servo_pwm__AG CYREG_PRT3_AG
#define servo_pwm__AMUX CYREG_PRT3_AMUX
#define servo_pwm__BIE CYREG_PRT3_BIE
#define servo_pwm__BIT_MASK CYREG_PRT3_BIT_MASK
#define servo_pwm__BYP CYREG_PRT3_BYP
#define servo_pwm__CTL CYREG_PRT3_CTL
#define servo_pwm__DM0 CYREG_PRT3_DM0
#define servo_pwm__DM1 CYREG_PRT3_DM1
#define servo_pwm__DM2 CYREG_PRT3_DM2
#define servo_pwm__DR CYREG_PRT3_DR
#define servo_pwm__INP_DIS CYREG_PRT3_INP_DIS
#define servo_pwm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define servo_pwm__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define servo_pwm__LCD_EN CYREG_PRT3_LCD_EN
#define servo_pwm__MASK 0x01u
#define servo_pwm__PORT 3u
#define servo_pwm__PRT CYREG_PRT3_PRT
#define servo_pwm__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define servo_pwm__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define servo_pwm__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define servo_pwm__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define servo_pwm__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define servo_pwm__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define servo_pwm__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define servo_pwm__PS CYREG_PRT3_PS
#define servo_pwm__SHIFT 0u
#define servo_pwm__SLW CYREG_PRT3_SLW

/* back_interrupt */
#define back_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define back_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define back_interrupt__INTC_MASK 0x02u
#define back_interrupt__INTC_NUMBER 1u
#define back_interrupt__INTC_PRIOR_NUM 7u
#define back_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define back_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define back_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* turn_interrupt */
#define turn_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define turn_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define turn_interrupt__INTC_MASK 0x80u
#define turn_interrupt__INTC_NUMBER 7u
#define turn_interrupt__INTC_PRIOR_NUM 7u
#define turn_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define turn_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define turn_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* front_interrupt */
#define front_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define front_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define front_interrupt__INTC_MASK 0x10u
#define front_interrupt__INTC_NUMBER 4u
#define front_interrupt__INTC_PRIOR_NUM 7u
#define front_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define front_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define front_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* back_left_interrupt */
#define back_left_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define back_left_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define back_left_interrupt__INTC_MASK 0x04u
#define back_left_interrupt__INTC_NUMBER 2u
#define back_left_interrupt__INTC_PRIOR_NUM 7u
#define back_left_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define back_left_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define back_left_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* back_right_interrupt */
#define back_right_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define back_right_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define back_right_interrupt__INTC_MASK 0x08u
#define back_right_interrupt__INTC_NUMBER 3u
#define back_right_interrupt__INTC_PRIOR_NUM 7u
#define back_right_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define back_right_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define back_right_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* front_left_interrupt */
#define front_left_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define front_left_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define front_left_interrupt__INTC_MASK 0x20u
#define front_left_interrupt__INTC_NUMBER 5u
#define front_left_interrupt__INTC_PRIOR_NUM 7u
#define front_left_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define front_left_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define front_left_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* front_right_interrupt */
#define front_right_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define front_right_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define front_right_interrupt__INTC_MASK 0x40u
#define front_right_interrupt__INTC_NUMBER 6u
#define front_right_interrupt__INTC_PRIOR_NUM 7u
#define front_right_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define front_right_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define front_right_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Final"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000081u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
