{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:49:41 2010 " "Info: Processing started: Tue May 25 18:49:41 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WAVE -c WAVE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WAVE -c WAVE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "wave " "Warning: Ignored assignments for entity \"wave\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity wave -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity wave -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity wave -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity wave -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "wave_down " "Warning: Ignored assignments for entity \"wave_down\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Info: Found entity 1: wave" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wave_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wave_down " "Info: Found entity 1: wave_down" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "F:/interface/WAVE/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "wave_down " "Info: Elaborating entity \"wave_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clkdiv inst4 " "Warning: Block or symbol \"clkdiv\" of instance \"inst4\" overlaps another block or symbol" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 32 288 384 128 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "clkstar " "Warning: Pin \"clkstar\" not connected" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 272 136 304 288 "clkstar" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst1 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst1\"" {  } { { "wave_down.bdf" "inst1" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 144 720 880 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave wave:inst " "Info: Elaborating entity \"wave\" for hierarchy \"wave:inst\"" {  } { { "wave_down.bdf" "inst" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 72 400 584 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst4 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst4\"" {  } { { "wave_down.bdf" "inst4" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 32 288 384 128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" stuck at GND" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 392 792 968 408 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkstar " "Warning (15610): No output dependent on input pin \"clkstar\"" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 272 136 304 288 "clkstar" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Info: Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Info: Implemented 116 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:49:43 2010 " "Info: Processing ended: Tue May 25 18:49:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:49:44 2010 " "Info: Processing started: Tue May 25 18:49:44 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WAVE -c WAVE " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off WAVE -c WAVE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "WAVE EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"WAVE\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "184 Top " "Info: Previous placement does not exist for 184 of 184 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Info: Automatically promoted node CLK (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:inst4\|clkout " "Info: Destination node clkdiv:inst4\|clkout" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clkout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { CLK } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:inst4\|clkout  " "Info: Automatically promoted node clkdiv:inst4\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:inst4\|clkout~5 " "Info: Destination node clkdiv:inst4\|clkout~5" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clkout~5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clkout~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clkout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clkout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.258 ns register register " "Info: Estimated most critical path is register to register delay of 4.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wave:inst\|count\[3\] 1 REG LAB_X42_Y7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y7; Fanout = 12; REG Node = 'wave:inst\|count\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|count[3] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns wave:inst\|Equal2~72 2 COMB LAB_X43_Y7 2 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = LAB_X43_Y7; Fanout = 2; COMB Node = 'wave:inst\|Equal2~72'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { wave:inst|count[3] wave:inst|Equal2~72 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 1.570 ns wave:inst\|Equal2~73 3 COMB LAB_X44_Y7 3 " "Info: 3: + IC(0.606 ns) + CELL(0.150 ns) = 1.570 ns; Loc. = LAB_X44_Y7; Fanout = 3; COMB Node = 'wave:inst\|Equal2~73'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { wave:inst|Equal2~72 wave:inst|Equal2~73 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 2.595 ns wave:inst\|count\[2\]~590 4 COMB LAB_X42_Y7 1 " "Info: 4: + IC(0.750 ns) + CELL(0.275 ns) = 2.595 ns; Loc. = LAB_X42_Y7; Fanout = 1; COMB Node = 'wave:inst\|count\[2\]~590'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { wave:inst|Equal2~73 wave:inst|count[2]~590 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.160 ns wave:inst\|count\[2\]~591 5 COMB LAB_X42_Y7 4 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 3.160 ns; Loc. = LAB_X42_Y7; Fanout = 4; COMB Node = 'wave:inst\|count\[2\]~591'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { wave:inst|count[2]~590 wave:inst|count[2]~591 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.660 ns) 4.258 ns wave:inst\|count\[1\] 6 REG LAB_X41_Y7 13 " "Info: 6: + IC(0.438 ns) + CELL(0.660 ns) = 4.258 ns; Loc. = LAB_X41_Y7; Fanout = 13; REG Node = 'wave:inst\|count\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { wave:inst|count[2]~591 wave:inst|count[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 38.40 % ) " "Info: Total cell delay = 1.635 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.623 ns ( 61.60 % ) " "Info: Total interconnect delay = 2.623 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { wave:inst|count[3] wave:inst|Equal2~72 wave:inst|Equal2~73 wave:inst|count[2]~590 wave:inst|count[2]~591 wave:inst|count[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Info: Pin HEX1\[1\] has GND driving its datain port" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 392 792 968 408 "HEX1\[6..0\]" "" } } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/interface/WAVE/WAVE.fit.smsg " "Info: Generated suppressed messages file F:/interface/WAVE/WAVE.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Allocated 241 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:49:55 2010 " "Info: Processing ended: Tue May 25 18:49:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:49:57 2010 " "Info: Processing started: Tue May 25 18:49:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WAVE -c WAVE " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off WAVE -c WAVE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Allocated 229 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:50:09 2010 " "Info: Processing ended: Tue May 25 18:50:09 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:50:10 2010 " "Info: Processing started: Tue May 25 18:50:10 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WAVE -c WAVE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WAVE -c WAVE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MODE " "Info: Assuming node \"MODE\" is an undefined clock" {  } { { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 128 144 312 144 "MODE" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkdiv:inst4\|clkout " "Info: Detected ripple clock \"clkdiv:inst4\|clkout\" as buffer" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:inst4\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register clkdiv:inst4\|clk_count\[0\] register clkdiv:inst4\|clk_count\[23\] 229.94 MHz 4.349 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 229.94 MHz between source register \"clkdiv:inst4\|clk_count\[0\]\" and destination register \"clkdiv:inst4\|clk_count\[23\]\" (period= 4.349 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.135 ns + Longest register register " "Info: + Longest register to register delay is 4.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:inst4\|clk_count\[0\] 1 REG LCFF_X46_Y28_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y28_N19; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.393 ns) 0.902 ns clkdiv:inst4\|Add0~385 2 COMB LCCOMB_X47_Y28_N0 2 " "Info: 2: + IC(0.509 ns) + CELL(0.393 ns) = 0.902 ns; Loc. = LCCOMB_X47_Y28_N0; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~385'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { clkdiv:inst4|clk_count[0] clkdiv:inst4|Add0~385 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.973 ns clkdiv:inst4\|Add0~387 3 COMB LCCOMB_X47_Y28_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.973 ns; Loc. = LCCOMB_X47_Y28_N2; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~387'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~385 clkdiv:inst4|Add0~387 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.044 ns clkdiv:inst4\|Add0~389 4 COMB LCCOMB_X47_Y28_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.044 ns; Loc. = LCCOMB_X47_Y28_N4; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~389'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~387 clkdiv:inst4|Add0~389 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.115 ns clkdiv:inst4\|Add0~391 5 COMB LCCOMB_X47_Y28_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.115 ns; Loc. = LCCOMB_X47_Y28_N6; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~391'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~389 clkdiv:inst4|Add0~391 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.186 ns clkdiv:inst4\|Add0~393 6 COMB LCCOMB_X47_Y28_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.186 ns; Loc. = LCCOMB_X47_Y28_N8; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~393'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~391 clkdiv:inst4|Add0~393 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.257 ns clkdiv:inst4\|Add0~395 7 COMB LCCOMB_X47_Y28_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.257 ns; Loc. = LCCOMB_X47_Y28_N10; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~395'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~393 clkdiv:inst4|Add0~395 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.328 ns clkdiv:inst4\|Add0~397 8 COMB LCCOMB_X47_Y28_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.328 ns; Loc. = LCCOMB_X47_Y28_N12; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~397'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~395 clkdiv:inst4|Add0~397 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.487 ns clkdiv:inst4\|Add0~399 9 COMB LCCOMB_X47_Y28_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.487 ns; Loc. = LCCOMB_X47_Y28_N14; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~399'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clkdiv:inst4|Add0~397 clkdiv:inst4|Add0~399 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.558 ns clkdiv:inst4\|Add0~401 10 COMB LCCOMB_X47_Y28_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.558 ns; Loc. = LCCOMB_X47_Y28_N16; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~401'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~399 clkdiv:inst4|Add0~401 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.629 ns clkdiv:inst4\|Add0~403 11 COMB LCCOMB_X47_Y28_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.629 ns; Loc. = LCCOMB_X47_Y28_N18; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~403'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~401 clkdiv:inst4|Add0~403 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.700 ns clkdiv:inst4\|Add0~405 12 COMB LCCOMB_X47_Y28_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.700 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~405'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~403 clkdiv:inst4|Add0~405 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.771 ns clkdiv:inst4\|Add0~407 13 COMB LCCOMB_X47_Y28_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.771 ns; Loc. = LCCOMB_X47_Y28_N22; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~407'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~405 clkdiv:inst4|Add0~407 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.842 ns clkdiv:inst4\|Add0~409 14 COMB LCCOMB_X47_Y28_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.842 ns; Loc. = LCCOMB_X47_Y28_N24; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~409'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~407 clkdiv:inst4|Add0~409 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.913 ns clkdiv:inst4\|Add0~411 15 COMB LCCOMB_X47_Y28_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.913 ns; Loc. = LCCOMB_X47_Y28_N26; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~411'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~409 clkdiv:inst4|Add0~411 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.984 ns clkdiv:inst4\|Add0~413 16 COMB LCCOMB_X47_Y28_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.984 ns; Loc. = LCCOMB_X47_Y28_N28; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~413'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~411 clkdiv:inst4|Add0~413 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.130 ns clkdiv:inst4\|Add0~415 17 COMB LCCOMB_X47_Y28_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.130 ns; Loc. = LCCOMB_X47_Y28_N30; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~415'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clkdiv:inst4|Add0~413 clkdiv:inst4|Add0~415 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.201 ns clkdiv:inst4\|Add0~417 18 COMB LCCOMB_X47_Y27_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.201 ns; Loc. = LCCOMB_X47_Y27_N0; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~417'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~415 clkdiv:inst4|Add0~417 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.272 ns clkdiv:inst4\|Add0~419 19 COMB LCCOMB_X47_Y27_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.272 ns; Loc. = LCCOMB_X47_Y27_N2; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~419'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~417 clkdiv:inst4|Add0~419 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.343 ns clkdiv:inst4\|Add0~421 20 COMB LCCOMB_X47_Y27_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.343 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~421'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~419 clkdiv:inst4|Add0~421 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.414 ns clkdiv:inst4\|Add0~423 21 COMB LCCOMB_X47_Y27_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.414 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~423'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~421 clkdiv:inst4|Add0~423 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.485 ns clkdiv:inst4\|Add0~425 22 COMB LCCOMB_X47_Y27_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.485 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~425'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~423 clkdiv:inst4|Add0~425 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.556 ns clkdiv:inst4\|Add0~427 23 COMB LCCOMB_X47_Y27_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.556 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~427'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~425 clkdiv:inst4|Add0~427 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.627 ns clkdiv:inst4\|Add0~429 24 COMB LCCOMB_X47_Y27_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.627 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 2; COMB Node = 'clkdiv:inst4\|Add0~429'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkdiv:inst4|Add0~427 clkdiv:inst4|Add0~429 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.037 ns clkdiv:inst4\|Add0~430 25 COMB LCCOMB_X47_Y27_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.037 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 1; COMB Node = 'clkdiv:inst4\|Add0~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clkdiv:inst4|Add0~429 clkdiv:inst4|Add0~430 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.275 ns) 4.051 ns clkdiv:inst4\|clk_count~269 26 COMB LCCOMB_X46_Y28_N22 1 " "Info: 26: + IC(0.739 ns) + CELL(0.275 ns) = 4.051 ns; Loc. = LCCOMB_X46_Y28_N22; Fanout = 1; COMB Node = 'clkdiv:inst4\|clk_count~269'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { clkdiv:inst4|Add0~430 clkdiv:inst4|clk_count~269 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.135 ns clkdiv:inst4\|clk_count\[23\] 27 REG LCFF_X46_Y28_N23 3 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 4.135 ns; Loc. = LCFF_X46_Y28_N23; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[23\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clkdiv:inst4|clk_count~269 clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 69.82 % ) " "Info: Total cell delay = 2.887 ns ( 69.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.248 ns ( 30.18 % ) " "Info: Total interconnect delay = 1.248 ns ( 30.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { clkdiv:inst4|clk_count[0] clkdiv:inst4|Add0~385 clkdiv:inst4|Add0~387 clkdiv:inst4|Add0~389 clkdiv:inst4|Add0~391 clkdiv:inst4|Add0~393 clkdiv:inst4|Add0~395 clkdiv:inst4|Add0~397 clkdiv:inst4|Add0~399 clkdiv:inst4|Add0~401 clkdiv:inst4|Add0~403 clkdiv:inst4|Add0~405 clkdiv:inst4|Add0~407 clkdiv:inst4|Add0~409 clkdiv:inst4|Add0~411 clkdiv:inst4|Add0~413 clkdiv:inst4|Add0~415 clkdiv:inst4|Add0~417 clkdiv:inst4|Add0~419 clkdiv:inst4|Add0~421 clkdiv:inst4|Add0~423 clkdiv:inst4|Add0~425 clkdiv:inst4|Add0~427 clkdiv:inst4|Add0~429 clkdiv:inst4|Add0~430 clkdiv:inst4|clk_count~269 clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { clkdiv:inst4|clk_count[0] {} clkdiv:inst4|Add0~385 {} clkdiv:inst4|Add0~387 {} clkdiv:inst4|Add0~389 {} clkdiv:inst4|Add0~391 {} clkdiv:inst4|Add0~393 {} clkdiv:inst4|Add0~395 {} clkdiv:inst4|Add0~397 {} clkdiv:inst4|Add0~399 {} clkdiv:inst4|Add0~401 {} clkdiv:inst4|Add0~403 {} clkdiv:inst4|Add0~405 {} clkdiv:inst4|Add0~407 {} clkdiv:inst4|Add0~409 {} clkdiv:inst4|Add0~411 {} clkdiv:inst4|Add0~413 {} clkdiv:inst4|Add0~415 {} clkdiv:inst4|Add0~417 {} clkdiv:inst4|Add0~419 {} clkdiv:inst4|Add0~421 {} clkdiv:inst4|Add0~423 {} clkdiv:inst4|Add0~425 {} clkdiv:inst4|Add0~427 {} clkdiv:inst4|Add0~429 {} clkdiv:inst4|Add0~430 {} clkdiv:inst4|clk_count~269 {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.509ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.580 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.580 ns clkdiv:inst4\|clk_count\[23\] 4 REG LCFF_X46_Y28_N23 3 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 2.580 ns; Loc. = LCFF_X46_Y28_N23; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[23\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.46 % ) " "Info: Total cell delay = 1.534 ns ( 59.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 40.54 % ) " "Info: Total interconnect delay = 1.046 ns ( 40.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.005ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.580 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.580 ns clkdiv:inst4\|clk_count\[0\] 4 REG LCFF_X46_Y28_N19 3 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 2.580 ns; Loc. = LCFF_X46_Y28_N19; Fanout = 3; REG Node = 'clkdiv:inst4\|clk_count\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.46 % ) " "Info: Total cell delay = 1.534 ns ( 59.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 40.54 % ) " "Info: Total interconnect delay = 1.046 ns ( 40.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} clkdiv:inst4|clk_count[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.005ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.005ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} clkdiv:inst4|clk_count[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.005ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { clkdiv:inst4|clk_count[0] clkdiv:inst4|Add0~385 clkdiv:inst4|Add0~387 clkdiv:inst4|Add0~389 clkdiv:inst4|Add0~391 clkdiv:inst4|Add0~393 clkdiv:inst4|Add0~395 clkdiv:inst4|Add0~397 clkdiv:inst4|Add0~399 clkdiv:inst4|Add0~401 clkdiv:inst4|Add0~403 clkdiv:inst4|Add0~405 clkdiv:inst4|Add0~407 clkdiv:inst4|Add0~409 clkdiv:inst4|Add0~411 clkdiv:inst4|Add0~413 clkdiv:inst4|Add0~415 clkdiv:inst4|Add0~417 clkdiv:inst4|Add0~419 clkdiv:inst4|Add0~421 clkdiv:inst4|Add0~423 clkdiv:inst4|Add0~425 clkdiv:inst4|Add0~427 clkdiv:inst4|Add0~429 clkdiv:inst4|Add0~430 clkdiv:inst4|clk_count~269 clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { clkdiv:inst4|clk_count[0] {} clkdiv:inst4|Add0~385 {} clkdiv:inst4|Add0~387 {} clkdiv:inst4|Add0~389 {} clkdiv:inst4|Add0~391 {} clkdiv:inst4|Add0~393 {} clkdiv:inst4|Add0~395 {} clkdiv:inst4|Add0~397 {} clkdiv:inst4|Add0~399 {} clkdiv:inst4|Add0~401 {} clkdiv:inst4|Add0~403 {} clkdiv:inst4|Add0~405 {} clkdiv:inst4|Add0~407 {} clkdiv:inst4|Add0~409 {} clkdiv:inst4|Add0~411 {} clkdiv:inst4|Add0~413 {} clkdiv:inst4|Add0~415 {} clkdiv:inst4|Add0~417 {} clkdiv:inst4|Add0~419 {} clkdiv:inst4|Add0~421 {} clkdiv:inst4|Add0~423 {} clkdiv:inst4|Add0~425 {} clkdiv:inst4|Add0~427 {} clkdiv:inst4|Add0~429 {} clkdiv:inst4|Add0~430 {} clkdiv:inst4|clk_count~269 {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.509ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl clkdiv:inst4|clk_count[23] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} clkdiv:inst4|clk_count[23] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.005ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl clkdiv:inst4|clk_count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} clkdiv:inst4|clk_count[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.005ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "MODE register register wave:inst\|disp_mode\[0\] wave:inst\|disp_mode\[1\] 450.05 MHz Internal " "Info: Clock \"MODE\" Internal fmax is restricted to 450.05 MHz between source register \"wave:inst\|disp_mode\[0\]\" and destination register \"wave:inst\|disp_mode\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.549 ns + Longest register register " "Info: + Longest register to register delay is 0.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wave:inst\|disp_mode\[0\] 1 REG LCFF_X44_Y7_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y7_N1; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|disp_mode[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.150 ns) 0.465 ns wave:inst\|disp_mode\[1\]~49 2 COMB LCCOMB_X44_Y7_N4 1 " "Info: 2: + IC(0.315 ns) + CELL(0.150 ns) = 0.465 ns; Loc. = LCCOMB_X44_Y7_N4; Fanout = 1; COMB Node = 'wave:inst\|disp_mode\[1\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { wave:inst|disp_mode[0] wave:inst|disp_mode[1]~49 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.549 ns wave:inst\|disp_mode\[1\] 3 REG LCFF_X44_Y7_N5 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.549 ns; Loc. = LCFF_X44_Y7_N5; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wave:inst|disp_mode[1]~49 wave:inst|disp_mode[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.62 % ) " "Info: Total cell delay = 0.234 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.315 ns ( 57.38 % ) " "Info: Total interconnect delay = 0.315 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { wave:inst|disp_mode[0] wave:inst|disp_mode[1]~49 wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.549 ns" { wave:inst|disp_mode[0] {} wave:inst|disp_mode[1]~49 {} wave:inst|disp_mode[1] {} } { 0.000ns 0.315ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODE destination 3.646 ns + Shortest register " "Info: + Shortest clock path from clock \"MODE\" to destination register is 3.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns MODE 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 128 144 312 144 "MODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.537 ns) 3.646 ns wave:inst\|disp_mode\[1\] 2 REG LCFF_X44_Y7_N5 14 " "Info: 2: + IC(2.247 ns) + CELL(0.537 ns) = 3.646 ns; Loc. = LCFF_X44_Y7_N5; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.37 % ) " "Info: Total cell delay = 1.399 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.247 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[1] {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODE source 3.646 ns - Longest register " "Info: - Longest clock path from clock \"MODE\" to source register is 3.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns MODE 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 128 144 312 144 "MODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.537 ns) 3.646 ns wave:inst\|disp_mode\[0\] 2 REG LCFF_X44_Y7_N1 14 " "Info: 2: + IC(2.247 ns) + CELL(0.537 ns) = 3.646 ns; Loc. = LCFF_X44_Y7_N1; Fanout = 14; REG Node = 'wave:inst\|disp_mode\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.37 % ) " "Info: Total cell delay = 1.399 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.247 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[0] {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[1] {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[0] {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { wave:inst|disp_mode[0] wave:inst|disp_mode[1]~49 wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.549 ns" { wave:inst|disp_mode[0] {} wave:inst|disp_mode[1]~49 {} wave:inst|disp_mode[1] {} } { 0.000ns 0.315ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { MODE wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[1] {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { MODE wave:inst|disp_mode[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { MODE {} MODE~combout {} wave:inst|disp_mode[0] {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|disp_mode[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { wave:inst|disp_mode[1] {} } {  } {  } "" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "wave:inst\|length\[0\] RESET CLK 2.562 ns register " "Info: tsu for register \"wave:inst\|length\[0\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 2.562 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.647 ns + Longest pin register " "Info: + Longest pin to register delay is 9.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns RESET 1 PIN PIN_V2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 7; PIN Node = 'RESET'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 144 144 312 160 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.355 ns) + CELL(0.150 ns) 7.357 ns wave:inst\|sign2\[1\]~422 2 COMB LCCOMB_X44_Y7_N6 2 " "Info: 2: + IC(6.355 ns) + CELL(0.150 ns) = 7.357 ns; Loc. = LCCOMB_X44_Y7_N6; Fanout = 2; COMB Node = 'wave:inst\|sign2\[1\]~422'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { RESET wave:inst|sign2[1]~422 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.275 ns) 8.318 ns wave:inst\|length\[3\]~175 3 COMB LCCOMB_X41_Y7_N30 4 " "Info: 3: + IC(0.686 ns) + CELL(0.275 ns) = 8.318 ns; Loc. = LCCOMB_X41_Y7_N30; Fanout = 4; COMB Node = 'wave:inst\|length\[3\]~175'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { wave:inst|sign2[1]~422 wave:inst|length[3]~175 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.659 ns) 9.647 ns wave:inst\|length\[0\] 4 REG LCFF_X41_Y7_N25 9 " "Info: 4: + IC(0.670 ns) + CELL(0.659 ns) = 9.647 ns; Loc. = LCFF_X41_Y7_N25; Fanout = 9; REG Node = 'wave:inst\|length\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { wave:inst|length[3]~175 wave:inst|length[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 20.07 % ) " "Info: Total cell delay = 1.936 ns ( 20.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 79.93 % ) " "Info: Total interconnect delay = 7.711 ns ( 79.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.647 ns" { RESET wave:inst|sign2[1]~422 wave:inst|length[3]~175 wave:inst|length[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.647 ns" { RESET {} RESET~combout {} wave:inst|sign2[1]~422 {} wave:inst|length[3]~175 {} wave:inst|length[0] {} } { 0.000ns 0.000ns 6.355ns 0.686ns 0.670ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.049 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.787 ns) 3.366 ns clkdiv:inst4\|clkout 2 REG LCFF_X46_Y28_N31 2 " "Info: 2: + IC(1.737 ns) + CELL(0.787 ns) = 3.366 ns; Loc. = LCFF_X46_Y28_N31; Fanout = 2; REG Node = 'clkdiv:inst4\|clkout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { CLK clkdiv:inst4|clkout } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.000 ns) 5.503 ns clkdiv:inst4\|clkout~clkctrl 3 COMB CLKCTRL_G8 11 " "Info: 3: + IC(2.137 ns) + CELL(0.000 ns) = 5.503 ns; Loc. = CLKCTRL_G8; Fanout = 11; COMB Node = 'clkdiv:inst4\|clkout~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 7.049 ns wave:inst\|length\[0\] 4 REG LCFF_X41_Y7_N25 9 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 7.049 ns; Loc. = LCFF_X41_Y7_N25; Fanout = 9; REG Node = 'wave:inst\|length\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clkdiv:inst4|clkout~clkctrl wave:inst|length[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 30.73 % ) " "Info: Total cell delay = 2.166 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.883 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.883 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|length[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|length[0] {} } { 0.000ns 0.000ns 1.737ns 2.137ns 1.009ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.647 ns" { RESET wave:inst|sign2[1]~422 wave:inst|length[3]~175 wave:inst|length[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.647 ns" { RESET {} RESET~combout {} wave:inst|sign2[1]~422 {} wave:inst|length[3]~175 {} wave:inst|length[0] {} } { 0.000ns 0.000ns 6.355ns 0.686ns 0.670ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.659ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|length[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|length[0] {} } { 0.000ns 0.000ns 1.737ns 2.137ns 1.009ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK HEX0\[0\] wave:inst\|count\[0\] 13.361 ns register " "Info: tco from clock \"CLK\" to destination pin \"HEX0\[0\]\" through register \"wave:inst\|count\[0\]\" is 13.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.049 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.787 ns) 3.366 ns clkdiv:inst4\|clkout 2 REG LCFF_X46_Y28_N31 2 " "Info: 2: + IC(1.737 ns) + CELL(0.787 ns) = 3.366 ns; Loc. = LCFF_X46_Y28_N31; Fanout = 2; REG Node = 'clkdiv:inst4\|clkout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { CLK clkdiv:inst4|clkout } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.000 ns) 5.503 ns clkdiv:inst4\|clkout~clkctrl 3 COMB CLKCTRL_G8 11 " "Info: 3: + IC(2.137 ns) + CELL(0.000 ns) = 5.503 ns; Loc. = CLKCTRL_G8; Fanout = 11; COMB Node = 'clkdiv:inst4\|clkout~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 7.049 ns wave:inst\|count\[0\] 4 REG LCFF_X42_Y7_N15 13 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 7.049 ns; Loc. = LCFF_X42_Y7_N15; Fanout = 13; REG Node = 'wave:inst\|count\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clkdiv:inst4|clkout~clkctrl wave:inst|count[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 30.73 % ) " "Info: Total cell delay = 2.166 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.883 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.883 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[0] {} } { 0.000ns 0.000ns 1.737ns 2.137ns 1.009ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.062 ns + Longest register pin " "Info: + Longest register to pin delay is 6.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wave:inst\|count\[0\] 1 REG LCFF_X42_Y7_N15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y7_N15; Fanout = 13; REG Node = 'wave:inst\|count\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave:inst|count[0] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.275 ns) 1.135 ns segout:inst1\|WideOr6~15 2 COMB LCCOMB_X43_Y7_N18 1 " "Info: 2: + IC(0.860 ns) + CELL(0.275 ns) = 1.135 ns; Loc. = LCCOMB_X43_Y7_N18; Fanout = 1; COMB Node = 'segout:inst1\|WideOr6~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { wave:inst|count[0] segout:inst1|WideOr6~15 } "NODE_NAME" } } { "segout.v" "" { Text "F:/interface/WAVE/segout.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.129 ns) + CELL(2.798 ns) 6.062 ns HEX0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(2.129 ns) + CELL(2.798 ns) = 6.062 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { segout:inst1|WideOr6~15 HEX0[0] } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 96 896 1072 112 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 50.69 % ) " "Info: Total cell delay = 3.073 ns ( 50.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.989 ns ( 49.31 % ) " "Info: Total interconnect delay = 2.989 ns ( 49.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { wave:inst|count[0] segout:inst1|WideOr6~15 HEX0[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { wave:inst|count[0] {} segout:inst1|WideOr6~15 {} HEX0[0] {} } { 0.000ns 0.860ns 2.129ns } { 0.000ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[0] {} } { 0.000ns 0.000ns 1.737ns 2.137ns 1.009ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { wave:inst|count[0] segout:inst1|WideOr6~15 HEX0[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.062 ns" { wave:inst|count[0] {} segout:inst1|WideOr6~15 {} HEX0[0] {} } { 0.000ns 0.860ns 2.129ns } { 0.000ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "wave:inst\|count\[3\] MAX\[3\] CLK 4.371 ns register " "Info: th for register \"wave:inst\|count\[3\]\" (data pin = \"MAX\[3\]\", clock pin = \"CLK\") is 4.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.049 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 56 88 256 72 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.787 ns) 3.366 ns clkdiv:inst4\|clkout 2 REG LCFF_X46_Y28_N31 2 " "Info: 2: + IC(1.737 ns) + CELL(0.787 ns) = 3.366 ns; Loc. = LCFF_X46_Y28_N31; Fanout = 2; REG Node = 'clkdiv:inst4\|clkout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { CLK clkdiv:inst4|clkout } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.000 ns) 5.503 ns clkdiv:inst4\|clkout~clkctrl 3 COMB CLKCTRL_G8 11 " "Info: 3: + IC(2.137 ns) + CELL(0.000 ns) = 5.503 ns; Loc. = CLKCTRL_G8; Fanout = 11; COMB Node = 'clkdiv:inst4\|clkout~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/WAVE/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 7.049 ns wave:inst\|count\[3\] 4 REG LCFF_X42_Y7_N31 12 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 7.049 ns; Loc. = LCFF_X42_Y7_N31; Fanout = 12; REG Node = 'wave:inst\|count\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clkdiv:inst4|clkout~clkctrl wave:inst|count[3] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 30.73 % ) " "Info: Total cell delay = 2.166 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.883 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.883 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[3] {} } { 0.000ns 0.000ns 1.737ns 2.137ns 1.009ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.944 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns MAX\[3\] 1 PIN PIN_AE14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 4; PIN Node = 'MAX\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAX[3] } "NODE_NAME" } } { "wave_down.bdf" "" { Schematic "F:/interface/WAVE/wave_down.bdf" { { 112 144 312 128 "MAX\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.438 ns) 2.860 ns wave:inst\|Mux10~209 2 COMB LCCOMB_X42_Y7_N30 1 " "Info: 2: + IC(1.423 ns) + CELL(0.438 ns) = 2.860 ns; Loc. = LCCOMB_X42_Y7_N30; Fanout = 1; COMB Node = 'wave:inst\|Mux10~209'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { MAX[3] wave:inst|Mux10~209 } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.944 ns wave:inst\|count\[3\] 3 REG LCFF_X42_Y7_N31 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.944 ns; Loc. = LCFF_X42_Y7_N31; Fanout = 12; REG Node = 'wave:inst\|count\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wave:inst|Mux10~209 wave:inst|count[3] } "NODE_NAME" } } { "wave.v" "" { Text "F:/interface/WAVE/wave.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 51.66 % ) " "Info: Total cell delay = 1.521 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 48.34 % ) " "Info: Total interconnect delay = 1.423 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { MAX[3] wave:inst|Mux10~209 wave:inst|count[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { MAX[3] {} MAX[3]~combout {} wave:inst|Mux10~209 {} wave:inst|count[3] {} } { 0.000ns 0.000ns 1.423ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { CLK clkdiv:inst4|clkout clkdiv:inst4|clkout~clkctrl wave:inst|count[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { CLK {} CLK~combout {} clkdiv:inst4|clkout {} clkdiv:inst4|clkout~clkctrl {} wave:inst|count[3] {} } { 0.000ns 0.000ns 1.737ns 2.137ns 1.009ns } { 0.000ns 0.842ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { MAX[3] wave:inst|Mux10~209 wave:inst|count[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { MAX[3] {} MAX[3]~combout {} wave:inst|Mux10~209 {} wave:inst|count[3] {} } { 0.000ns 0.000ns 1.423ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:50:11 2010 " "Info: Processing ended: Tue May 25 18:50:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Info: Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
