{"Source Block": ["hdl/library/util_mii_to_rmii/mac_phy_link.v@60:70@HdlIdDef", "  reg     [1:0]     rmii_txd_r = 2'b0;\n  reg               rmii_tx_en_r = 1'b0;\n  reg               rising_tx_clk_r0 = 1'b0;\n  reg               rising_tx_clk_r1 = 1'b0;\n  reg     [4:0]     reg_count = 5'b0;\n  reg               tx_dibit_d = 1'b0;\n\n  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;\n\n  always @(posedge ref_clk) begin\n    if (!reset_n) begin\n"], "Clone Blocks": [["hdl/library/util_mii_to_rmii/mac_phy_link.v@62:72", "  reg               rising_tx_clk_r0 = 1'b0;\n  reg               rising_tx_clk_r1 = 1'b0;\n  reg     [4:0]     reg_count = 5'b0;\n  reg               tx_dibit_d = 1'b0;\n\n  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;\n\n  always @(posedge ref_clk) begin\n    if (!reset_n) begin\n      num_r <= 0;\n      mii_tx_clk_10_100_r <= 1'b0;\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@56:66", "  reg               mac_tx_en_r = 1'b0;\n  reg               mac_tx_er_r = 1'b0;\n  reg               mii_tx_clk_10_100_r = 1'b0;\n  reg     [3:0]     num_r = 4'b0;\n  reg     [1:0]     rmii_txd_r = 2'b0;\n  reg               rmii_tx_en_r = 1'b0;\n  reg               rising_tx_clk_r0 = 1'b0;\n  reg               rising_tx_clk_r1 = 1'b0;\n  reg     [4:0]     reg_count = 5'b0;\n  reg               tx_dibit_d = 1'b0;\n\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@58:68", "  reg               mii_tx_clk_10_100_r = 1'b0;\n  reg     [3:0]     num_r = 4'b0;\n  reg     [1:0]     rmii_txd_r = 2'b0;\n  reg               rmii_tx_en_r = 1'b0;\n  reg               rising_tx_clk_r0 = 1'b0;\n  reg               rising_tx_clk_r1 = 1'b0;\n  reg     [4:0]     reg_count = 5'b0;\n  reg               tx_dibit_d = 1'b0;\n\n  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;\n\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@59:69", "  reg     [3:0]     num_r = 4'b0;\n  reg     [1:0]     rmii_txd_r = 2'b0;\n  reg               rmii_tx_en_r = 1'b0;\n  reg               rising_tx_clk_r0 = 1'b0;\n  reg               rising_tx_clk_r1 = 1'b0;\n  reg     [4:0]     reg_count = 5'b0;\n  reg               tx_dibit_d = 1'b0;\n\n  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;\n\n  always @(posedge ref_clk) begin\n"], ["hdl/library/util_mii_to_rmii/mac_phy_link.v@57:67", "  reg               mac_tx_er_r = 1'b0;\n  reg               mii_tx_clk_10_100_r = 1'b0;\n  reg     [3:0]     num_r = 4'b0;\n  reg     [1:0]     rmii_txd_r = 2'b0;\n  reg               rmii_tx_en_r = 1'b0;\n  reg               rising_tx_clk_r0 = 1'b0;\n  reg               rising_tx_clk_r1 = 1'b0;\n  reg     [4:0]     reg_count = 5'b0;\n  reg               tx_dibit_d = 1'b0;\n\n  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;\n"]], "Diff Content": {"Delete": [[65, "  reg               tx_dibit_d = 1'b0;\n"]], "Add": []}}