# Reading C:/altera/modelsim/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do Dpsk_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_9/E9_1/Dpsk {D:/FilterVerilog/Chapter_9/E9_1/Dpsk/dds.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module dds
# 
# Top level modules:
# 	dds
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_9/E9_1/Dpsk {D:/FilterVerilog/Chapter_9/E9_1/Dpsk/lpf.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module lpf
# 
# Top level modules:
# 	lpf
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_9/E9_1/Dpsk {D:/FilterVerilog/Chapter_9/E9_1/Dpsk/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_9/E9_1/Dpsk/source {D:/FilterVerilog/Chapter_9/E9_1/Dpsk/source/Dpsk.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Dpsk
# 
# Top level modules:
# 	Dpsk
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_9/E9_1/Dpsk/source {D:/FilterVerilog/Chapter_9/E9_1/Dpsk/source/PD_LoopFilter.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module PD_LoopFilter
# 
# Top level modules:
# 	PD_LoopFilter
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_9/E9_1/Dpsk/simulation/modelsim {D:/FilterVerilog/Chapter_9/E9_1/Dpsk/simulation/modelsim/Dpsk.vt}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Dpsk_vlg_tst
# 
# Top level modules:
# 	Dpsk_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Dpsk_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Dpsk_vlg_tst 
# Loading work.Dpsk_vlg_tst
# Loading work.Dpsk
# Loading work.dds
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_counter
# Loading sgate_ver.oper_add
# Loading sgate_ver.oper_mux
# Loading work.mult
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.lpf
# Loading sgate_ver.oper_mult
# Loading sgate_ver.oper_selector
# Loading altera_mf_ver.scfifo
# Loading work.PD_LoopFilter
# ** Warning: (vsim-3017) D:/FilterVerilog/Chapter_9/E9_1/Dpsk/dds.vo(1735): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /Dpsk_vlg_tst/i1/u0/nllii
# ** Warning: (vsim-3722) D:/FilterVerilog/Chapter_9/E9_1/Dpsk/dds.vo(1735): [TFMPC] - Missing connection for port 'eq'.
# 
# ** Warning: (vsim-3016) D:/FilterVerilog/Chapter_9/E9_1/Dpsk/mult.v(60): Port type is incompatible with connection (port 'clock').
# 
#         Region: /Dpsk_vlg_tst/i1/u1/lpm_mult_component
# ** Warning: (vsim-3016) D:/FilterVerilog/Chapter_9/E9_1/Dpsk/mult.v(60): Port type is incompatible with connection (port 'clock').
# 
#         Region: /Dpsk_vlg_tst/i1/u2/lpm_mult_component
# ** Warning: Design size of 6 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 19001 of file "E9_1_snr100.txt". (Current address [19001], address range [1:19000])    : D:/FilterVerilog/Chapter_9/E9_1/Dpsk/simulation/modelsim/Dpsk.vt(85)
#    Time: 0 ps  Iteration: 0  Instance: /Dpsk_vlg_tst
# ** Note: $finish    : D:/FilterVerilog/Chapter_9/E9_1/Dpsk/simulation/modelsim/Dpsk.vt(67)
#    Time: 381 us  Iteration: 0  Instance: /Dpsk_vlg_tst
# 1
# Break in Module Dpsk_vlg_tst at D:/FilterVerilog/Chapter_9/E9_1/Dpsk/simulation/modelsim/Dpsk.vt line 67
# Simulation Breakpoint: 1
# Break in Module Dpsk_vlg_tst at D:/FilterVerilog/Chapter_9/E9_1/Dpsk/simulation/modelsim/Dpsk.vt line 67
# MACRO ./Dpsk_run_msim_rtl_verilog.do PAUSED at line 21
