vendor_name = ModelSim
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/IFF.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/probesSourcesDebug.qsys
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/output_files/Waveform.vwf
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/simulation/qsim/output_files/Waveform.vwf
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/MEM.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/WB.vhd
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/Waveform.vwf
source_file = 1, c:/descomp/aulas_pos_p1/projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v
source_file = 1, c:/descomp/aulas_pos_p1/projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/db/altsyncram_vnn1.tdf
source_file = 1, C:/DesComp/Aulas_pos_P1/Projeto-2/db/projetomips.ram0_bancoreg_a8bc2223.hdl.mif
design_name = projetoMIPS
instance = comp, \MEM_OUTT[0]~output\, MEM_OUTT[0]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[1]~output\, MEM_OUTT[1]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[2]~output\, MEM_OUTT[2]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[3]~output\, MEM_OUTT[3]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[4]~output\, MEM_OUTT[4]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[5]~output\, MEM_OUTT[5]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[6]~output\, MEM_OUTT[6]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[7]~output\, MEM_OUTT[7]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[8]~output\, MEM_OUTT[8]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[9]~output\, MEM_OUTT[9]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[10]~output\, MEM_OUTT[10]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[11]~output\, MEM_OUTT[11]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[12]~output\, MEM_OUTT[12]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[13]~output\, MEM_OUTT[13]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[14]~output\, MEM_OUTT[14]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[15]~output\, MEM_OUTT[15]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[16]~output\, MEM_OUTT[16]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[17]~output\, MEM_OUTT[17]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[18]~output\, MEM_OUTT[18]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[19]~output\, MEM_OUTT[19]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[20]~output\, MEM_OUTT[20]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[21]~output\, MEM_OUTT[21]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[22]~output\, MEM_OUTT[22]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[23]~output\, MEM_OUTT[23]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[24]~output\, MEM_OUTT[24]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[25]~output\, MEM_OUTT[25]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[26]~output\, MEM_OUTT[26]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[27]~output\, MEM_OUTT[27]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[28]~output\, MEM_OUTT[28]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[29]~output\, MEM_OUTT[29]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[30]~output\, MEM_OUTT[30]~output, projetoMIPS, 1
instance = comp, \MEM_OUTT[31]~output\, MEM_OUTT[31]~output, projetoMIPS, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, projetoMIPS, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, projetoMIPS, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, projetoMIPS, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, projetoMIPS, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, projetoMIPS, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, projetoMIPS, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, projetoMIPS, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, projetoMIPS, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, projetoMIPS, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, projetoMIPS, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, projetoMIPS, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, projetoMIPS, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, projetoMIPS, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, projetoMIPS, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, projetoMIPS, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, projetoMIPS, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, projetoMIPS, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, projetoMIPS, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, projetoMIPS, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, projetoMIPS, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, projetoMIPS, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, projetoMIPS, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, projetoMIPS, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, projetoMIPS, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, projetoMIPS, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, projetoMIPS, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, projetoMIPS, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, projetoMIPS, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, projetoMIPS, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, projetoMIPS, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, projetoMIPS, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, projetoMIPS, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, projetoMIPS, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, projetoMIPS, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, projetoMIPS, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, projetoMIPS, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, projetoMIPS, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, projetoMIPS, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, projetoMIPS, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, projetoMIPS, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, projetoMIPS, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, projetoMIPS, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, projetoMIPS, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, projetoMIPS, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, projetoMIPS, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, projetoMIPS, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, projetoMIPS, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, projetoMIPS, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, projetoMIPS, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, projetoMIPS, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, projetoMIPS, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[0]~output\, ULAA_OUT[0]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[1]~output\, ULAA_OUT[1]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[2]~output\, ULAA_OUT[2]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[3]~output\, ULAA_OUT[3]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[4]~output\, ULAA_OUT[4]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[5]~output\, ULAA_OUT[5]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[6]~output\, ULAA_OUT[6]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[7]~output\, ULAA_OUT[7]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[8]~output\, ULAA_OUT[8]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[9]~output\, ULAA_OUT[9]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[10]~output\, ULAA_OUT[10]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[11]~output\, ULAA_OUT[11]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[12]~output\, ULAA_OUT[12]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[13]~output\, ULAA_OUT[13]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[14]~output\, ULAA_OUT[14]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[15]~output\, ULAA_OUT[15]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[16]~output\, ULAA_OUT[16]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[17]~output\, ULAA_OUT[17]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[18]~output\, ULAA_OUT[18]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[19]~output\, ULAA_OUT[19]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[20]~output\, ULAA_OUT[20]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[21]~output\, ULAA_OUT[21]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[22]~output\, ULAA_OUT[22]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[23]~output\, ULAA_OUT[23]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[24]~output\, ULAA_OUT[24]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[25]~output\, ULAA_OUT[25]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[26]~output\, ULAA_OUT[26]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[27]~output\, ULAA_OUT[27]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[28]~output\, ULAA_OUT[28]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[29]~output\, ULAA_OUT[29]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[30]~output\, ULAA_OUT[30]~output, projetoMIPS, 1
instance = comp, \ULAA_OUT[31]~output\, ULAA_OUT[31]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[0]~output\, decoder_OUTT[0]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[1]~output\, decoder_OUTT[1]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[2]~output\, decoder_OUTT[2]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[3]~output\, decoder_OUTT[3]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[4]~output\, decoder_OUTT[4]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[5]~output\, decoder_OUTT[5]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[6]~output\, decoder_OUTT[6]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[7]~output\, decoder_OUTT[7]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[8]~output\, decoder_OUTT[8]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[9]~output\, decoder_OUTT[9]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[10]~output\, decoder_OUTT[10]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[11]~output\, decoder_OUTT[11]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[12]~output\, decoder_OUTT[12]~output, projetoMIPS, 1
instance = comp, \decoder_OUTT[13]~output\, decoder_OUTT[13]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[0]~output\, RS_OUTT[0]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[1]~output\, RS_OUTT[1]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[2]~output\, RS_OUTT[2]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[3]~output\, RS_OUTT[3]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[4]~output\, RS_OUTT[4]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[5]~output\, RS_OUTT[5]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[6]~output\, RS_OUTT[6]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[7]~output\, RS_OUTT[7]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[8]~output\, RS_OUTT[8]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[9]~output\, RS_OUTT[9]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[10]~output\, RS_OUTT[10]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[11]~output\, RS_OUTT[11]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[12]~output\, RS_OUTT[12]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[13]~output\, RS_OUTT[13]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[14]~output\, RS_OUTT[14]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[15]~output\, RS_OUTT[15]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[16]~output\, RS_OUTT[16]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[17]~output\, RS_OUTT[17]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[18]~output\, RS_OUTT[18]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[19]~output\, RS_OUTT[19]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[20]~output\, RS_OUTT[20]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[21]~output\, RS_OUTT[21]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[22]~output\, RS_OUTT[22]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[23]~output\, RS_OUTT[23]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[24]~output\, RS_OUTT[24]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[25]~output\, RS_OUTT[25]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[26]~output\, RS_OUTT[26]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[27]~output\, RS_OUTT[27]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[28]~output\, RS_OUTT[28]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[29]~output\, RS_OUTT[29]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[30]~output\, RS_OUTT[30]~output, projetoMIPS, 1
instance = comp, \RS_OUTT[31]~output\, RS_OUTT[31]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[0]~output\, RT_OUTT[0]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[1]~output\, RT_OUTT[1]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[2]~output\, RT_OUTT[2]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[3]~output\, RT_OUTT[3]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[4]~output\, RT_OUTT[4]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[5]~output\, RT_OUTT[5]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[6]~output\, RT_OUTT[6]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[7]~output\, RT_OUTT[7]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[8]~output\, RT_OUTT[8]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[9]~output\, RT_OUTT[9]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[10]~output\, RT_OUTT[10]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[11]~output\, RT_OUTT[11]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[12]~output\, RT_OUTT[12]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[13]~output\, RT_OUTT[13]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[14]~output\, RT_OUTT[14]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[15]~output\, RT_OUTT[15]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[16]~output\, RT_OUTT[16]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[17]~output\, RT_OUTT[17]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[18]~output\, RT_OUTT[18]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[19]~output\, RT_OUTT[19]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[20]~output\, RT_OUTT[20]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[21]~output\, RT_OUTT[21]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[22]~output\, RT_OUTT[22]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[23]~output\, RT_OUTT[23]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[24]~output\, RT_OUTT[24]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[25]~output\, RT_OUTT[25]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[26]~output\, RT_OUTT[26]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[27]~output\, RT_OUTT[27]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[28]~output\, RT_OUTT[28]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[29]~output\, RT_OUTT[29]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[30]~output\, RT_OUTT[30]~output, projetoMIPS, 1
instance = comp, \RT_OUTT[31]~output\, RT_OUTT[31]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[0]~output\, RD_OUTT_MUX[0]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[1]~output\, RD_OUTT_MUX[1]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[2]~output\, RD_OUTT_MUX[2]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[3]~output\, RD_OUTT_MUX[3]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[4]~output\, RD_OUTT_MUX[4]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[5]~output\, RD_OUTT_MUX[5]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[6]~output\, RD_OUTT_MUX[6]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[7]~output\, RD_OUTT_MUX[7]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[8]~output\, RD_OUTT_MUX[8]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[9]~output\, RD_OUTT_MUX[9]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[10]~output\, RD_OUTT_MUX[10]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[11]~output\, RD_OUTT_MUX[11]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[12]~output\, RD_OUTT_MUX[12]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[13]~output\, RD_OUTT_MUX[13]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[14]~output\, RD_OUTT_MUX[14]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[15]~output\, RD_OUTT_MUX[15]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[16]~output\, RD_OUTT_MUX[16]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[17]~output\, RD_OUTT_MUX[17]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[18]~output\, RD_OUTT_MUX[18]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[19]~output\, RD_OUTT_MUX[19]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[20]~output\, RD_OUTT_MUX[20]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[21]~output\, RD_OUTT_MUX[21]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[22]~output\, RD_OUTT_MUX[22]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[23]~output\, RD_OUTT_MUX[23]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[24]~output\, RD_OUTT_MUX[24]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[25]~output\, RD_OUTT_MUX[25]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[26]~output\, RD_OUTT_MUX[26]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[27]~output\, RD_OUTT_MUX[27]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[28]~output\, RD_OUTT_MUX[28]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[29]~output\, RD_OUTT_MUX[29]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[30]~output\, RD_OUTT_MUX[30]~output, projetoMIPS, 1
instance = comp, \RD_OUTT_MUX[31]~output\, RD_OUTT_MUX[31]~output, projetoMIPS, 1
instance = comp, \Rt_End[0]~output\, Rt_End[0]~output, projetoMIPS, 1
instance = comp, \Rt_End[1]~output\, Rt_End[1]~output, projetoMIPS, 1
instance = comp, \Rt_End[2]~output\, Rt_End[2]~output, projetoMIPS, 1
instance = comp, \Rt_End[3]~output\, Rt_End[3]~output, projetoMIPS, 1
instance = comp, \Rt_End[4]~output\, Rt_End[4]~output, projetoMIPS, 1
instance = comp, \Rd_End[0]~output\, Rd_End[0]~output, projetoMIPS, 1
instance = comp, \Rd_End[1]~output\, Rd_End[1]~output, projetoMIPS, 1
instance = comp, \Rd_End[2]~output\, Rd_End[2]~output, projetoMIPS, 1
instance = comp, \Rd_End[3]~output\, Rd_End[3]~output, projetoMIPS, 1
instance = comp, \Rd_End[4]~output\, Rd_End[4]~output, projetoMIPS, 1
instance = comp, \Rs_End[0]~output\, Rs_End[0]~output, projetoMIPS, 1
instance = comp, \Rs_End[1]~output\, Rs_End[1]~output, projetoMIPS, 1
instance = comp, \Rs_End[2]~output\, Rs_End[2]~output, projetoMIPS, 1
instance = comp, \Rs_End[3]~output\, Rs_End[3]~output, projetoMIPS, 1
instance = comp, \Rs_End[4]~output\, Rs_End[4]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[0]~output\, PC_OUTT[0]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[1]~output\, PC_OUTT[1]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[2]~output\, PC_OUTT[2]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[3]~output\, PC_OUTT[3]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[4]~output\, PC_OUTT[4]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[5]~output\, PC_OUTT[5]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[6]~output\, PC_OUTT[6]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[7]~output\, PC_OUTT[7]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[8]~output\, PC_OUTT[8]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[9]~output\, PC_OUTT[9]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[10]~output\, PC_OUTT[10]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[11]~output\, PC_OUTT[11]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[12]~output\, PC_OUTT[12]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[13]~output\, PC_OUTT[13]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[14]~output\, PC_OUTT[14]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[15]~output\, PC_OUTT[15]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[16]~output\, PC_OUTT[16]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[17]~output\, PC_OUTT[17]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[18]~output\, PC_OUTT[18]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[19]~output\, PC_OUTT[19]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[20]~output\, PC_OUTT[20]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[21]~output\, PC_OUTT[21]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[22]~output\, PC_OUTT[22]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[23]~output\, PC_OUTT[23]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[24]~output\, PC_OUTT[24]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[25]~output\, PC_OUTT[25]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[26]~output\, PC_OUTT[26]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[27]~output\, PC_OUTT[27]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[28]~output\, PC_OUTT[28]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[29]~output\, PC_OUTT[29]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[30]~output\, PC_OUTT[30]~output, projetoMIPS, 1
instance = comp, \PC_OUTT[31]~output\, PC_OUTT[31]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[0]~output\, imediato_OUT[0]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[1]~output\, imediato_OUT[1]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[2]~output\, imediato_OUT[2]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[3]~output\, imediato_OUT[3]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[4]~output\, imediato_OUT[4]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[5]~output\, imediato_OUT[5]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[6]~output\, imediato_OUT[6]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[7]~output\, imediato_OUT[7]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[8]~output\, imediato_OUT[8]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[9]~output\, imediato_OUT[9]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[10]~output\, imediato_OUT[10]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[11]~output\, imediato_OUT[11]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[12]~output\, imediato_OUT[12]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[13]~output\, imediato_OUT[13]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[14]~output\, imediato_OUT[14]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[15]~output\, imediato_OUT[15]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[16]~output\, imediato_OUT[16]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[17]~output\, imediato_OUT[17]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[18]~output\, imediato_OUT[18]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[19]~output\, imediato_OUT[19]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[20]~output\, imediato_OUT[20]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[21]~output\, imediato_OUT[21]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[22]~output\, imediato_OUT[22]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[23]~output\, imediato_OUT[23]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[24]~output\, imediato_OUT[24]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[25]~output\, imediato_OUT[25]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[26]~output\, imediato_OUT[26]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[27]~output\, imediato_OUT[27]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[28]~output\, imediato_OUT[28]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[29]~output\, imediato_OUT[29]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[30]~output\, imediato_OUT[30]~output, projetoMIPS, 1
instance = comp, \imediato_OUT[31]~output\, imediato_OUT[31]~output, projetoMIPS, 1
instance = comp, \operacao[0]~output\, operacao[0]~output, projetoMIPS, 1
instance = comp, \operacao[1]~output\, operacao[1]~output, projetoMIPS, 1
instance = comp, \operacao[2]~output\, operacao[2]~output, projetoMIPS, 1
instance = comp, \flagEqual~output\, flagEqual~output, projetoMIPS, 1
instance = comp, \mux_BEQ_BNE~output\, mux_BEQ_BNE~output, projetoMIPS, 1
instance = comp, \escrita_WB[0]~output\, escrita_WB[0]~output, projetoMIPS, 1
instance = comp, \escrita_WB[1]~output\, escrita_WB[1]~output, projetoMIPS, 1
instance = comp, \escrita_WB[2]~output\, escrita_WB[2]~output, projetoMIPS, 1
instance = comp, \escrita_WB[3]~output\, escrita_WB[3]~output, projetoMIPS, 1
instance = comp, \escrita_WB[4]~output\, escrita_WB[4]~output, projetoMIPS, 1
instance = comp, \escrita_WB[5]~output\, escrita_WB[5]~output, projetoMIPS, 1
instance = comp, \escrita_WB[6]~output\, escrita_WB[6]~output, projetoMIPS, 1
instance = comp, \escrita_WB[7]~output\, escrita_WB[7]~output, projetoMIPS, 1
instance = comp, \escrita_WB[8]~output\, escrita_WB[8]~output, projetoMIPS, 1
instance = comp, \escrita_WB[9]~output\, escrita_WB[9]~output, projetoMIPS, 1
instance = comp, \escrita_WB[10]~output\, escrita_WB[10]~output, projetoMIPS, 1
instance = comp, \escrita_WB[11]~output\, escrita_WB[11]~output, projetoMIPS, 1
instance = comp, \escrita_WB[12]~output\, escrita_WB[12]~output, projetoMIPS, 1
instance = comp, \escrita_WB[13]~output\, escrita_WB[13]~output, projetoMIPS, 1
instance = comp, \escrita_WB[14]~output\, escrita_WB[14]~output, projetoMIPS, 1
instance = comp, \escrita_WB[15]~output\, escrita_WB[15]~output, projetoMIPS, 1
instance = comp, \escrita_WB[16]~output\, escrita_WB[16]~output, projetoMIPS, 1
instance = comp, \escrita_WB[17]~output\, escrita_WB[17]~output, projetoMIPS, 1
instance = comp, \escrita_WB[18]~output\, escrita_WB[18]~output, projetoMIPS, 1
instance = comp, \escrita_WB[19]~output\, escrita_WB[19]~output, projetoMIPS, 1
instance = comp, \escrita_WB[20]~output\, escrita_WB[20]~output, projetoMIPS, 1
instance = comp, \escrita_WB[21]~output\, escrita_WB[21]~output, projetoMIPS, 1
instance = comp, \escrita_WB[22]~output\, escrita_WB[22]~output, projetoMIPS, 1
instance = comp, \escrita_WB[23]~output\, escrita_WB[23]~output, projetoMIPS, 1
instance = comp, \escrita_WB[24]~output\, escrita_WB[24]~output, projetoMIPS, 1
instance = comp, \escrita_WB[25]~output\, escrita_WB[25]~output, projetoMIPS, 1
instance = comp, \escrita_WB[26]~output\, escrita_WB[26]~output, projetoMIPS, 1
instance = comp, \escrita_WB[27]~output\, escrita_WB[27]~output, projetoMIPS, 1
instance = comp, \escrita_WB[28]~output\, escrita_WB[28]~output, projetoMIPS, 1
instance = comp, \escrita_WB[29]~output\, escrita_WB[29]~output, projetoMIPS, 1
instance = comp, \escrita_WB[30]~output\, escrita_WB[30]~output, projetoMIPS, 1
instance = comp, \escrita_WB[31]~output\, escrita_WB[31]~output, projetoMIPS, 1
instance = comp, \destino_end[0]~output\, destino_end[0]~output, projetoMIPS, 1
instance = comp, \destino_end[1]~output\, destino_end[1]~output, projetoMIPS, 1
instance = comp, \destino_end[2]~output\, destino_end[2]~output, projetoMIPS, 1
instance = comp, \destino_end[3]~output\, destino_end[3]~output, projetoMIPS, 1
instance = comp, \destino_end[4]~output\, destino_end[4]~output, projetoMIPS, 1
instance = comp, \habEscritaReg~output\, habEscritaReg~output, projetoMIPS, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~37\, BLOCO_IF|Somador1|Add0~37, projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~8\, BLOCO_IF|ROM1|memROM~8, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[0]\, IF_ID|DOUT[0], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[109]\, ID_EX|DOUT[109], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[34]\, IF_ID|DOUT[34], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[143]\, ID_EX|DOUT[143], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~37\, BLOCO_EX|Somador2|Add0~37, projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~13\, BLOCO_IF|ROM1|memROM~13, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[15]\, IF_ID|DOUT[15], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[124]\, ID_EX|DOUT[124], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~3\, BLOCO_IF|ROM1|memROM~3, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[29]\, IF_ID|DOUT[29], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~4\, BLOCO_IF|ROM1|memROM~4, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[28]\, IF_ID|DOUT[28], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~21\, BLOCO_IF|ROM1|memROM~21, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[27]\, IF_ID|DOUT[27], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~5\, BLOCO_IF|ROM1|memROM~5, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[26]\, IF_ID|DOUT[26], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~20\, BLOCO_IF|ROM1|memROM~20, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[5]\, IF_ID|DOUT[5], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~6\, BLOCO_IF|ROM1|memROM~6, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[1]\, IF_ID|DOUT[1], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~7\, BLOCO_IF|ROM1|memROM~7, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[10]\, IF_ID|DOUT[10], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~19\, BLOCO_IF|ROM1|memROM~19, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[3]\, IF_ID|DOUT[3], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~18\, BLOCO_IF|ROM1|memROM~18, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[2]\, IF_ID|DOUT[2], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~0\, BLOCO_ID|decoderInstru1|OUTPUT~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~1\, BLOCO_ID|decoderInstru1|OUTPUT~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[183]\, ID_EX|DOUT[183], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal4~0\, BLOCO_ID|decoderOPCODE|Equal4~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[184]\, ID_EX|DOUT[184], projetoMIPS, 1
instance = comp, \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4\, BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[179]\, EX_MEM|DOUT[179], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[83]\, MEM_WB|DOUT[83], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[9]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[9], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~24\, BLOCO_IF|ROM1|memROM~24, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[10]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[10], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[0]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[0], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~14\, BLOCO_IF|ROM1|memROM~14, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[11]\, IF_ID|DOUT[11], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[120]\, ID_EX|DOUT[120], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~9\, BLOCO_IF|ROM1|memROM~9, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[16]\, IF_ID|DOUT[16], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[8]\, ID_EX|DOUT[8], projetoMIPS, 1
instance = comp, \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0\, BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[175]\, EX_MEM|DOUT[175], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[79]\, MEM_WB|DOUT[79], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[1]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[1], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~23\, BLOCO_IF|ROM1|memROM~23, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[2]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[2], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~15\, BLOCO_IF|ROM1|memROM~15, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[12]\, IF_ID|DOUT[12], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[121]\, ID_EX|DOUT[121], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~10\, BLOCO_IF|ROM1|memROM~10, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[17]\, IF_ID|DOUT[17], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[9]\, ID_EX|DOUT[9], projetoMIPS, 1
instance = comp, \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1\, BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[176]\, EX_MEM|DOUT[176], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[80]\, MEM_WB|DOUT[80], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[3]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[3], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~0\, BLOCO_IF|ROM1|memROM~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[4]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[4], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador~38\, BLOCO_ID|BANCO_REG|registrador~38, projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~16\, BLOCO_IF|ROM1|memROM~16, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[13]\, IF_ID|DOUT[13], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[122]\, ID_EX|DOUT[122], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~11\, BLOCO_IF|ROM1|memROM~11, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[18]\, IF_ID|DOUT[18], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[10]\, ID_EX|DOUT[10], projetoMIPS, 1
instance = comp, \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2\, BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[177]\, EX_MEM|DOUT[177], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[81]\, MEM_WB|DOUT[81], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[5]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[5], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~1\, BLOCO_IF|ROM1|memROM~1, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[6]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[6], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~17\, BLOCO_IF|ROM1|memROM~17, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[14]\, IF_ID|DOUT[14], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[123]\, ID_EX|DOUT[123], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~12\, BLOCO_IF|ROM1|memROM~12, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[19]\, IF_ID|DOUT[19], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[11]\, ID_EX|DOUT[11], projetoMIPS, 1
instance = comp, \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3\, BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[178]\, EX_MEM|DOUT[178], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[82]\, MEM_WB|DOUT[82], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[7]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[7], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~22\, BLOCO_IF|ROM1|memROM~22, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[8]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[8], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador~39\, BLOCO_ID|BANCO_REG|registrador~39, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador~40\, BLOCO_ID|BANCO_REG|registrador~40, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[21]\, IF_ID|DOUT[21], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[22]\, IF_ID|DOUT[22], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[23]\, IF_ID|DOUT[23], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[24]\, IF_ID|DOUT[24], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[25]\, IF_ID|DOUT[25], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|Equal1~0\, BLOCO_ID|BANCO_REG|Equal1~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[4]~11\, BLOCO_ID|decoderInstru1|OUTPUT[4]~11, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[177]\, ID_EX|DOUT[177], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[165]\, EX_MEM|DOUT[165], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[68]\, MEM_WB|DOUT[68], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[5]~12\, BLOCO_ID|decoderInstru1|OUTPUT[5]~12, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[178]\, ID_EX|DOUT[178], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[166]\, EX_MEM|DOUT[166], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[69]\, MEM_WB|DOUT[69], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal0~0\, BLOCO_ID|decoderOPCODE|Equal0~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal6~0\, BLOCO_ID|decoderOPCODE|Equal6~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderFUNCT|Equal1~0\, BLOCO_ID|decoderFUNCT|Equal1~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderFUNCT|Equal4~0\, BLOCO_ID|decoderFUNCT|Equal4~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|Equal0~0\, BLOCO_ID|decoderInstru1|Equal0~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~2\, BLOCO_ID|decoderInstru1|OUTPUT~2, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[6]~3\, BLOCO_ID|decoderInstru1|OUTPUT[6]~3, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~2\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderFUNCT|Equal2~0\, BLOCO_ID|decoderFUNCT|Equal2~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~3\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~3, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~4\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~4, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~4\, BLOCO_ID|decoderInstru1|OUTPUT~4, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~5\, BLOCO_ID|decoderInstru1|OUTPUT~5, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[6]~6\, BLOCO_ID|decoderInstru1|OUTPUT[6]~6, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~9\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~9, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[2]\, ID_EX|DOUT[2], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal9~0\, BLOCO_ID|decoderOPCODE|Equal9~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[174]\, ID_EX|DOUT[174], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[162]\, EX_MEM|DOUT[162], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[0]~40\, BLOCO_MEM|RAM1|Dado_out[0]~40, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[32]\, MEM_WB|DOUT[32], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[3]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[3], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[4]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[4], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[0]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[0], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[1]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[1], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[2]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[2], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[9]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[9], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador~41\, BLOCO_ID|BANCO_REG|registrador~41, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[5]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[5], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[6]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[6], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[7]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[7], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[8]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[8], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador~42\, BLOCO_ID|BANCO_REG|registrador~42, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador~43\, BLOCO_ID|BANCO_REG|registrador~43, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|Equal0~0\, BLOCO_ID|BANCO_REG|Equal0~0, projetoMIPS, 1
instance = comp, \~GND\, ~GND, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[14]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[14], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[13]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[13], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[1]~1\, BLOCO_ID|BANCO_REG|saidaB[1]~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[14]\, ID_EX|DOUT[14], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[65]\, EX_MEM|DOUT[65], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal8~0\, BLOCO_ID|decoderOPCODE|Equal8~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[173]\, ID_EX|DOUT[173], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[161]\, EX_MEM|DOUT[161], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[7]~7\, BLOCO_ID|decoderInstru1|OUTPUT[7]~7, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[180]\, ID_EX|DOUT[180], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[110]\, ID_EX|DOUT[110], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[47]\, ID_EX|DOUT[47], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[16]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[16], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[15]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[15], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[2]~2\, BLOCO_ID|BANCO_REG|saidaB[2]~2, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[15]\, ID_EX|DOUT[15], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[111]\, ID_EX|DOUT[111], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA3|Somador|cOut\, BLOCO_EX|ULA1|ULA3|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[18]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[18], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[17]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[17], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[3]~3\, BLOCO_ID|BANCO_REG|saidaB[3]~3, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[16]\, ID_EX|DOUT[16], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[67]\, EX_MEM|DOUT[67], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~42\, BLOCO_MEM|RAM1|memRAM~42, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[112]\, ID_EX|DOUT[112], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA4|Somador|cOut~1\, BLOCO_EX|ULA1|ULA4|Somador|cOut~1, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[20]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[20], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[19]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[19], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[4]~4\, BLOCO_ID|BANCO_REG|saidaB[4]~4, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[17]\, ID_EX|DOUT[17], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[68]\, EX_MEM|DOUT[68], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~43\, BLOCO_MEM|RAM1|memRAM~43, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[119]\, ID_EX|DOUT[119], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA5|Somador|cOut\, BLOCO_EX|ULA1|ULA5|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[22]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[22], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[21]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[21], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[5]~5\, BLOCO_ID|BANCO_REG|saidaB[5]~5, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[18]\, ID_EX|DOUT[18], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[69]\, EX_MEM|DOUT[69], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~44\, BLOCO_MEM|RAM1|memRAM~44, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[24]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[24], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[23]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[23], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[6]~6\, BLOCO_ID|BANCO_REG|saidaB[6]~6, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[19]\, ID_EX|DOUT[19], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[70]\, EX_MEM|DOUT[70], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~45\, BLOCO_MEM|RAM1|memRAM~45, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~173\, BLOCO_MEM|RAM1|memRAM~173, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[26]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[26], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[25]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[25], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[7]~7\, BLOCO_ID|BANCO_REG|saidaB[7]~7, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[20]\, ID_EX|DOUT[20], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[71]\, EX_MEM|DOUT[71], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~46\, BLOCO_MEM|RAM1|memRAM~46, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~558\, BLOCO_MEM|RAM1|memRAM~558, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2823\, BLOCO_MEM|RAM1|memRAM~2823, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2824\, BLOCO_MEM|RAM1|memRAM~2824, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1070\, BLOCO_MEM|RAM1|memRAM~1070, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2855\, BLOCO_MEM|RAM1|memRAM~2855, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2856\, BLOCO_MEM|RAM1|memRAM~2856, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1582\, BLOCO_MEM|RAM1|memRAM~1582, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2360\, BLOCO_MEM|RAM1|memRAM~2360, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~174\, BLOCO_MEM|RAM1|memRAM~174, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2793\, BLOCO_MEM|RAM1|memRAM~2793, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2794\, BLOCO_MEM|RAM1|memRAM~2794, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~686\, BLOCO_MEM|RAM1|memRAM~686, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2831\, BLOCO_MEM|RAM1|memRAM~2831, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2832\, BLOCO_MEM|RAM1|memRAM~2832, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1198\, BLOCO_MEM|RAM1|memRAM~1198, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2857\, BLOCO_MEM|RAM1|memRAM~2857, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2858\, BLOCO_MEM|RAM1|memRAM~2858, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1710\, BLOCO_MEM|RAM1|memRAM~1710, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2361\, BLOCO_MEM|RAM1|memRAM~2361, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~302\, BLOCO_MEM|RAM1|memRAM~302, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2795\, BLOCO_MEM|RAM1|memRAM~2795, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2796\, BLOCO_MEM|RAM1|memRAM~2796, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~814\, BLOCO_MEM|RAM1|memRAM~814, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2839\, BLOCO_MEM|RAM1|memRAM~2839, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2840\, BLOCO_MEM|RAM1|memRAM~2840, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1326\, BLOCO_MEM|RAM1|memRAM~1326, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2859\, BLOCO_MEM|RAM1|memRAM~2859, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2860\, BLOCO_MEM|RAM1|memRAM~2860, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1838\, BLOCO_MEM|RAM1|memRAM~1838, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2362\, BLOCO_MEM|RAM1|memRAM~2362, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2765\, BLOCO_MEM|RAM1|memRAM~2765, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2766\, BLOCO_MEM|RAM1|memRAM~2766, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~430\, BLOCO_MEM|RAM1|memRAM~430, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2797\, BLOCO_MEM|RAM1|memRAM~2797, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2798\, BLOCO_MEM|RAM1|memRAM~2798, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~942\, BLOCO_MEM|RAM1|memRAM~942, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2847\, BLOCO_MEM|RAM1|memRAM~2847, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2848\, BLOCO_MEM|RAM1|memRAM~2848, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1454\, BLOCO_MEM|RAM1|memRAM~1454, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2861\, BLOCO_MEM|RAM1|memRAM~2861, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2862\, BLOCO_MEM|RAM1|memRAM~2862, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1966\, BLOCO_MEM|RAM1|memRAM~1966, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2363\, BLOCO_MEM|RAM1|memRAM~2363, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2364\, BLOCO_MEM|RAM1|memRAM~2364, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~78\, BLOCO_MEM|RAM1|memRAM~78, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2799\, BLOCO_MEM|RAM1|memRAM~2799, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2800\, BLOCO_MEM|RAM1|memRAM~2800, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~590\, BLOCO_MEM|RAM1|memRAM~590, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2825\, BLOCO_MEM|RAM1|memRAM~2825, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2826\, BLOCO_MEM|RAM1|memRAM~2826, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1102\, BLOCO_MEM|RAM1|memRAM~1102, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2863\, BLOCO_MEM|RAM1|memRAM~2863, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2864\, BLOCO_MEM|RAM1|memRAM~2864, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1614\, BLOCO_MEM|RAM1|memRAM~1614, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2365\, BLOCO_MEM|RAM1|memRAM~2365, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2769\, BLOCO_MEM|RAM1|memRAM~2769, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2770\, BLOCO_MEM|RAM1|memRAM~2770, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~206\, BLOCO_MEM|RAM1|memRAM~206, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2801\, BLOCO_MEM|RAM1|memRAM~2801, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2802\, BLOCO_MEM|RAM1|memRAM~2802, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~718\, BLOCO_MEM|RAM1|memRAM~718, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2833\, BLOCO_MEM|RAM1|memRAM~2833, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2834\, BLOCO_MEM|RAM1|memRAM~2834, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1230\, BLOCO_MEM|RAM1|memRAM~1230, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2865\, BLOCO_MEM|RAM1|memRAM~2865, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2866\, BLOCO_MEM|RAM1|memRAM~2866, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1742\, BLOCO_MEM|RAM1|memRAM~1742, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2366\, BLOCO_MEM|RAM1|memRAM~2366, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2771\, BLOCO_MEM|RAM1|memRAM~2771, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2772\, BLOCO_MEM|RAM1|memRAM~2772, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~334\, BLOCO_MEM|RAM1|memRAM~334, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2803\, BLOCO_MEM|RAM1|memRAM~2803, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2804\, BLOCO_MEM|RAM1|memRAM~2804, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~846\, BLOCO_MEM|RAM1|memRAM~846, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2841\, BLOCO_MEM|RAM1|memRAM~2841, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2842\, BLOCO_MEM|RAM1|memRAM~2842, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1358\, BLOCO_MEM|RAM1|memRAM~1358, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2867\, BLOCO_MEM|RAM1|memRAM~2867, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2868\, BLOCO_MEM|RAM1|memRAM~2868, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1870\, BLOCO_MEM|RAM1|memRAM~1870, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2367\, BLOCO_MEM|RAM1|memRAM~2367, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2773\, BLOCO_MEM|RAM1|memRAM~2773, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2774\, BLOCO_MEM|RAM1|memRAM~2774, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~462\, BLOCO_MEM|RAM1|memRAM~462, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2805\, BLOCO_MEM|RAM1|memRAM~2805, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2806\, BLOCO_MEM|RAM1|memRAM~2806, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~974\, BLOCO_MEM|RAM1|memRAM~974, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2849\, BLOCO_MEM|RAM1|memRAM~2849, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2850\, BLOCO_MEM|RAM1|memRAM~2850, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1486\, BLOCO_MEM|RAM1|memRAM~1486, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2869\, BLOCO_MEM|RAM1|memRAM~2869, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2870\, BLOCO_MEM|RAM1|memRAM~2870, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1998\, BLOCO_MEM|RAM1|memRAM~1998, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2368\, BLOCO_MEM|RAM1|memRAM~2368, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2369\, BLOCO_MEM|RAM1|memRAM~2369, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2775\, BLOCO_MEM|RAM1|memRAM~2775, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2776\, BLOCO_MEM|RAM1|memRAM~2776, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~110\, BLOCO_MEM|RAM1|memRAM~110, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2807\, BLOCO_MEM|RAM1|memRAM~2807, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2808\, BLOCO_MEM|RAM1|memRAM~2808, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~622\, BLOCO_MEM|RAM1|memRAM~622, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2827\, BLOCO_MEM|RAM1|memRAM~2827, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2828\, BLOCO_MEM|RAM1|memRAM~2828, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1134\, BLOCO_MEM|RAM1|memRAM~1134, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2871\, BLOCO_MEM|RAM1|memRAM~2871, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2872\, BLOCO_MEM|RAM1|memRAM~2872, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1646\, BLOCO_MEM|RAM1|memRAM~1646, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2370\, BLOCO_MEM|RAM1|memRAM~2370, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2777\, BLOCO_MEM|RAM1|memRAM~2777, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2778\, BLOCO_MEM|RAM1|memRAM~2778, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~238\, BLOCO_MEM|RAM1|memRAM~238, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2809\, BLOCO_MEM|RAM1|memRAM~2809, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2810\, BLOCO_MEM|RAM1|memRAM~2810, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~750\, BLOCO_MEM|RAM1|memRAM~750, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2835\, BLOCO_MEM|RAM1|memRAM~2835, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2836\, BLOCO_MEM|RAM1|memRAM~2836, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1262\, BLOCO_MEM|RAM1|memRAM~1262, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2873\, BLOCO_MEM|RAM1|memRAM~2873, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2874\, BLOCO_MEM|RAM1|memRAM~2874, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1774\, BLOCO_MEM|RAM1|memRAM~1774, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2371\, BLOCO_MEM|RAM1|memRAM~2371, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2779\, BLOCO_MEM|RAM1|memRAM~2779, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2780\, BLOCO_MEM|RAM1|memRAM~2780, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~366\, BLOCO_MEM|RAM1|memRAM~366, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2811\, BLOCO_MEM|RAM1|memRAM~2811, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2812\, BLOCO_MEM|RAM1|memRAM~2812, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~878\, BLOCO_MEM|RAM1|memRAM~878, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2843\, BLOCO_MEM|RAM1|memRAM~2843, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2844\, BLOCO_MEM|RAM1|memRAM~2844, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1390\, BLOCO_MEM|RAM1|memRAM~1390, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2875\, BLOCO_MEM|RAM1|memRAM~2875, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2876\, BLOCO_MEM|RAM1|memRAM~2876, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1902\, BLOCO_MEM|RAM1|memRAM~1902, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2372\, BLOCO_MEM|RAM1|memRAM~2372, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2781\, BLOCO_MEM|RAM1|memRAM~2781, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2782\, BLOCO_MEM|RAM1|memRAM~2782, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~494\, BLOCO_MEM|RAM1|memRAM~494, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2813\, BLOCO_MEM|RAM1|memRAM~2813, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2814\, BLOCO_MEM|RAM1|memRAM~2814, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1006\, BLOCO_MEM|RAM1|memRAM~1006, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2851\, BLOCO_MEM|RAM1|memRAM~2851, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2852\, BLOCO_MEM|RAM1|memRAM~2852, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1518\, BLOCO_MEM|RAM1|memRAM~1518, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2877\, BLOCO_MEM|RAM1|memRAM~2877, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2878\, BLOCO_MEM|RAM1|memRAM~2878, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2030\, BLOCO_MEM|RAM1|memRAM~2030, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2373\, BLOCO_MEM|RAM1|memRAM~2373, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2374\, BLOCO_MEM|RAM1|memRAM~2374, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2783\, BLOCO_MEM|RAM1|memRAM~2783, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2784\, BLOCO_MEM|RAM1|memRAM~2784, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~142\, BLOCO_MEM|RAM1|memRAM~142, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2785\, BLOCO_MEM|RAM1|memRAM~2785, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2786\, BLOCO_MEM|RAM1|memRAM~2786, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~270\, BLOCO_MEM|RAM1|memRAM~270, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2787\, BLOCO_MEM|RAM1|memRAM~2787, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2788\, BLOCO_MEM|RAM1|memRAM~2788, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~398\, BLOCO_MEM|RAM1|memRAM~398, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2789\, BLOCO_MEM|RAM1|memRAM~2789, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2790\, BLOCO_MEM|RAM1|memRAM~2790, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~526\, BLOCO_MEM|RAM1|memRAM~526, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2375\, BLOCO_MEM|RAM1|memRAM~2375, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2815\, BLOCO_MEM|RAM1|memRAM~2815, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2816\, BLOCO_MEM|RAM1|memRAM~2816, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~654\, BLOCO_MEM|RAM1|memRAM~654, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2817\, BLOCO_MEM|RAM1|memRAM~2817, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2818\, BLOCO_MEM|RAM1|memRAM~2818, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~782\, BLOCO_MEM|RAM1|memRAM~782, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2819\, BLOCO_MEM|RAM1|memRAM~2819, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2820\, BLOCO_MEM|RAM1|memRAM~2820, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~910\, BLOCO_MEM|RAM1|memRAM~910, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2821\, BLOCO_MEM|RAM1|memRAM~2821, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2822\, BLOCO_MEM|RAM1|memRAM~2822, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1038\, BLOCO_MEM|RAM1|memRAM~1038, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2376\, BLOCO_MEM|RAM1|memRAM~2376, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2829\, BLOCO_MEM|RAM1|memRAM~2829, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2830\, BLOCO_MEM|RAM1|memRAM~2830, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1166\, BLOCO_MEM|RAM1|memRAM~1166, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2837\, BLOCO_MEM|RAM1|memRAM~2837, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2838\, BLOCO_MEM|RAM1|memRAM~2838, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1294\, BLOCO_MEM|RAM1|memRAM~1294, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2845\, BLOCO_MEM|RAM1|memRAM~2845, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2846\, BLOCO_MEM|RAM1|memRAM~2846, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1422\, BLOCO_MEM|RAM1|memRAM~1422, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2853\, BLOCO_MEM|RAM1|memRAM~2853, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2854\, BLOCO_MEM|RAM1|memRAM~2854, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1550\, BLOCO_MEM|RAM1|memRAM~1550, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2377\, BLOCO_MEM|RAM1|memRAM~2377, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2879\, BLOCO_MEM|RAM1|memRAM~2879, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2880\, BLOCO_MEM|RAM1|memRAM~2880, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1678\, BLOCO_MEM|RAM1|memRAM~1678, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2881\, BLOCO_MEM|RAM1|memRAM~2881, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2882\, BLOCO_MEM|RAM1|memRAM~2882, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1806\, BLOCO_MEM|RAM1|memRAM~1806, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2883\, BLOCO_MEM|RAM1|memRAM~2883, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2884\, BLOCO_MEM|RAM1|memRAM~2884, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1934\, BLOCO_MEM|RAM1|memRAM~1934, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2885\, BLOCO_MEM|RAM1|memRAM~2885, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2886\, BLOCO_MEM|RAM1|memRAM~2886, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2062\, BLOCO_MEM|RAM1|memRAM~2062, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2378\, BLOCO_MEM|RAM1|memRAM~2378, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2379\, BLOCO_MEM|RAM1|memRAM~2379, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2380\, BLOCO_MEM|RAM1|memRAM~2380, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[7]~45\, BLOCO_MEM|RAM1|Dado_out[7]~45, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[39]\, MEM_WB|DOUT[39], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[26]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[26], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[25]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[25], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[7]~7\, BLOCO_ID|BANCO_REG|saidaA[7]~7, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[52]\, ID_EX|DOUT[52], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA8|Somador|saida~0\, BLOCO_EX|ULA1|ULA8|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~6\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~6, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~7\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~7, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~8\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~8, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[1]\, ID_EX|DOUT[1], projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[0]\, ID_EX|DOUT[0], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0\, BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[7]\, MEM_WB|DOUT[7], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2763\, BLOCO_MEM|RAM1|memRAM~2763, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2764\, BLOCO_MEM|RAM1|memRAM~2764, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~301\, BLOCO_MEM|RAM1|memRAM~301, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~429\, BLOCO_MEM|RAM1|memRAM~429, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2402\, BLOCO_MEM|RAM1|memRAM~2402, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~77\, BLOCO_MEM|RAM1|memRAM~77, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~205\, BLOCO_MEM|RAM1|memRAM~205, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~333\, BLOCO_MEM|RAM1|memRAM~333, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~461\, BLOCO_MEM|RAM1|memRAM~461, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2403\, BLOCO_MEM|RAM1|memRAM~2403, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~109\, BLOCO_MEM|RAM1|memRAM~109, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~237\, BLOCO_MEM|RAM1|memRAM~237, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~365\, BLOCO_MEM|RAM1|memRAM~365, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~493\, BLOCO_MEM|RAM1|memRAM~493, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2404\, BLOCO_MEM|RAM1|memRAM~2404, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~141\, BLOCO_MEM|RAM1|memRAM~141, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~269\, BLOCO_MEM|RAM1|memRAM~269, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~397\, BLOCO_MEM|RAM1|memRAM~397, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~525\, BLOCO_MEM|RAM1|memRAM~525, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2405\, BLOCO_MEM|RAM1|memRAM~2405, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2406\, BLOCO_MEM|RAM1|memRAM~2406, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~557\, BLOCO_MEM|RAM1|memRAM~557, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~685\, BLOCO_MEM|RAM1|memRAM~685, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~813\, BLOCO_MEM|RAM1|memRAM~813, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~941\, BLOCO_MEM|RAM1|memRAM~941, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2407\, BLOCO_MEM|RAM1|memRAM~2407, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~589\, BLOCO_MEM|RAM1|memRAM~589, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~717\, BLOCO_MEM|RAM1|memRAM~717, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~845\, BLOCO_MEM|RAM1|memRAM~845, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~973\, BLOCO_MEM|RAM1|memRAM~973, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2408\, BLOCO_MEM|RAM1|memRAM~2408, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~621\, BLOCO_MEM|RAM1|memRAM~621, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~749\, BLOCO_MEM|RAM1|memRAM~749, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~877\, BLOCO_MEM|RAM1|memRAM~877, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1005\, BLOCO_MEM|RAM1|memRAM~1005, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2409\, BLOCO_MEM|RAM1|memRAM~2409, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~653\, BLOCO_MEM|RAM1|memRAM~653, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~781\, BLOCO_MEM|RAM1|memRAM~781, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~909\, BLOCO_MEM|RAM1|memRAM~909, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1037\, BLOCO_MEM|RAM1|memRAM~1037, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2410\, BLOCO_MEM|RAM1|memRAM~2410, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2411\, BLOCO_MEM|RAM1|memRAM~2411, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1069\, BLOCO_MEM|RAM1|memRAM~1069, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1101\, BLOCO_MEM|RAM1|memRAM~1101, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1133\, BLOCO_MEM|RAM1|memRAM~1133, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1165\, BLOCO_MEM|RAM1|memRAM~1165, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2412\, BLOCO_MEM|RAM1|memRAM~2412, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1197\, BLOCO_MEM|RAM1|memRAM~1197, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1229\, BLOCO_MEM|RAM1|memRAM~1229, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1261\, BLOCO_MEM|RAM1|memRAM~1261, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1293\, BLOCO_MEM|RAM1|memRAM~1293, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2413\, BLOCO_MEM|RAM1|memRAM~2413, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1325\, BLOCO_MEM|RAM1|memRAM~1325, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1357\, BLOCO_MEM|RAM1|memRAM~1357, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1389\, BLOCO_MEM|RAM1|memRAM~1389, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1421\, BLOCO_MEM|RAM1|memRAM~1421, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2414\, BLOCO_MEM|RAM1|memRAM~2414, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1453\, BLOCO_MEM|RAM1|memRAM~1453, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1485\, BLOCO_MEM|RAM1|memRAM~1485, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1517\, BLOCO_MEM|RAM1|memRAM~1517, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1549\, BLOCO_MEM|RAM1|memRAM~1549, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2415\, BLOCO_MEM|RAM1|memRAM~2415, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2416\, BLOCO_MEM|RAM1|memRAM~2416, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1581\, BLOCO_MEM|RAM1|memRAM~1581, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1709\, BLOCO_MEM|RAM1|memRAM~1709, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1837\, BLOCO_MEM|RAM1|memRAM~1837, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1965\, BLOCO_MEM|RAM1|memRAM~1965, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2417\, BLOCO_MEM|RAM1|memRAM~2417, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1613\, BLOCO_MEM|RAM1|memRAM~1613, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1741\, BLOCO_MEM|RAM1|memRAM~1741, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1869\, BLOCO_MEM|RAM1|memRAM~1869, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1997\, BLOCO_MEM|RAM1|memRAM~1997, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2418\, BLOCO_MEM|RAM1|memRAM~2418, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1645\, BLOCO_MEM|RAM1|memRAM~1645, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1773\, BLOCO_MEM|RAM1|memRAM~1773, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1901\, BLOCO_MEM|RAM1|memRAM~1901, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2029\, BLOCO_MEM|RAM1|memRAM~2029, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2419\, BLOCO_MEM|RAM1|memRAM~2419, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1677\, BLOCO_MEM|RAM1|memRAM~1677, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1805\, BLOCO_MEM|RAM1|memRAM~1805, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1933\, BLOCO_MEM|RAM1|memRAM~1933, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2061\, BLOCO_MEM|RAM1|memRAM~2061, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2420\, BLOCO_MEM|RAM1|memRAM~2420, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2421\, BLOCO_MEM|RAM1|memRAM~2421, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2422\, BLOCO_MEM|RAM1|memRAM~2422, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[6]~47\, BLOCO_MEM|RAM1|Dado_out[6]~47, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[38]\, MEM_WB|DOUT[38], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[24]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[24], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[23]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[23], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[6]~6\, BLOCO_ID|BANCO_REG|saidaA[6]~6, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[51]\, ID_EX|DOUT[51], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[6]\, MEM_WB|DOUT[6], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2767\, BLOCO_MEM|RAM1|memRAM~2767, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2768\, BLOCO_MEM|RAM1|memRAM~2768, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~76\, BLOCO_MEM|RAM1|memRAM~76, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~108\, BLOCO_MEM|RAM1|memRAM~108, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~140\, BLOCO_MEM|RAM1|memRAM~140, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2381\, BLOCO_MEM|RAM1|memRAM~2381, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~556\, BLOCO_MEM|RAM1|memRAM~556, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~588\, BLOCO_MEM|RAM1|memRAM~588, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~620\, BLOCO_MEM|RAM1|memRAM~620, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~652\, BLOCO_MEM|RAM1|memRAM~652, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2382\, BLOCO_MEM|RAM1|memRAM~2382, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1068\, BLOCO_MEM|RAM1|memRAM~1068, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1100\, BLOCO_MEM|RAM1|memRAM~1100, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1132\, BLOCO_MEM|RAM1|memRAM~1132, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1164\, BLOCO_MEM|RAM1|memRAM~1164, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2383\, BLOCO_MEM|RAM1|memRAM~2383, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1580\, BLOCO_MEM|RAM1|memRAM~1580, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1612\, BLOCO_MEM|RAM1|memRAM~1612, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1644\, BLOCO_MEM|RAM1|memRAM~1644, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1676\, BLOCO_MEM|RAM1|memRAM~1676, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2384\, BLOCO_MEM|RAM1|memRAM~2384, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2385\, BLOCO_MEM|RAM1|memRAM~2385, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~172\, BLOCO_MEM|RAM1|memRAM~172, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~204\, BLOCO_MEM|RAM1|memRAM~204, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~236\, BLOCO_MEM|RAM1|memRAM~236, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~268\, BLOCO_MEM|RAM1|memRAM~268, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2386\, BLOCO_MEM|RAM1|memRAM~2386, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~684\, BLOCO_MEM|RAM1|memRAM~684, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~716\, BLOCO_MEM|RAM1|memRAM~716, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~748\, BLOCO_MEM|RAM1|memRAM~748, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~780\, BLOCO_MEM|RAM1|memRAM~780, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2387\, BLOCO_MEM|RAM1|memRAM~2387, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1196\, BLOCO_MEM|RAM1|memRAM~1196, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1228\, BLOCO_MEM|RAM1|memRAM~1228, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1260\, BLOCO_MEM|RAM1|memRAM~1260, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1292\, BLOCO_MEM|RAM1|memRAM~1292, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2388\, BLOCO_MEM|RAM1|memRAM~2388, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1708\, BLOCO_MEM|RAM1|memRAM~1708, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1740\, BLOCO_MEM|RAM1|memRAM~1740, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1772\, BLOCO_MEM|RAM1|memRAM~1772, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1804\, BLOCO_MEM|RAM1|memRAM~1804, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2389\, BLOCO_MEM|RAM1|memRAM~2389, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2390\, BLOCO_MEM|RAM1|memRAM~2390, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~300\, BLOCO_MEM|RAM1|memRAM~300, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~332\, BLOCO_MEM|RAM1|memRAM~332, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~364\, BLOCO_MEM|RAM1|memRAM~364, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~396\, BLOCO_MEM|RAM1|memRAM~396, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2391\, BLOCO_MEM|RAM1|memRAM~2391, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~812\, BLOCO_MEM|RAM1|memRAM~812, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~844\, BLOCO_MEM|RAM1|memRAM~844, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~876\, BLOCO_MEM|RAM1|memRAM~876, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~908\, BLOCO_MEM|RAM1|memRAM~908, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2392\, BLOCO_MEM|RAM1|memRAM~2392, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1324\, BLOCO_MEM|RAM1|memRAM~1324, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1356\, BLOCO_MEM|RAM1|memRAM~1356, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1388\, BLOCO_MEM|RAM1|memRAM~1388, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1420\, BLOCO_MEM|RAM1|memRAM~1420, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2393\, BLOCO_MEM|RAM1|memRAM~2393, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1836\, BLOCO_MEM|RAM1|memRAM~1836, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1868\, BLOCO_MEM|RAM1|memRAM~1868, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1900\, BLOCO_MEM|RAM1|memRAM~1900, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1932\, BLOCO_MEM|RAM1|memRAM~1932, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2394\, BLOCO_MEM|RAM1|memRAM~2394, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2395\, BLOCO_MEM|RAM1|memRAM~2395, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~428\, BLOCO_MEM|RAM1|memRAM~428, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~940\, BLOCO_MEM|RAM1|memRAM~940, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1452\, BLOCO_MEM|RAM1|memRAM~1452, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1964\, BLOCO_MEM|RAM1|memRAM~1964, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2396\, BLOCO_MEM|RAM1|memRAM~2396, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~460\, BLOCO_MEM|RAM1|memRAM~460, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~972\, BLOCO_MEM|RAM1|memRAM~972, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1484\, BLOCO_MEM|RAM1|memRAM~1484, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1996\, BLOCO_MEM|RAM1|memRAM~1996, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2397\, BLOCO_MEM|RAM1|memRAM~2397, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~492\, BLOCO_MEM|RAM1|memRAM~492, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1004\, BLOCO_MEM|RAM1|memRAM~1004, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1516\, BLOCO_MEM|RAM1|memRAM~1516, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2028\, BLOCO_MEM|RAM1|memRAM~2028, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2398\, BLOCO_MEM|RAM1|memRAM~2398, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~524\, BLOCO_MEM|RAM1|memRAM~524, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1036\, BLOCO_MEM|RAM1|memRAM~1036, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1548\, BLOCO_MEM|RAM1|memRAM~1548, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2060\, BLOCO_MEM|RAM1|memRAM~2060, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2399\, BLOCO_MEM|RAM1|memRAM~2399, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2400\, BLOCO_MEM|RAM1|memRAM~2400, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2401\, BLOCO_MEM|RAM1|memRAM~2401, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[5]~46\, BLOCO_MEM|RAM1|Dado_out[5]~46, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[37]\, MEM_WB|DOUT[37], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[22]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[22], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[21]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[21], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[5]~5\, BLOCO_ID|BANCO_REG|saidaA[5]~5, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[50]\, ID_EX|DOUT[50], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[114]\, ID_EX|DOUT[114], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[5]\, MEM_WB|DOUT[5], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2791\, BLOCO_MEM|RAM1|memRAM~2791, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2792\, BLOCO_MEM|RAM1|memRAM~2792, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~555\, BLOCO_MEM|RAM1|memRAM~555, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1067\, BLOCO_MEM|RAM1|memRAM~1067, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1579\, BLOCO_MEM|RAM1|memRAM~1579, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2339\, BLOCO_MEM|RAM1|memRAM~2339, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~171\, BLOCO_MEM|RAM1|memRAM~171, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~683\, BLOCO_MEM|RAM1|memRAM~683, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1195\, BLOCO_MEM|RAM1|memRAM~1195, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1707\, BLOCO_MEM|RAM1|memRAM~1707, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2340\, BLOCO_MEM|RAM1|memRAM~2340, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~299\, BLOCO_MEM|RAM1|memRAM~299, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~811\, BLOCO_MEM|RAM1|memRAM~811, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1323\, BLOCO_MEM|RAM1|memRAM~1323, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1835\, BLOCO_MEM|RAM1|memRAM~1835, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2341\, BLOCO_MEM|RAM1|memRAM~2341, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~427\, BLOCO_MEM|RAM1|memRAM~427, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~939\, BLOCO_MEM|RAM1|memRAM~939, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1451\, BLOCO_MEM|RAM1|memRAM~1451, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1963\, BLOCO_MEM|RAM1|memRAM~1963, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2342\, BLOCO_MEM|RAM1|memRAM~2342, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2343\, BLOCO_MEM|RAM1|memRAM~2343, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~75\, BLOCO_MEM|RAM1|memRAM~75, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~587\, BLOCO_MEM|RAM1|memRAM~587, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1099\, BLOCO_MEM|RAM1|memRAM~1099, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1611\, BLOCO_MEM|RAM1|memRAM~1611, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2344\, BLOCO_MEM|RAM1|memRAM~2344, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~203\, BLOCO_MEM|RAM1|memRAM~203, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~715\, BLOCO_MEM|RAM1|memRAM~715, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1227\, BLOCO_MEM|RAM1|memRAM~1227, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1739\, BLOCO_MEM|RAM1|memRAM~1739, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2345\, BLOCO_MEM|RAM1|memRAM~2345, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~331\, BLOCO_MEM|RAM1|memRAM~331, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~843\, BLOCO_MEM|RAM1|memRAM~843, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1355\, BLOCO_MEM|RAM1|memRAM~1355, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1867\, BLOCO_MEM|RAM1|memRAM~1867, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2346\, BLOCO_MEM|RAM1|memRAM~2346, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~459\, BLOCO_MEM|RAM1|memRAM~459, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~971\, BLOCO_MEM|RAM1|memRAM~971, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1483\, BLOCO_MEM|RAM1|memRAM~1483, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1995\, BLOCO_MEM|RAM1|memRAM~1995, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2347\, BLOCO_MEM|RAM1|memRAM~2347, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2348\, BLOCO_MEM|RAM1|memRAM~2348, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~107\, BLOCO_MEM|RAM1|memRAM~107, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~619\, BLOCO_MEM|RAM1|memRAM~619, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1131\, BLOCO_MEM|RAM1|memRAM~1131, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1643\, BLOCO_MEM|RAM1|memRAM~1643, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2349\, BLOCO_MEM|RAM1|memRAM~2349, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~235\, BLOCO_MEM|RAM1|memRAM~235, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~747\, BLOCO_MEM|RAM1|memRAM~747, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1259\, BLOCO_MEM|RAM1|memRAM~1259, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1771\, BLOCO_MEM|RAM1|memRAM~1771, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2350\, BLOCO_MEM|RAM1|memRAM~2350, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~363\, BLOCO_MEM|RAM1|memRAM~363, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~875\, BLOCO_MEM|RAM1|memRAM~875, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1387\, BLOCO_MEM|RAM1|memRAM~1387, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1899\, BLOCO_MEM|RAM1|memRAM~1899, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2351\, BLOCO_MEM|RAM1|memRAM~2351, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~491\, BLOCO_MEM|RAM1|memRAM~491, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1003\, BLOCO_MEM|RAM1|memRAM~1003, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1515\, BLOCO_MEM|RAM1|memRAM~1515, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2027\, BLOCO_MEM|RAM1|memRAM~2027, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2352\, BLOCO_MEM|RAM1|memRAM~2352, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2353\, BLOCO_MEM|RAM1|memRAM~2353, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~139\, BLOCO_MEM|RAM1|memRAM~139, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~267\, BLOCO_MEM|RAM1|memRAM~267, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~395\, BLOCO_MEM|RAM1|memRAM~395, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~523\, BLOCO_MEM|RAM1|memRAM~523, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2354\, BLOCO_MEM|RAM1|memRAM~2354, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~651\, BLOCO_MEM|RAM1|memRAM~651, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~779\, BLOCO_MEM|RAM1|memRAM~779, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~907\, BLOCO_MEM|RAM1|memRAM~907, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1035\, BLOCO_MEM|RAM1|memRAM~1035, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2355\, BLOCO_MEM|RAM1|memRAM~2355, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1163\, BLOCO_MEM|RAM1|memRAM~1163, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1291\, BLOCO_MEM|RAM1|memRAM~1291, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1419\, BLOCO_MEM|RAM1|memRAM~1419, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1547\, BLOCO_MEM|RAM1|memRAM~1547, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2356\, BLOCO_MEM|RAM1|memRAM~2356, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1675\, BLOCO_MEM|RAM1|memRAM~1675, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1803\, BLOCO_MEM|RAM1|memRAM~1803, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1931\, BLOCO_MEM|RAM1|memRAM~1931, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2059\, BLOCO_MEM|RAM1|memRAM~2059, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2357\, BLOCO_MEM|RAM1|memRAM~2357, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2358\, BLOCO_MEM|RAM1|memRAM~2358, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2359\, BLOCO_MEM|RAM1|memRAM~2359, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[4]~44\, BLOCO_MEM|RAM1|Dado_out[4]~44, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[36]\, MEM_WB|DOUT[36], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[20]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[20], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[19]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[19], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[4]~4\, BLOCO_ID|BANCO_REG|saidaA[4]~4, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[49]\, ID_EX|DOUT[49], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[4]\, MEM_WB|DOUT[4], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2761\, BLOCO_MEM|RAM1|memRAM~2761, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2762\, BLOCO_MEM|RAM1|memRAM~2762, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~170\, BLOCO_MEM|RAM1|memRAM~170, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~298\, BLOCO_MEM|RAM1|memRAM~298, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~426\, BLOCO_MEM|RAM1|memRAM~426, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2276\, BLOCO_MEM|RAM1|memRAM~2276, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~74\, BLOCO_MEM|RAM1|memRAM~74, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~202\, BLOCO_MEM|RAM1|memRAM~202, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~330\, BLOCO_MEM|RAM1|memRAM~330, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~458\, BLOCO_MEM|RAM1|memRAM~458, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2277\, BLOCO_MEM|RAM1|memRAM~2277, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~106\, BLOCO_MEM|RAM1|memRAM~106, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~234\, BLOCO_MEM|RAM1|memRAM~234, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~362\, BLOCO_MEM|RAM1|memRAM~362, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~490\, BLOCO_MEM|RAM1|memRAM~490, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2278\, BLOCO_MEM|RAM1|memRAM~2278, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~138\, BLOCO_MEM|RAM1|memRAM~138, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~266\, BLOCO_MEM|RAM1|memRAM~266, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~394\, BLOCO_MEM|RAM1|memRAM~394, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~522\, BLOCO_MEM|RAM1|memRAM~522, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2279\, BLOCO_MEM|RAM1|memRAM~2279, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2280\, BLOCO_MEM|RAM1|memRAM~2280, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~554\, BLOCO_MEM|RAM1|memRAM~554, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~682\, BLOCO_MEM|RAM1|memRAM~682, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~810\, BLOCO_MEM|RAM1|memRAM~810, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~938\, BLOCO_MEM|RAM1|memRAM~938, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2281\, BLOCO_MEM|RAM1|memRAM~2281, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~586\, BLOCO_MEM|RAM1|memRAM~586, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~714\, BLOCO_MEM|RAM1|memRAM~714, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~842\, BLOCO_MEM|RAM1|memRAM~842, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~970\, BLOCO_MEM|RAM1|memRAM~970, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2282\, BLOCO_MEM|RAM1|memRAM~2282, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~618\, BLOCO_MEM|RAM1|memRAM~618, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~746\, BLOCO_MEM|RAM1|memRAM~746, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~874\, BLOCO_MEM|RAM1|memRAM~874, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1002\, BLOCO_MEM|RAM1|memRAM~1002, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2283\, BLOCO_MEM|RAM1|memRAM~2283, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~650\, BLOCO_MEM|RAM1|memRAM~650, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~778\, BLOCO_MEM|RAM1|memRAM~778, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~906\, BLOCO_MEM|RAM1|memRAM~906, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1034\, BLOCO_MEM|RAM1|memRAM~1034, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2284\, BLOCO_MEM|RAM1|memRAM~2284, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2285\, BLOCO_MEM|RAM1|memRAM~2285, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1066\, BLOCO_MEM|RAM1|memRAM~1066, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1194\, BLOCO_MEM|RAM1|memRAM~1194, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1322\, BLOCO_MEM|RAM1|memRAM~1322, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1450\, BLOCO_MEM|RAM1|memRAM~1450, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2286\, BLOCO_MEM|RAM1|memRAM~2286, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1098\, BLOCO_MEM|RAM1|memRAM~1098, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1226\, BLOCO_MEM|RAM1|memRAM~1226, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1354\, BLOCO_MEM|RAM1|memRAM~1354, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1482\, BLOCO_MEM|RAM1|memRAM~1482, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2287\, BLOCO_MEM|RAM1|memRAM~2287, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1130\, BLOCO_MEM|RAM1|memRAM~1130, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1258\, BLOCO_MEM|RAM1|memRAM~1258, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1386\, BLOCO_MEM|RAM1|memRAM~1386, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1514\, BLOCO_MEM|RAM1|memRAM~1514, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2288\, BLOCO_MEM|RAM1|memRAM~2288, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1162\, BLOCO_MEM|RAM1|memRAM~1162, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1290\, BLOCO_MEM|RAM1|memRAM~1290, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1418\, BLOCO_MEM|RAM1|memRAM~1418, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1546\, BLOCO_MEM|RAM1|memRAM~1546, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2289\, BLOCO_MEM|RAM1|memRAM~2289, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2290\, BLOCO_MEM|RAM1|memRAM~2290, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1578\, BLOCO_MEM|RAM1|memRAM~1578, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1706\, BLOCO_MEM|RAM1|memRAM~1706, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1834\, BLOCO_MEM|RAM1|memRAM~1834, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1962\, BLOCO_MEM|RAM1|memRAM~1962, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2291\, BLOCO_MEM|RAM1|memRAM~2291, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1610\, BLOCO_MEM|RAM1|memRAM~1610, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1738\, BLOCO_MEM|RAM1|memRAM~1738, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1866\, BLOCO_MEM|RAM1|memRAM~1866, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1994\, BLOCO_MEM|RAM1|memRAM~1994, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2292\, BLOCO_MEM|RAM1|memRAM~2292, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1642\, BLOCO_MEM|RAM1|memRAM~1642, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1770\, BLOCO_MEM|RAM1|memRAM~1770, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1898\, BLOCO_MEM|RAM1|memRAM~1898, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2026\, BLOCO_MEM|RAM1|memRAM~2026, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2293\, BLOCO_MEM|RAM1|memRAM~2293, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1674\, BLOCO_MEM|RAM1|memRAM~1674, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1802\, BLOCO_MEM|RAM1|memRAM~1802, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1930\, BLOCO_MEM|RAM1|memRAM~1930, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2058\, BLOCO_MEM|RAM1|memRAM~2058, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2294\, BLOCO_MEM|RAM1|memRAM~2294, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2295\, BLOCO_MEM|RAM1|memRAM~2295, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2296\, BLOCO_MEM|RAM1|memRAM~2296, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[3]~41\, BLOCO_MEM|RAM1|Dado_out[3]~41, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[35]\, MEM_WB|DOUT[35], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[18]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[18], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[17]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[17], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[3]~3\, BLOCO_ID|BANCO_REG|saidaA[3]~3, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[48]\, ID_EX|DOUT[48], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[3]\, MEM_WB|DOUT[3], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2759\, BLOCO_MEM|RAM1|memRAM~2759, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2760\, BLOCO_MEM|RAM1|memRAM~2760, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~40\, BLOCO_MEM|RAM1|memRAM~40, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~552\, BLOCO_MEM|RAM1|memRAM~552, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1064\, BLOCO_MEM|RAM1|memRAM~1064, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1576\, BLOCO_MEM|RAM1|memRAM~1576, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2297\, BLOCO_MEM|RAM1|memRAM~2297, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~168\, BLOCO_MEM|RAM1|memRAM~168, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~680\, BLOCO_MEM|RAM1|memRAM~680, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1192\, BLOCO_MEM|RAM1|memRAM~1192, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1704\, BLOCO_MEM|RAM1|memRAM~1704, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2298\, BLOCO_MEM|RAM1|memRAM~2298, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~296\, BLOCO_MEM|RAM1|memRAM~296, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~808\, BLOCO_MEM|RAM1|memRAM~808, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1320\, BLOCO_MEM|RAM1|memRAM~1320, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1832\, BLOCO_MEM|RAM1|memRAM~1832, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2299\, BLOCO_MEM|RAM1|memRAM~2299, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~424\, BLOCO_MEM|RAM1|memRAM~424, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~936\, BLOCO_MEM|RAM1|memRAM~936, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1448\, BLOCO_MEM|RAM1|memRAM~1448, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1960\, BLOCO_MEM|RAM1|memRAM~1960, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2300\, BLOCO_MEM|RAM1|memRAM~2300, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2301\, BLOCO_MEM|RAM1|memRAM~2301, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~72\, BLOCO_MEM|RAM1|memRAM~72, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~584\, BLOCO_MEM|RAM1|memRAM~584, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1096\, BLOCO_MEM|RAM1|memRAM~1096, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1608\, BLOCO_MEM|RAM1|memRAM~1608, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2302\, BLOCO_MEM|RAM1|memRAM~2302, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~200\, BLOCO_MEM|RAM1|memRAM~200, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~712\, BLOCO_MEM|RAM1|memRAM~712, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1224\, BLOCO_MEM|RAM1|memRAM~1224, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1736\, BLOCO_MEM|RAM1|memRAM~1736, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2303\, BLOCO_MEM|RAM1|memRAM~2303, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~328\, BLOCO_MEM|RAM1|memRAM~328, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~840\, BLOCO_MEM|RAM1|memRAM~840, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1352\, BLOCO_MEM|RAM1|memRAM~1352, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1864\, BLOCO_MEM|RAM1|memRAM~1864, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2304\, BLOCO_MEM|RAM1|memRAM~2304, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~456\, BLOCO_MEM|RAM1|memRAM~456, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~968\, BLOCO_MEM|RAM1|memRAM~968, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1480\, BLOCO_MEM|RAM1|memRAM~1480, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1992\, BLOCO_MEM|RAM1|memRAM~1992, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2305\, BLOCO_MEM|RAM1|memRAM~2305, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2306\, BLOCO_MEM|RAM1|memRAM~2306, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~104\, BLOCO_MEM|RAM1|memRAM~104, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~616\, BLOCO_MEM|RAM1|memRAM~616, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1128\, BLOCO_MEM|RAM1|memRAM~1128, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1640\, BLOCO_MEM|RAM1|memRAM~1640, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2307\, BLOCO_MEM|RAM1|memRAM~2307, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~232\, BLOCO_MEM|RAM1|memRAM~232, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~744\, BLOCO_MEM|RAM1|memRAM~744, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1256\, BLOCO_MEM|RAM1|memRAM~1256, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1768\, BLOCO_MEM|RAM1|memRAM~1768, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2308\, BLOCO_MEM|RAM1|memRAM~2308, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~360\, BLOCO_MEM|RAM1|memRAM~360, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~872\, BLOCO_MEM|RAM1|memRAM~872, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1384\, BLOCO_MEM|RAM1|memRAM~1384, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1896\, BLOCO_MEM|RAM1|memRAM~1896, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2309\, BLOCO_MEM|RAM1|memRAM~2309, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~488\, BLOCO_MEM|RAM1|memRAM~488, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1000\, BLOCO_MEM|RAM1|memRAM~1000, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1512\, BLOCO_MEM|RAM1|memRAM~1512, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2024\, BLOCO_MEM|RAM1|memRAM~2024, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2310\, BLOCO_MEM|RAM1|memRAM~2310, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2311\, BLOCO_MEM|RAM1|memRAM~2311, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~136\, BLOCO_MEM|RAM1|memRAM~136, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~648\, BLOCO_MEM|RAM1|memRAM~648, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1160\, BLOCO_MEM|RAM1|memRAM~1160, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1672\, BLOCO_MEM|RAM1|memRAM~1672, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2312\, BLOCO_MEM|RAM1|memRAM~2312, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~264\, BLOCO_MEM|RAM1|memRAM~264, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~776\, BLOCO_MEM|RAM1|memRAM~776, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1288\, BLOCO_MEM|RAM1|memRAM~1288, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1800\, BLOCO_MEM|RAM1|memRAM~1800, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2313\, BLOCO_MEM|RAM1|memRAM~2313, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~392\, BLOCO_MEM|RAM1|memRAM~392, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~904\, BLOCO_MEM|RAM1|memRAM~904, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1416\, BLOCO_MEM|RAM1|memRAM~1416, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1928\, BLOCO_MEM|RAM1|memRAM~1928, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2314\, BLOCO_MEM|RAM1|memRAM~2314, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~520\, BLOCO_MEM|RAM1|memRAM~520, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1032\, BLOCO_MEM|RAM1|memRAM~1032, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1544\, BLOCO_MEM|RAM1|memRAM~1544, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2056\, BLOCO_MEM|RAM1|memRAM~2056, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2315\, BLOCO_MEM|RAM1|memRAM~2315, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2316\, BLOCO_MEM|RAM1|memRAM~2316, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2317\, BLOCO_MEM|RAM1|memRAM~2317, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[1]~42\, BLOCO_MEM|RAM1|Dado_out[1]~42, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[33]\, MEM_WB|DOUT[33], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[1]\, MEM_WB|DOUT[1], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[33]\, IF_ID|DOUT[33], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[142]\, ID_EX|DOUT[142], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[6]~8\, BLOCO_ID|decoderInstru1|OUTPUT[6]~8, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~9\, BLOCO_ID|decoderInstru1|OUTPUT~9, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[1]~10\, MUX_JR|saida_MUX[1]~10, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal7~0\, BLOCO_ID|decoderOPCODE|Equal7~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[176]\, ID_EX|DOUT[176], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[164]\, EX_MEM|DOUT[164], projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0\, BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[125]\, ID_EX|DOUT[125], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[58]\, IF_ID|DOUT[58], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[167]\, ID_EX|DOUT[167], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[26]\, EX_MEM|DOUT[26], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[110]\, MEM_WB|DOUT[110], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[56]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[56], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[55]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[55], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[22]~22\, BLOCO_ID|BANCO_REG|saidaB[22]~22, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[35]\, ID_EX|DOUT[35], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[86]\, EX_MEM|DOUT[86], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~61\, BLOCO_MEM|RAM1|memRAM~61, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~573\, BLOCO_MEM|RAM1|memRAM~573, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1085\, BLOCO_MEM|RAM1|memRAM~1085, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1597\, BLOCO_MEM|RAM1|memRAM~1597, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2738\, BLOCO_MEM|RAM1|memRAM~2738, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~189\, BLOCO_MEM|RAM1|memRAM~189, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~701\, BLOCO_MEM|RAM1|memRAM~701, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1213\, BLOCO_MEM|RAM1|memRAM~1213, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1725\, BLOCO_MEM|RAM1|memRAM~1725, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2739\, BLOCO_MEM|RAM1|memRAM~2739, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~317\, BLOCO_MEM|RAM1|memRAM~317, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~829\, BLOCO_MEM|RAM1|memRAM~829, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1341\, BLOCO_MEM|RAM1|memRAM~1341, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1853\, BLOCO_MEM|RAM1|memRAM~1853, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2740\, BLOCO_MEM|RAM1|memRAM~2740, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~445\, BLOCO_MEM|RAM1|memRAM~445, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~957\, BLOCO_MEM|RAM1|memRAM~957, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1469\, BLOCO_MEM|RAM1|memRAM~1469, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1981\, BLOCO_MEM|RAM1|memRAM~1981, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2741\, BLOCO_MEM|RAM1|memRAM~2741, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2742\, BLOCO_MEM|RAM1|memRAM~2742, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~93\, BLOCO_MEM|RAM1|memRAM~93, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~605\, BLOCO_MEM|RAM1|memRAM~605, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1117\, BLOCO_MEM|RAM1|memRAM~1117, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1629\, BLOCO_MEM|RAM1|memRAM~1629, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2743\, BLOCO_MEM|RAM1|memRAM~2743, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~221\, BLOCO_MEM|RAM1|memRAM~221, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~733\, BLOCO_MEM|RAM1|memRAM~733, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1245\, BLOCO_MEM|RAM1|memRAM~1245, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1757\, BLOCO_MEM|RAM1|memRAM~1757, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2744\, BLOCO_MEM|RAM1|memRAM~2744, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~349\, BLOCO_MEM|RAM1|memRAM~349, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~861\, BLOCO_MEM|RAM1|memRAM~861, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1373\, BLOCO_MEM|RAM1|memRAM~1373, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1885\, BLOCO_MEM|RAM1|memRAM~1885, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2745\, BLOCO_MEM|RAM1|memRAM~2745, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~477\, BLOCO_MEM|RAM1|memRAM~477, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~989\, BLOCO_MEM|RAM1|memRAM~989, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1501\, BLOCO_MEM|RAM1|memRAM~1501, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2013\, BLOCO_MEM|RAM1|memRAM~2013, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2746\, BLOCO_MEM|RAM1|memRAM~2746, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2747\, BLOCO_MEM|RAM1|memRAM~2747, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~125\, BLOCO_MEM|RAM1|memRAM~125, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~637\, BLOCO_MEM|RAM1|memRAM~637, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1149\, BLOCO_MEM|RAM1|memRAM~1149, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1661\, BLOCO_MEM|RAM1|memRAM~1661, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2748\, BLOCO_MEM|RAM1|memRAM~2748, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~253\, BLOCO_MEM|RAM1|memRAM~253, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~765\, BLOCO_MEM|RAM1|memRAM~765, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1277\, BLOCO_MEM|RAM1|memRAM~1277, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1789\, BLOCO_MEM|RAM1|memRAM~1789, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2749\, BLOCO_MEM|RAM1|memRAM~2749, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~381\, BLOCO_MEM|RAM1|memRAM~381, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~893\, BLOCO_MEM|RAM1|memRAM~893, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1405\, BLOCO_MEM|RAM1|memRAM~1405, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1917\, BLOCO_MEM|RAM1|memRAM~1917, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2750\, BLOCO_MEM|RAM1|memRAM~2750, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~509\, BLOCO_MEM|RAM1|memRAM~509, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1021\, BLOCO_MEM|RAM1|memRAM~1021, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1533\, BLOCO_MEM|RAM1|memRAM~1533, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2045\, BLOCO_MEM|RAM1|memRAM~2045, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2751\, BLOCO_MEM|RAM1|memRAM~2751, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2752\, BLOCO_MEM|RAM1|memRAM~2752, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~157\, BLOCO_MEM|RAM1|memRAM~157, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~285\, BLOCO_MEM|RAM1|memRAM~285, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~413\, BLOCO_MEM|RAM1|memRAM~413, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~541\, BLOCO_MEM|RAM1|memRAM~541, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2753\, BLOCO_MEM|RAM1|memRAM~2753, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~669\, BLOCO_MEM|RAM1|memRAM~669, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~797\, BLOCO_MEM|RAM1|memRAM~797, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~925\, BLOCO_MEM|RAM1|memRAM~925, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1053\, BLOCO_MEM|RAM1|memRAM~1053, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2754\, BLOCO_MEM|RAM1|memRAM~2754, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1181\, BLOCO_MEM|RAM1|memRAM~1181, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1309\, BLOCO_MEM|RAM1|memRAM~1309, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1437\, BLOCO_MEM|RAM1|memRAM~1437, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1565\, BLOCO_MEM|RAM1|memRAM~1565, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2755\, BLOCO_MEM|RAM1|memRAM~2755, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1693\, BLOCO_MEM|RAM1|memRAM~1693, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1821\, BLOCO_MEM|RAM1|memRAM~1821, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1949\, BLOCO_MEM|RAM1|memRAM~1949, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2077\, BLOCO_MEM|RAM1|memRAM~2077, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2756\, BLOCO_MEM|RAM1|memRAM~2756, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2757\, BLOCO_MEM|RAM1|memRAM~2757, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2758\, BLOCO_MEM|RAM1|memRAM~2758, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[22]~63\, BLOCO_MEM|RAM1|Dado_out[22]~63, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[54]\, MEM_WB|DOUT[54], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[53]\, IF_ID|DOUT[53], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[162]\, ID_EX|DOUT[162], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[39]\, IF_ID|DOUT[39], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[148]\, ID_EX|DOUT[148], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[38]\, IF_ID|DOUT[38], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[147]\, ID_EX|DOUT[147], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[37]\, IF_ID|DOUT[37], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[146]\, ID_EX|DOUT[146], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[36]\, IF_ID|DOUT[36], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[145]\, ID_EX|DOUT[145], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[35]\, IF_ID|DOUT[35], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[144]\, ID_EX|DOUT[144], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~33\, BLOCO_EX|Somador2|Add0~33, projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~41\, BLOCO_EX|Somador2|Add0~41, projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~49\, BLOCO_EX|Somador2|Add0~49, projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~53\, BLOCO_EX|Somador2|Add0~53, projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~45\, BLOCO_EX|Somador2|Add0~45, projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~57\, BLOCO_EX|Somador2|Add0~57, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[53]\, ID_EX|DOUT[53], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[28]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[28], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[27]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[27], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[8]~8\, BLOCO_ID|BANCO_REG|saidaB[8]~8, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[21]\, ID_EX|DOUT[21], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3\, BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4\, BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[8]\, MEM_WB|DOUT[8], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[72]\, EX_MEM|DOUT[72], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~47\, BLOCO_MEM|RAM1|memRAM~47, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~79\, BLOCO_MEM|RAM1|memRAM~79, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~111\, BLOCO_MEM|RAM1|memRAM~111, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~143\, BLOCO_MEM|RAM1|memRAM~143, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2423\, BLOCO_MEM|RAM1|memRAM~2423, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~559\, BLOCO_MEM|RAM1|memRAM~559, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~591\, BLOCO_MEM|RAM1|memRAM~591, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~623\, BLOCO_MEM|RAM1|memRAM~623, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~655\, BLOCO_MEM|RAM1|memRAM~655, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2424\, BLOCO_MEM|RAM1|memRAM~2424, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1071\, BLOCO_MEM|RAM1|memRAM~1071, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1103\, BLOCO_MEM|RAM1|memRAM~1103, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1135\, BLOCO_MEM|RAM1|memRAM~1135, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1167\, BLOCO_MEM|RAM1|memRAM~1167, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2425\, BLOCO_MEM|RAM1|memRAM~2425, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1583\, BLOCO_MEM|RAM1|memRAM~1583, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1615\, BLOCO_MEM|RAM1|memRAM~1615, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1647\, BLOCO_MEM|RAM1|memRAM~1647, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1679\, BLOCO_MEM|RAM1|memRAM~1679, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2426\, BLOCO_MEM|RAM1|memRAM~2426, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2427\, BLOCO_MEM|RAM1|memRAM~2427, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~175\, BLOCO_MEM|RAM1|memRAM~175, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~207\, BLOCO_MEM|RAM1|memRAM~207, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~239\, BLOCO_MEM|RAM1|memRAM~239, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~271\, BLOCO_MEM|RAM1|memRAM~271, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2428\, BLOCO_MEM|RAM1|memRAM~2428, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~687\, BLOCO_MEM|RAM1|memRAM~687, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~719\, BLOCO_MEM|RAM1|memRAM~719, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~751\, BLOCO_MEM|RAM1|memRAM~751, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~783\, BLOCO_MEM|RAM1|memRAM~783, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2429\, BLOCO_MEM|RAM1|memRAM~2429, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1199\, BLOCO_MEM|RAM1|memRAM~1199, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1231\, BLOCO_MEM|RAM1|memRAM~1231, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1263\, BLOCO_MEM|RAM1|memRAM~1263, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1295\, BLOCO_MEM|RAM1|memRAM~1295, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2430\, BLOCO_MEM|RAM1|memRAM~2430, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1711\, BLOCO_MEM|RAM1|memRAM~1711, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1743\, BLOCO_MEM|RAM1|memRAM~1743, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1775\, BLOCO_MEM|RAM1|memRAM~1775, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1807\, BLOCO_MEM|RAM1|memRAM~1807, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2431\, BLOCO_MEM|RAM1|memRAM~2431, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2432\, BLOCO_MEM|RAM1|memRAM~2432, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~303\, BLOCO_MEM|RAM1|memRAM~303, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~335\, BLOCO_MEM|RAM1|memRAM~335, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~367\, BLOCO_MEM|RAM1|memRAM~367, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~399\, BLOCO_MEM|RAM1|memRAM~399, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2433\, BLOCO_MEM|RAM1|memRAM~2433, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~815\, BLOCO_MEM|RAM1|memRAM~815, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~847\, BLOCO_MEM|RAM1|memRAM~847, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~879\, BLOCO_MEM|RAM1|memRAM~879, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~911\, BLOCO_MEM|RAM1|memRAM~911, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2434\, BLOCO_MEM|RAM1|memRAM~2434, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1327\, BLOCO_MEM|RAM1|memRAM~1327, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1359\, BLOCO_MEM|RAM1|memRAM~1359, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1391\, BLOCO_MEM|RAM1|memRAM~1391, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1423\, BLOCO_MEM|RAM1|memRAM~1423, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2435\, BLOCO_MEM|RAM1|memRAM~2435, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1839\, BLOCO_MEM|RAM1|memRAM~1839, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1871\, BLOCO_MEM|RAM1|memRAM~1871, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1903\, BLOCO_MEM|RAM1|memRAM~1903, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1935\, BLOCO_MEM|RAM1|memRAM~1935, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2436\, BLOCO_MEM|RAM1|memRAM~2436, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2437\, BLOCO_MEM|RAM1|memRAM~2437, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~431\, BLOCO_MEM|RAM1|memRAM~431, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~943\, BLOCO_MEM|RAM1|memRAM~943, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1455\, BLOCO_MEM|RAM1|memRAM~1455, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1967\, BLOCO_MEM|RAM1|memRAM~1967, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2438\, BLOCO_MEM|RAM1|memRAM~2438, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~463\, BLOCO_MEM|RAM1|memRAM~463, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~975\, BLOCO_MEM|RAM1|memRAM~975, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1487\, BLOCO_MEM|RAM1|memRAM~1487, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1999\, BLOCO_MEM|RAM1|memRAM~1999, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2439\, BLOCO_MEM|RAM1|memRAM~2439, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~495\, BLOCO_MEM|RAM1|memRAM~495, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1007\, BLOCO_MEM|RAM1|memRAM~1007, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1519\, BLOCO_MEM|RAM1|memRAM~1519, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2031\, BLOCO_MEM|RAM1|memRAM~2031, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2440\, BLOCO_MEM|RAM1|memRAM~2440, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~527\, BLOCO_MEM|RAM1|memRAM~527, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1039\, BLOCO_MEM|RAM1|memRAM~1039, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1551\, BLOCO_MEM|RAM1|memRAM~1551, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2063\, BLOCO_MEM|RAM1|memRAM~2063, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2441\, BLOCO_MEM|RAM1|memRAM~2441, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2442\, BLOCO_MEM|RAM1|memRAM~2442, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2443\, BLOCO_MEM|RAM1|memRAM~2443, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[8]~48\, BLOCO_MEM|RAM1|Dado_out[8]~48, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[40]\, MEM_WB|DOUT[40], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[28]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[28], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[27]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[27], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[8]~8\, BLOCO_ID|BANCO_REG|saidaA[8]~8, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[12]~0\, BLOCO_IF|PC_REG|DOUT[12]~0, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[0]~1\, BLOCO_IF|PC_REG|DOUT[0]~1, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[8]~16\, MUX_JR|saida_MUX[8]~16, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[8]\, BLOCO_IF|PC_REG|DOUT[8], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~45\, BLOCO_IF|Somador1|Add0~45, projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~57\, BLOCO_IF|Somador1|Add0~57, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[40]\, IF_ID|DOUT[40], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[149]\, ID_EX|DOUT[149], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~65\, BLOCO_EX|Somador2|Add0~65, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|Somador|cOut~1\, BLOCO_EX|ULA1|ULA9|Somador|cOut~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[54]\, ID_EX|DOUT[54], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[30]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[30], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[29]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[29], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[9]~9\, BLOCO_ID|BANCO_REG|saidaB[9]~9, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[22]\, ID_EX|DOUT[22], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[9]\, MEM_WB|DOUT[9], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[73]\, EX_MEM|DOUT[73], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~48\, BLOCO_MEM|RAM1|memRAM~48, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~176\, BLOCO_MEM|RAM1|memRAM~176, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~304\, BLOCO_MEM|RAM1|memRAM~304, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~432\, BLOCO_MEM|RAM1|memRAM~432, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2465\, BLOCO_MEM|RAM1|memRAM~2465, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~80\, BLOCO_MEM|RAM1|memRAM~80, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~208\, BLOCO_MEM|RAM1|memRAM~208, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~336\, BLOCO_MEM|RAM1|memRAM~336, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~464\, BLOCO_MEM|RAM1|memRAM~464, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2466\, BLOCO_MEM|RAM1|memRAM~2466, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~112\, BLOCO_MEM|RAM1|memRAM~112, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~240\, BLOCO_MEM|RAM1|memRAM~240, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~368\, BLOCO_MEM|RAM1|memRAM~368, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~496\, BLOCO_MEM|RAM1|memRAM~496, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2467\, BLOCO_MEM|RAM1|memRAM~2467, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~144\, BLOCO_MEM|RAM1|memRAM~144, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~272\, BLOCO_MEM|RAM1|memRAM~272, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~400\, BLOCO_MEM|RAM1|memRAM~400, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~528\, BLOCO_MEM|RAM1|memRAM~528, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2468\, BLOCO_MEM|RAM1|memRAM~2468, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2469\, BLOCO_MEM|RAM1|memRAM~2469, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~560\, BLOCO_MEM|RAM1|memRAM~560, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~688\, BLOCO_MEM|RAM1|memRAM~688, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~816\, BLOCO_MEM|RAM1|memRAM~816, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~944\, BLOCO_MEM|RAM1|memRAM~944, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2470\, BLOCO_MEM|RAM1|memRAM~2470, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~592\, BLOCO_MEM|RAM1|memRAM~592, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~720\, BLOCO_MEM|RAM1|memRAM~720, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~848\, BLOCO_MEM|RAM1|memRAM~848, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~976\, BLOCO_MEM|RAM1|memRAM~976, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2471\, BLOCO_MEM|RAM1|memRAM~2471, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~624\, BLOCO_MEM|RAM1|memRAM~624, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~752\, BLOCO_MEM|RAM1|memRAM~752, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~880\, BLOCO_MEM|RAM1|memRAM~880, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1008\, BLOCO_MEM|RAM1|memRAM~1008, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2472\, BLOCO_MEM|RAM1|memRAM~2472, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~656\, BLOCO_MEM|RAM1|memRAM~656, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~784\, BLOCO_MEM|RAM1|memRAM~784, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~912\, BLOCO_MEM|RAM1|memRAM~912, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1040\, BLOCO_MEM|RAM1|memRAM~1040, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2473\, BLOCO_MEM|RAM1|memRAM~2473, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2474\, BLOCO_MEM|RAM1|memRAM~2474, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1072\, BLOCO_MEM|RAM1|memRAM~1072, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1104\, BLOCO_MEM|RAM1|memRAM~1104, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1136\, BLOCO_MEM|RAM1|memRAM~1136, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1168\, BLOCO_MEM|RAM1|memRAM~1168, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2475\, BLOCO_MEM|RAM1|memRAM~2475, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1200\, BLOCO_MEM|RAM1|memRAM~1200, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1232\, BLOCO_MEM|RAM1|memRAM~1232, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1264\, BLOCO_MEM|RAM1|memRAM~1264, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1296\, BLOCO_MEM|RAM1|memRAM~1296, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2476\, BLOCO_MEM|RAM1|memRAM~2476, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1328\, BLOCO_MEM|RAM1|memRAM~1328, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1360\, BLOCO_MEM|RAM1|memRAM~1360, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1392\, BLOCO_MEM|RAM1|memRAM~1392, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1424\, BLOCO_MEM|RAM1|memRAM~1424, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2477\, BLOCO_MEM|RAM1|memRAM~2477, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1456\, BLOCO_MEM|RAM1|memRAM~1456, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1488\, BLOCO_MEM|RAM1|memRAM~1488, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1520\, BLOCO_MEM|RAM1|memRAM~1520, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1552\, BLOCO_MEM|RAM1|memRAM~1552, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2478\, BLOCO_MEM|RAM1|memRAM~2478, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2479\, BLOCO_MEM|RAM1|memRAM~2479, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1584\, BLOCO_MEM|RAM1|memRAM~1584, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1712\, BLOCO_MEM|RAM1|memRAM~1712, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1840\, BLOCO_MEM|RAM1|memRAM~1840, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1968\, BLOCO_MEM|RAM1|memRAM~1968, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2480\, BLOCO_MEM|RAM1|memRAM~2480, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1616\, BLOCO_MEM|RAM1|memRAM~1616, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1744\, BLOCO_MEM|RAM1|memRAM~1744, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1872\, BLOCO_MEM|RAM1|memRAM~1872, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2000\, BLOCO_MEM|RAM1|memRAM~2000, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2481\, BLOCO_MEM|RAM1|memRAM~2481, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1648\, BLOCO_MEM|RAM1|memRAM~1648, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1776\, BLOCO_MEM|RAM1|memRAM~1776, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1904\, BLOCO_MEM|RAM1|memRAM~1904, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2032\, BLOCO_MEM|RAM1|memRAM~2032, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2482\, BLOCO_MEM|RAM1|memRAM~2482, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1680\, BLOCO_MEM|RAM1|memRAM~1680, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1808\, BLOCO_MEM|RAM1|memRAM~1808, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1936\, BLOCO_MEM|RAM1|memRAM~1936, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2064\, BLOCO_MEM|RAM1|memRAM~2064, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2483\, BLOCO_MEM|RAM1|memRAM~2483, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2484\, BLOCO_MEM|RAM1|memRAM~2484, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2485\, BLOCO_MEM|RAM1|memRAM~2485, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[9]~50\, BLOCO_MEM|RAM1|Dado_out[9]~50, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[41]\, MEM_WB|DOUT[41], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[30]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[30], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[29]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[29], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[9]~9\, BLOCO_ID|BANCO_REG|saidaA[9]~9, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[9]~18\, MUX_JR|saida_MUX[9]~18, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[9]\, BLOCO_IF|PC_REG|DOUT[9], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~65\, BLOCO_IF|Somador1|Add0~65, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[41]\, IF_ID|DOUT[41], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[150]\, ID_EX|DOUT[150], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~69\, BLOCO_EX|Somador2|Add0~69, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[55]\, ID_EX|DOUT[55], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[32]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[32], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[31]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[31], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[10]~10\, BLOCO_ID|BANCO_REG|saidaB[10]~10, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[23]\, ID_EX|DOUT[23], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[10]\, MEM_WB|DOUT[10], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[74]\, EX_MEM|DOUT[74], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~49\, BLOCO_MEM|RAM1|memRAM~49, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~561\, BLOCO_MEM|RAM1|memRAM~561, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1073\, BLOCO_MEM|RAM1|memRAM~1073, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1585\, BLOCO_MEM|RAM1|memRAM~1585, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2486\, BLOCO_MEM|RAM1|memRAM~2486, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~177\, BLOCO_MEM|RAM1|memRAM~177, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~689\, BLOCO_MEM|RAM1|memRAM~689, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1201\, BLOCO_MEM|RAM1|memRAM~1201, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1713\, BLOCO_MEM|RAM1|memRAM~1713, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2487\, BLOCO_MEM|RAM1|memRAM~2487, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~305\, BLOCO_MEM|RAM1|memRAM~305, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~817\, BLOCO_MEM|RAM1|memRAM~817, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1329\, BLOCO_MEM|RAM1|memRAM~1329, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1841\, BLOCO_MEM|RAM1|memRAM~1841, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2488\, BLOCO_MEM|RAM1|memRAM~2488, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~433\, BLOCO_MEM|RAM1|memRAM~433, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~945\, BLOCO_MEM|RAM1|memRAM~945, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1457\, BLOCO_MEM|RAM1|memRAM~1457, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1969\, BLOCO_MEM|RAM1|memRAM~1969, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2489\, BLOCO_MEM|RAM1|memRAM~2489, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2490\, BLOCO_MEM|RAM1|memRAM~2490, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~81\, BLOCO_MEM|RAM1|memRAM~81, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~593\, BLOCO_MEM|RAM1|memRAM~593, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1105\, BLOCO_MEM|RAM1|memRAM~1105, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1617\, BLOCO_MEM|RAM1|memRAM~1617, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2491\, BLOCO_MEM|RAM1|memRAM~2491, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~209\, BLOCO_MEM|RAM1|memRAM~209, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~721\, BLOCO_MEM|RAM1|memRAM~721, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1233\, BLOCO_MEM|RAM1|memRAM~1233, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1745\, BLOCO_MEM|RAM1|memRAM~1745, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2492\, BLOCO_MEM|RAM1|memRAM~2492, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~337\, BLOCO_MEM|RAM1|memRAM~337, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~849\, BLOCO_MEM|RAM1|memRAM~849, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1361\, BLOCO_MEM|RAM1|memRAM~1361, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1873\, BLOCO_MEM|RAM1|memRAM~1873, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2493\, BLOCO_MEM|RAM1|memRAM~2493, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~465\, BLOCO_MEM|RAM1|memRAM~465, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~977\, BLOCO_MEM|RAM1|memRAM~977, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1489\, BLOCO_MEM|RAM1|memRAM~1489, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2001\, BLOCO_MEM|RAM1|memRAM~2001, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2494\, BLOCO_MEM|RAM1|memRAM~2494, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2495\, BLOCO_MEM|RAM1|memRAM~2495, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~113\, BLOCO_MEM|RAM1|memRAM~113, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~625\, BLOCO_MEM|RAM1|memRAM~625, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1137\, BLOCO_MEM|RAM1|memRAM~1137, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1649\, BLOCO_MEM|RAM1|memRAM~1649, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2496\, BLOCO_MEM|RAM1|memRAM~2496, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~241\, BLOCO_MEM|RAM1|memRAM~241, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~753\, BLOCO_MEM|RAM1|memRAM~753, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1265\, BLOCO_MEM|RAM1|memRAM~1265, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1777\, BLOCO_MEM|RAM1|memRAM~1777, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2497\, BLOCO_MEM|RAM1|memRAM~2497, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~369\, BLOCO_MEM|RAM1|memRAM~369, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~881\, BLOCO_MEM|RAM1|memRAM~881, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1393\, BLOCO_MEM|RAM1|memRAM~1393, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1905\, BLOCO_MEM|RAM1|memRAM~1905, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2498\, BLOCO_MEM|RAM1|memRAM~2498, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~497\, BLOCO_MEM|RAM1|memRAM~497, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1009\, BLOCO_MEM|RAM1|memRAM~1009, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1521\, BLOCO_MEM|RAM1|memRAM~1521, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2033\, BLOCO_MEM|RAM1|memRAM~2033, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2499\, BLOCO_MEM|RAM1|memRAM~2499, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2500\, BLOCO_MEM|RAM1|memRAM~2500, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~145\, BLOCO_MEM|RAM1|memRAM~145, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~273\, BLOCO_MEM|RAM1|memRAM~273, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~401\, BLOCO_MEM|RAM1|memRAM~401, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~529\, BLOCO_MEM|RAM1|memRAM~529, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2501\, BLOCO_MEM|RAM1|memRAM~2501, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~657\, BLOCO_MEM|RAM1|memRAM~657, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~785\, BLOCO_MEM|RAM1|memRAM~785, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~913\, BLOCO_MEM|RAM1|memRAM~913, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1041\, BLOCO_MEM|RAM1|memRAM~1041, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2502\, BLOCO_MEM|RAM1|memRAM~2502, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1169\, BLOCO_MEM|RAM1|memRAM~1169, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1297\, BLOCO_MEM|RAM1|memRAM~1297, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1425\, BLOCO_MEM|RAM1|memRAM~1425, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1553\, BLOCO_MEM|RAM1|memRAM~1553, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2503\, BLOCO_MEM|RAM1|memRAM~2503, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1681\, BLOCO_MEM|RAM1|memRAM~1681, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1809\, BLOCO_MEM|RAM1|memRAM~1809, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1937\, BLOCO_MEM|RAM1|memRAM~1937, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2065\, BLOCO_MEM|RAM1|memRAM~2065, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2504\, BLOCO_MEM|RAM1|memRAM~2504, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2505\, BLOCO_MEM|RAM1|memRAM~2505, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2506\, BLOCO_MEM|RAM1|memRAM~2506, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[10]~51\, BLOCO_MEM|RAM1|Dado_out[10]~51, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[42]\, MEM_WB|DOUT[42], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[32]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[32], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[31]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[31], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[10]~10\, BLOCO_ID|BANCO_REG|saidaA[10]~10, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[10]~19\, MUX_JR|saida_MUX[10]~19, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[10]\, BLOCO_IF|PC_REG|DOUT[10], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~69\, BLOCO_IF|Somador1|Add0~69, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[42]\, IF_ID|DOUT[42], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[151]\, ID_EX|DOUT[151], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~61\, BLOCO_EX|Somador2|Add0~61, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[56]\, ID_EX|DOUT[56], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[34]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[34], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[33]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[33], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[11]~11\, BLOCO_ID|BANCO_REG|saidaB[11]~11, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[24]\, ID_EX|DOUT[24], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[11]\, MEM_WB|DOUT[11], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[75]\, EX_MEM|DOUT[75], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~50\, BLOCO_MEM|RAM1|memRAM~50, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~82\, BLOCO_MEM|RAM1|memRAM~82, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~114\, BLOCO_MEM|RAM1|memRAM~114, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~146\, BLOCO_MEM|RAM1|memRAM~146, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2444\, BLOCO_MEM|RAM1|memRAM~2444, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~562\, BLOCO_MEM|RAM1|memRAM~562, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~594\, BLOCO_MEM|RAM1|memRAM~594, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~626\, BLOCO_MEM|RAM1|memRAM~626, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~658\, BLOCO_MEM|RAM1|memRAM~658, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2445\, BLOCO_MEM|RAM1|memRAM~2445, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1074\, BLOCO_MEM|RAM1|memRAM~1074, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1106\, BLOCO_MEM|RAM1|memRAM~1106, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1138\, BLOCO_MEM|RAM1|memRAM~1138, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1170\, BLOCO_MEM|RAM1|memRAM~1170, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2446\, BLOCO_MEM|RAM1|memRAM~2446, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1586\, BLOCO_MEM|RAM1|memRAM~1586, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1618\, BLOCO_MEM|RAM1|memRAM~1618, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1650\, BLOCO_MEM|RAM1|memRAM~1650, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1682\, BLOCO_MEM|RAM1|memRAM~1682, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2447\, BLOCO_MEM|RAM1|memRAM~2447, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2448\, BLOCO_MEM|RAM1|memRAM~2448, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~178\, BLOCO_MEM|RAM1|memRAM~178, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~210\, BLOCO_MEM|RAM1|memRAM~210, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~242\, BLOCO_MEM|RAM1|memRAM~242, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~274\, BLOCO_MEM|RAM1|memRAM~274, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2449\, BLOCO_MEM|RAM1|memRAM~2449, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~690\, BLOCO_MEM|RAM1|memRAM~690, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~722\, BLOCO_MEM|RAM1|memRAM~722, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~754\, BLOCO_MEM|RAM1|memRAM~754, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~786\, BLOCO_MEM|RAM1|memRAM~786, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2450\, BLOCO_MEM|RAM1|memRAM~2450, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1202\, BLOCO_MEM|RAM1|memRAM~1202, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1234\, BLOCO_MEM|RAM1|memRAM~1234, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1266\, BLOCO_MEM|RAM1|memRAM~1266, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1298\, BLOCO_MEM|RAM1|memRAM~1298, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2451\, BLOCO_MEM|RAM1|memRAM~2451, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1714\, BLOCO_MEM|RAM1|memRAM~1714, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1746\, BLOCO_MEM|RAM1|memRAM~1746, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1778\, BLOCO_MEM|RAM1|memRAM~1778, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1810\, BLOCO_MEM|RAM1|memRAM~1810, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2452\, BLOCO_MEM|RAM1|memRAM~2452, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2453\, BLOCO_MEM|RAM1|memRAM~2453, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~306\, BLOCO_MEM|RAM1|memRAM~306, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~338\, BLOCO_MEM|RAM1|memRAM~338, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~370\, BLOCO_MEM|RAM1|memRAM~370, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~402\, BLOCO_MEM|RAM1|memRAM~402, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2454\, BLOCO_MEM|RAM1|memRAM~2454, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~818\, BLOCO_MEM|RAM1|memRAM~818, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~850\, BLOCO_MEM|RAM1|memRAM~850, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~882\, BLOCO_MEM|RAM1|memRAM~882, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~914\, BLOCO_MEM|RAM1|memRAM~914, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2455\, BLOCO_MEM|RAM1|memRAM~2455, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1330\, BLOCO_MEM|RAM1|memRAM~1330, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1362\, BLOCO_MEM|RAM1|memRAM~1362, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1394\, BLOCO_MEM|RAM1|memRAM~1394, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1426\, BLOCO_MEM|RAM1|memRAM~1426, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2456\, BLOCO_MEM|RAM1|memRAM~2456, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1842\, BLOCO_MEM|RAM1|memRAM~1842, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1874\, BLOCO_MEM|RAM1|memRAM~1874, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1906\, BLOCO_MEM|RAM1|memRAM~1906, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1938\, BLOCO_MEM|RAM1|memRAM~1938, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2457\, BLOCO_MEM|RAM1|memRAM~2457, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2458\, BLOCO_MEM|RAM1|memRAM~2458, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~434\, BLOCO_MEM|RAM1|memRAM~434, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~946\, BLOCO_MEM|RAM1|memRAM~946, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1458\, BLOCO_MEM|RAM1|memRAM~1458, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1970\, BLOCO_MEM|RAM1|memRAM~1970, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2459\, BLOCO_MEM|RAM1|memRAM~2459, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~466\, BLOCO_MEM|RAM1|memRAM~466, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~978\, BLOCO_MEM|RAM1|memRAM~978, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1490\, BLOCO_MEM|RAM1|memRAM~1490, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2002\, BLOCO_MEM|RAM1|memRAM~2002, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2460\, BLOCO_MEM|RAM1|memRAM~2460, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~498\, BLOCO_MEM|RAM1|memRAM~498, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1010\, BLOCO_MEM|RAM1|memRAM~1010, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1522\, BLOCO_MEM|RAM1|memRAM~1522, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2034\, BLOCO_MEM|RAM1|memRAM~2034, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2461\, BLOCO_MEM|RAM1|memRAM~2461, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~530\, BLOCO_MEM|RAM1|memRAM~530, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1042\, BLOCO_MEM|RAM1|memRAM~1042, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1554\, BLOCO_MEM|RAM1|memRAM~1554, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2066\, BLOCO_MEM|RAM1|memRAM~2066, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2462\, BLOCO_MEM|RAM1|memRAM~2462, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2463\, BLOCO_MEM|RAM1|memRAM~2463, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2464\, BLOCO_MEM|RAM1|memRAM~2464, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[11]~49\, BLOCO_MEM|RAM1|Dado_out[11]~49, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[43]\, MEM_WB|DOUT[43], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[34]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[34], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[33]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[33], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[11]~11\, BLOCO_ID|BANCO_REG|saidaA[11]~11, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[11]~17\, MUX_JR|saida_MUX[11]~17, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[11]\, BLOCO_IF|PC_REG|DOUT[11], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~61\, BLOCO_IF|Somador1|Add0~61, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[43]\, IF_ID|DOUT[43], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[152]\, ID_EX|DOUT[152], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~73\, BLOCO_EX|Somador2|Add0~73, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[57]\, ID_EX|DOUT[57], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[36]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[36], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[35]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[35], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[12]~12\, BLOCO_ID|BANCO_REG|saidaB[12]~12, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[25]\, ID_EX|DOUT[25], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA13|Somador|saida~0\, BLOCO_EX|ULA1|ULA13|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[12]\, MEM_WB|DOUT[12], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[76]\, EX_MEM|DOUT[76], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~51\, BLOCO_MEM|RAM1|memRAM~51, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~179\, BLOCO_MEM|RAM1|memRAM~179, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~307\, BLOCO_MEM|RAM1|memRAM~307, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~435\, BLOCO_MEM|RAM1|memRAM~435, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2507\, BLOCO_MEM|RAM1|memRAM~2507, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~83\, BLOCO_MEM|RAM1|memRAM~83, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~211\, BLOCO_MEM|RAM1|memRAM~211, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~339\, BLOCO_MEM|RAM1|memRAM~339, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~467\, BLOCO_MEM|RAM1|memRAM~467, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2508\, BLOCO_MEM|RAM1|memRAM~2508, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~115\, BLOCO_MEM|RAM1|memRAM~115, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~243\, BLOCO_MEM|RAM1|memRAM~243, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~371\, BLOCO_MEM|RAM1|memRAM~371, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~499\, BLOCO_MEM|RAM1|memRAM~499, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2509\, BLOCO_MEM|RAM1|memRAM~2509, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~147\, BLOCO_MEM|RAM1|memRAM~147, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~275\, BLOCO_MEM|RAM1|memRAM~275, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~403\, BLOCO_MEM|RAM1|memRAM~403, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~531\, BLOCO_MEM|RAM1|memRAM~531, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2510\, BLOCO_MEM|RAM1|memRAM~2510, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2511\, BLOCO_MEM|RAM1|memRAM~2511, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~563\, BLOCO_MEM|RAM1|memRAM~563, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~691\, BLOCO_MEM|RAM1|memRAM~691, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~819\, BLOCO_MEM|RAM1|memRAM~819, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~947\, BLOCO_MEM|RAM1|memRAM~947, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2512\, BLOCO_MEM|RAM1|memRAM~2512, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~595\, BLOCO_MEM|RAM1|memRAM~595, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~723\, BLOCO_MEM|RAM1|memRAM~723, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~851\, BLOCO_MEM|RAM1|memRAM~851, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~979\, BLOCO_MEM|RAM1|memRAM~979, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2513\, BLOCO_MEM|RAM1|memRAM~2513, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~627\, BLOCO_MEM|RAM1|memRAM~627, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~755\, BLOCO_MEM|RAM1|memRAM~755, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~883\, BLOCO_MEM|RAM1|memRAM~883, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1011\, BLOCO_MEM|RAM1|memRAM~1011, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2514\, BLOCO_MEM|RAM1|memRAM~2514, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~659\, BLOCO_MEM|RAM1|memRAM~659, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~787\, BLOCO_MEM|RAM1|memRAM~787, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~915\, BLOCO_MEM|RAM1|memRAM~915, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1043\, BLOCO_MEM|RAM1|memRAM~1043, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2515\, BLOCO_MEM|RAM1|memRAM~2515, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2516\, BLOCO_MEM|RAM1|memRAM~2516, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1075\, BLOCO_MEM|RAM1|memRAM~1075, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1107\, BLOCO_MEM|RAM1|memRAM~1107, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1139\, BLOCO_MEM|RAM1|memRAM~1139, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1171\, BLOCO_MEM|RAM1|memRAM~1171, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2517\, BLOCO_MEM|RAM1|memRAM~2517, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1203\, BLOCO_MEM|RAM1|memRAM~1203, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1235\, BLOCO_MEM|RAM1|memRAM~1235, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1267\, BLOCO_MEM|RAM1|memRAM~1267, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1299\, BLOCO_MEM|RAM1|memRAM~1299, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2518\, BLOCO_MEM|RAM1|memRAM~2518, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1331\, BLOCO_MEM|RAM1|memRAM~1331, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1363\, BLOCO_MEM|RAM1|memRAM~1363, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1395\, BLOCO_MEM|RAM1|memRAM~1395, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1427\, BLOCO_MEM|RAM1|memRAM~1427, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2519\, BLOCO_MEM|RAM1|memRAM~2519, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1459\, BLOCO_MEM|RAM1|memRAM~1459, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1491\, BLOCO_MEM|RAM1|memRAM~1491, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1523\, BLOCO_MEM|RAM1|memRAM~1523, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1555\, BLOCO_MEM|RAM1|memRAM~1555, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2520\, BLOCO_MEM|RAM1|memRAM~2520, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2521\, BLOCO_MEM|RAM1|memRAM~2521, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1587\, BLOCO_MEM|RAM1|memRAM~1587, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1715\, BLOCO_MEM|RAM1|memRAM~1715, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1843\, BLOCO_MEM|RAM1|memRAM~1843, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1971\, BLOCO_MEM|RAM1|memRAM~1971, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2522\, BLOCO_MEM|RAM1|memRAM~2522, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1619\, BLOCO_MEM|RAM1|memRAM~1619, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1747\, BLOCO_MEM|RAM1|memRAM~1747, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1875\, BLOCO_MEM|RAM1|memRAM~1875, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2003\, BLOCO_MEM|RAM1|memRAM~2003, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2523\, BLOCO_MEM|RAM1|memRAM~2523, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1651\, BLOCO_MEM|RAM1|memRAM~1651, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1779\, BLOCO_MEM|RAM1|memRAM~1779, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1907\, BLOCO_MEM|RAM1|memRAM~1907, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2035\, BLOCO_MEM|RAM1|memRAM~2035, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2524\, BLOCO_MEM|RAM1|memRAM~2524, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1683\, BLOCO_MEM|RAM1|memRAM~1683, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1811\, BLOCO_MEM|RAM1|memRAM~1811, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1939\, BLOCO_MEM|RAM1|memRAM~1939, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2067\, BLOCO_MEM|RAM1|memRAM~2067, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2525\, BLOCO_MEM|RAM1|memRAM~2525, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2526\, BLOCO_MEM|RAM1|memRAM~2526, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2527\, BLOCO_MEM|RAM1|memRAM~2527, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[12]~52\, BLOCO_MEM|RAM1|Dado_out[12]~52, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[44]\, MEM_WB|DOUT[44], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[36]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[36], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[35]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[35], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[12]~12\, BLOCO_ID|BANCO_REG|saidaA[12]~12, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[12]~20\, MUX_JR|saida_MUX[12]~20, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[12]\, BLOCO_IF|PC_REG|DOUT[12], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~73\, BLOCO_IF|Somador1|Add0~73, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[44]\, IF_ID|DOUT[44], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[153]\, ID_EX|DOUT[153], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~81\, BLOCO_EX|Somador2|Add0~81, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[58]\, ID_EX|DOUT[58], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[38]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[38], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[37]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[37], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[13]~13\, BLOCO_ID|BANCO_REG|saidaB[13]~13, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[26]\, ID_EX|DOUT[26], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3\, BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4\, BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[13]\, MEM_WB|DOUT[13], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[77]\, EX_MEM|DOUT[77], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~52\, BLOCO_MEM|RAM1|memRAM~52, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~564\, BLOCO_MEM|RAM1|memRAM~564, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1076\, BLOCO_MEM|RAM1|memRAM~1076, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1588\, BLOCO_MEM|RAM1|memRAM~1588, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2549\, BLOCO_MEM|RAM1|memRAM~2549, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~180\, BLOCO_MEM|RAM1|memRAM~180, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~692\, BLOCO_MEM|RAM1|memRAM~692, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1204\, BLOCO_MEM|RAM1|memRAM~1204, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1716\, BLOCO_MEM|RAM1|memRAM~1716, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2550\, BLOCO_MEM|RAM1|memRAM~2550, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~308\, BLOCO_MEM|RAM1|memRAM~308, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~820\, BLOCO_MEM|RAM1|memRAM~820, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1332\, BLOCO_MEM|RAM1|memRAM~1332, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1844\, BLOCO_MEM|RAM1|memRAM~1844, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2551\, BLOCO_MEM|RAM1|memRAM~2551, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~436\, BLOCO_MEM|RAM1|memRAM~436, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~948\, BLOCO_MEM|RAM1|memRAM~948, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1460\, BLOCO_MEM|RAM1|memRAM~1460, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1972\, BLOCO_MEM|RAM1|memRAM~1972, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2552\, BLOCO_MEM|RAM1|memRAM~2552, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2553\, BLOCO_MEM|RAM1|memRAM~2553, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~84\, BLOCO_MEM|RAM1|memRAM~84, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~596\, BLOCO_MEM|RAM1|memRAM~596, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1108\, BLOCO_MEM|RAM1|memRAM~1108, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1620\, BLOCO_MEM|RAM1|memRAM~1620, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2554\, BLOCO_MEM|RAM1|memRAM~2554, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~212\, BLOCO_MEM|RAM1|memRAM~212, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~724\, BLOCO_MEM|RAM1|memRAM~724, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1236\, BLOCO_MEM|RAM1|memRAM~1236, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1748\, BLOCO_MEM|RAM1|memRAM~1748, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2555\, BLOCO_MEM|RAM1|memRAM~2555, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~340\, BLOCO_MEM|RAM1|memRAM~340, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~852\, BLOCO_MEM|RAM1|memRAM~852, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1364\, BLOCO_MEM|RAM1|memRAM~1364, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1876\, BLOCO_MEM|RAM1|memRAM~1876, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2556\, BLOCO_MEM|RAM1|memRAM~2556, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~468\, BLOCO_MEM|RAM1|memRAM~468, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~980\, BLOCO_MEM|RAM1|memRAM~980, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1492\, BLOCO_MEM|RAM1|memRAM~1492, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2004\, BLOCO_MEM|RAM1|memRAM~2004, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2557\, BLOCO_MEM|RAM1|memRAM~2557, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2558\, BLOCO_MEM|RAM1|memRAM~2558, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~116\, BLOCO_MEM|RAM1|memRAM~116, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~628\, BLOCO_MEM|RAM1|memRAM~628, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1140\, BLOCO_MEM|RAM1|memRAM~1140, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1652\, BLOCO_MEM|RAM1|memRAM~1652, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2559\, BLOCO_MEM|RAM1|memRAM~2559, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~244\, BLOCO_MEM|RAM1|memRAM~244, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~756\, BLOCO_MEM|RAM1|memRAM~756, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1268\, BLOCO_MEM|RAM1|memRAM~1268, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1780\, BLOCO_MEM|RAM1|memRAM~1780, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2560\, BLOCO_MEM|RAM1|memRAM~2560, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~372\, BLOCO_MEM|RAM1|memRAM~372, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~884\, BLOCO_MEM|RAM1|memRAM~884, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1396\, BLOCO_MEM|RAM1|memRAM~1396, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1908\, BLOCO_MEM|RAM1|memRAM~1908, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2561\, BLOCO_MEM|RAM1|memRAM~2561, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~500\, BLOCO_MEM|RAM1|memRAM~500, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1012\, BLOCO_MEM|RAM1|memRAM~1012, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1524\, BLOCO_MEM|RAM1|memRAM~1524, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2036\, BLOCO_MEM|RAM1|memRAM~2036, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2562\, BLOCO_MEM|RAM1|memRAM~2562, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2563\, BLOCO_MEM|RAM1|memRAM~2563, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~148\, BLOCO_MEM|RAM1|memRAM~148, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~276\, BLOCO_MEM|RAM1|memRAM~276, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~404\, BLOCO_MEM|RAM1|memRAM~404, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~532\, BLOCO_MEM|RAM1|memRAM~532, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2564\, BLOCO_MEM|RAM1|memRAM~2564, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~660\, BLOCO_MEM|RAM1|memRAM~660, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~788\, BLOCO_MEM|RAM1|memRAM~788, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~916\, BLOCO_MEM|RAM1|memRAM~916, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1044\, BLOCO_MEM|RAM1|memRAM~1044, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2565\, BLOCO_MEM|RAM1|memRAM~2565, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1172\, BLOCO_MEM|RAM1|memRAM~1172, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1300\, BLOCO_MEM|RAM1|memRAM~1300, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1428\, BLOCO_MEM|RAM1|memRAM~1428, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1556\, BLOCO_MEM|RAM1|memRAM~1556, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2566\, BLOCO_MEM|RAM1|memRAM~2566, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1684\, BLOCO_MEM|RAM1|memRAM~1684, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1812\, BLOCO_MEM|RAM1|memRAM~1812, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1940\, BLOCO_MEM|RAM1|memRAM~1940, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2068\, BLOCO_MEM|RAM1|memRAM~2068, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2567\, BLOCO_MEM|RAM1|memRAM~2567, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2568\, BLOCO_MEM|RAM1|memRAM~2568, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2569\, BLOCO_MEM|RAM1|memRAM~2569, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[13]~54\, BLOCO_MEM|RAM1|Dado_out[13]~54, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[45]\, MEM_WB|DOUT[45], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[38]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[38], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[37]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[37], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[13]~13\, BLOCO_ID|BANCO_REG|saidaA[13]~13, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[13]~22\, MUX_JR|saida_MUX[13]~22, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[13]\, BLOCO_IF|PC_REG|DOUT[13], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~81\, BLOCO_IF|Somador1|Add0~81, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[45]\, IF_ID|DOUT[45], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[154]\, ID_EX|DOUT[154], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~85\, BLOCO_EX|Somador2|Add0~85, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|Somador|cOut~1\, BLOCO_EX|ULA1|ULA14|Somador|cOut~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[59]\, ID_EX|DOUT[59], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[40]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[40], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[39]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[39], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[14]~14\, BLOCO_ID|BANCO_REG|saidaB[14]~14, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[27]\, ID_EX|DOUT[27], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[14]\, MEM_WB|DOUT[14], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[78]\, EX_MEM|DOUT[78], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~53\, BLOCO_MEM|RAM1|memRAM~53, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~85\, BLOCO_MEM|RAM1|memRAM~85, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~117\, BLOCO_MEM|RAM1|memRAM~117, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~149\, BLOCO_MEM|RAM1|memRAM~149, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2570\, BLOCO_MEM|RAM1|memRAM~2570, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~565\, BLOCO_MEM|RAM1|memRAM~565, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~597\, BLOCO_MEM|RAM1|memRAM~597, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~629\, BLOCO_MEM|RAM1|memRAM~629, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~661\, BLOCO_MEM|RAM1|memRAM~661, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2571\, BLOCO_MEM|RAM1|memRAM~2571, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1077\, BLOCO_MEM|RAM1|memRAM~1077, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1109\, BLOCO_MEM|RAM1|memRAM~1109, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1141\, BLOCO_MEM|RAM1|memRAM~1141, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1173\, BLOCO_MEM|RAM1|memRAM~1173, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2572\, BLOCO_MEM|RAM1|memRAM~2572, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1589\, BLOCO_MEM|RAM1|memRAM~1589, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1621\, BLOCO_MEM|RAM1|memRAM~1621, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1653\, BLOCO_MEM|RAM1|memRAM~1653, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1685\, BLOCO_MEM|RAM1|memRAM~1685, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2573\, BLOCO_MEM|RAM1|memRAM~2573, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2574\, BLOCO_MEM|RAM1|memRAM~2574, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~181\, BLOCO_MEM|RAM1|memRAM~181, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~213\, BLOCO_MEM|RAM1|memRAM~213, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~245\, BLOCO_MEM|RAM1|memRAM~245, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~277\, BLOCO_MEM|RAM1|memRAM~277, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2575\, BLOCO_MEM|RAM1|memRAM~2575, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~693\, BLOCO_MEM|RAM1|memRAM~693, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~725\, BLOCO_MEM|RAM1|memRAM~725, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~757\, BLOCO_MEM|RAM1|memRAM~757, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~789\, BLOCO_MEM|RAM1|memRAM~789, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2576\, BLOCO_MEM|RAM1|memRAM~2576, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1205\, BLOCO_MEM|RAM1|memRAM~1205, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1237\, BLOCO_MEM|RAM1|memRAM~1237, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1269\, BLOCO_MEM|RAM1|memRAM~1269, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1301\, BLOCO_MEM|RAM1|memRAM~1301, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2577\, BLOCO_MEM|RAM1|memRAM~2577, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1717\, BLOCO_MEM|RAM1|memRAM~1717, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1749\, BLOCO_MEM|RAM1|memRAM~1749, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1781\, BLOCO_MEM|RAM1|memRAM~1781, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1813\, BLOCO_MEM|RAM1|memRAM~1813, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2578\, BLOCO_MEM|RAM1|memRAM~2578, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2579\, BLOCO_MEM|RAM1|memRAM~2579, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~309\, BLOCO_MEM|RAM1|memRAM~309, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~341\, BLOCO_MEM|RAM1|memRAM~341, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~373\, BLOCO_MEM|RAM1|memRAM~373, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~405\, BLOCO_MEM|RAM1|memRAM~405, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2580\, BLOCO_MEM|RAM1|memRAM~2580, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~821\, BLOCO_MEM|RAM1|memRAM~821, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~853\, BLOCO_MEM|RAM1|memRAM~853, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~885\, BLOCO_MEM|RAM1|memRAM~885, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~917\, BLOCO_MEM|RAM1|memRAM~917, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2581\, BLOCO_MEM|RAM1|memRAM~2581, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1333\, BLOCO_MEM|RAM1|memRAM~1333, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1365\, BLOCO_MEM|RAM1|memRAM~1365, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1397\, BLOCO_MEM|RAM1|memRAM~1397, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1429\, BLOCO_MEM|RAM1|memRAM~1429, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2582\, BLOCO_MEM|RAM1|memRAM~2582, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1845\, BLOCO_MEM|RAM1|memRAM~1845, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1877\, BLOCO_MEM|RAM1|memRAM~1877, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1909\, BLOCO_MEM|RAM1|memRAM~1909, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1941\, BLOCO_MEM|RAM1|memRAM~1941, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2583\, BLOCO_MEM|RAM1|memRAM~2583, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2584\, BLOCO_MEM|RAM1|memRAM~2584, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~437\, BLOCO_MEM|RAM1|memRAM~437, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~949\, BLOCO_MEM|RAM1|memRAM~949, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1461\, BLOCO_MEM|RAM1|memRAM~1461, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1973\, BLOCO_MEM|RAM1|memRAM~1973, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2585\, BLOCO_MEM|RAM1|memRAM~2585, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~469\, BLOCO_MEM|RAM1|memRAM~469, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~981\, BLOCO_MEM|RAM1|memRAM~981, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1493\, BLOCO_MEM|RAM1|memRAM~1493, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2005\, BLOCO_MEM|RAM1|memRAM~2005, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2586\, BLOCO_MEM|RAM1|memRAM~2586, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~501\, BLOCO_MEM|RAM1|memRAM~501, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1013\, BLOCO_MEM|RAM1|memRAM~1013, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1525\, BLOCO_MEM|RAM1|memRAM~1525, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2037\, BLOCO_MEM|RAM1|memRAM~2037, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2587\, BLOCO_MEM|RAM1|memRAM~2587, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~533\, BLOCO_MEM|RAM1|memRAM~533, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1045\, BLOCO_MEM|RAM1|memRAM~1045, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1557\, BLOCO_MEM|RAM1|memRAM~1557, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2069\, BLOCO_MEM|RAM1|memRAM~2069, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2588\, BLOCO_MEM|RAM1|memRAM~2588, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2589\, BLOCO_MEM|RAM1|memRAM~2589, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2590\, BLOCO_MEM|RAM1|memRAM~2590, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[14]~55\, BLOCO_MEM|RAM1|Dado_out[14]~55, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[46]\, MEM_WB|DOUT[46], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[40]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[40], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[39]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[39], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[14]~14\, BLOCO_ID|BANCO_REG|saidaA[14]~14, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[14]~23\, MUX_JR|saida_MUX[14]~23, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[14]\, BLOCO_IF|PC_REG|DOUT[14], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~85\, BLOCO_IF|Somador1|Add0~85, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[46]\, IF_ID|DOUT[46], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[155]\, ID_EX|DOUT[155], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~77\, BLOCO_EX|Somador2|Add0~77, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[60]\, ID_EX|DOUT[60], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[42]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[42], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[41]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[41], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[15]~15\, BLOCO_ID|BANCO_REG|saidaB[15]~15, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[28]\, ID_EX|DOUT[28], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[15]\, MEM_WB|DOUT[15], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[79]\, EX_MEM|DOUT[79], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~54\, BLOCO_MEM|RAM1|memRAM~54, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~182\, BLOCO_MEM|RAM1|memRAM~182, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~310\, BLOCO_MEM|RAM1|memRAM~310, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~438\, BLOCO_MEM|RAM1|memRAM~438, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2528\, BLOCO_MEM|RAM1|memRAM~2528, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~86\, BLOCO_MEM|RAM1|memRAM~86, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~214\, BLOCO_MEM|RAM1|memRAM~214, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~342\, BLOCO_MEM|RAM1|memRAM~342, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~470\, BLOCO_MEM|RAM1|memRAM~470, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2529\, BLOCO_MEM|RAM1|memRAM~2529, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~118\, BLOCO_MEM|RAM1|memRAM~118, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~246\, BLOCO_MEM|RAM1|memRAM~246, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~374\, BLOCO_MEM|RAM1|memRAM~374, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~502\, BLOCO_MEM|RAM1|memRAM~502, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2530\, BLOCO_MEM|RAM1|memRAM~2530, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~150\, BLOCO_MEM|RAM1|memRAM~150, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~278\, BLOCO_MEM|RAM1|memRAM~278, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~406\, BLOCO_MEM|RAM1|memRAM~406, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~534\, BLOCO_MEM|RAM1|memRAM~534, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2531\, BLOCO_MEM|RAM1|memRAM~2531, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2532\, BLOCO_MEM|RAM1|memRAM~2532, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~566\, BLOCO_MEM|RAM1|memRAM~566, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~694\, BLOCO_MEM|RAM1|memRAM~694, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~822\, BLOCO_MEM|RAM1|memRAM~822, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~950\, BLOCO_MEM|RAM1|memRAM~950, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2533\, BLOCO_MEM|RAM1|memRAM~2533, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~598\, BLOCO_MEM|RAM1|memRAM~598, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~726\, BLOCO_MEM|RAM1|memRAM~726, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~854\, BLOCO_MEM|RAM1|memRAM~854, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~982\, BLOCO_MEM|RAM1|memRAM~982, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2534\, BLOCO_MEM|RAM1|memRAM~2534, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~630\, BLOCO_MEM|RAM1|memRAM~630, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~758\, BLOCO_MEM|RAM1|memRAM~758, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~886\, BLOCO_MEM|RAM1|memRAM~886, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1014\, BLOCO_MEM|RAM1|memRAM~1014, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2535\, BLOCO_MEM|RAM1|memRAM~2535, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~662\, BLOCO_MEM|RAM1|memRAM~662, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~790\, BLOCO_MEM|RAM1|memRAM~790, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~918\, BLOCO_MEM|RAM1|memRAM~918, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1046\, BLOCO_MEM|RAM1|memRAM~1046, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2536\, BLOCO_MEM|RAM1|memRAM~2536, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2537\, BLOCO_MEM|RAM1|memRAM~2537, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1078\, BLOCO_MEM|RAM1|memRAM~1078, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1110\, BLOCO_MEM|RAM1|memRAM~1110, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1142\, BLOCO_MEM|RAM1|memRAM~1142, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1174\, BLOCO_MEM|RAM1|memRAM~1174, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2538\, BLOCO_MEM|RAM1|memRAM~2538, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1206\, BLOCO_MEM|RAM1|memRAM~1206, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1238\, BLOCO_MEM|RAM1|memRAM~1238, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1270\, BLOCO_MEM|RAM1|memRAM~1270, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1302\, BLOCO_MEM|RAM1|memRAM~1302, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2539\, BLOCO_MEM|RAM1|memRAM~2539, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1334\, BLOCO_MEM|RAM1|memRAM~1334, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1366\, BLOCO_MEM|RAM1|memRAM~1366, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1398\, BLOCO_MEM|RAM1|memRAM~1398, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1430\, BLOCO_MEM|RAM1|memRAM~1430, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2540\, BLOCO_MEM|RAM1|memRAM~2540, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1462\, BLOCO_MEM|RAM1|memRAM~1462, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1494\, BLOCO_MEM|RAM1|memRAM~1494, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1526\, BLOCO_MEM|RAM1|memRAM~1526, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1558\, BLOCO_MEM|RAM1|memRAM~1558, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2541\, BLOCO_MEM|RAM1|memRAM~2541, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2542\, BLOCO_MEM|RAM1|memRAM~2542, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1590\, BLOCO_MEM|RAM1|memRAM~1590, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1718\, BLOCO_MEM|RAM1|memRAM~1718, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1846\, BLOCO_MEM|RAM1|memRAM~1846, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1974\, BLOCO_MEM|RAM1|memRAM~1974, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2543\, BLOCO_MEM|RAM1|memRAM~2543, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1622\, BLOCO_MEM|RAM1|memRAM~1622, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1750\, BLOCO_MEM|RAM1|memRAM~1750, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1878\, BLOCO_MEM|RAM1|memRAM~1878, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2006\, BLOCO_MEM|RAM1|memRAM~2006, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2544\, BLOCO_MEM|RAM1|memRAM~2544, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1654\, BLOCO_MEM|RAM1|memRAM~1654, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1782\, BLOCO_MEM|RAM1|memRAM~1782, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1910\, BLOCO_MEM|RAM1|memRAM~1910, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2038\, BLOCO_MEM|RAM1|memRAM~2038, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2545\, BLOCO_MEM|RAM1|memRAM~2545, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1686\, BLOCO_MEM|RAM1|memRAM~1686, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1814\, BLOCO_MEM|RAM1|memRAM~1814, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1942\, BLOCO_MEM|RAM1|memRAM~1942, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2070\, BLOCO_MEM|RAM1|memRAM~2070, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2546\, BLOCO_MEM|RAM1|memRAM~2546, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2547\, BLOCO_MEM|RAM1|memRAM~2547, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2548\, BLOCO_MEM|RAM1|memRAM~2548, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[15]~53\, BLOCO_MEM|RAM1|Dado_out[15]~53, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[47]\, MEM_WB|DOUT[47], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[42]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[42], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[41]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[41], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[15]~15\, BLOCO_ID|BANCO_REG|saidaA[15]~15, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[15]~21\, MUX_JR|saida_MUX[15]~21, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[15]\, BLOCO_IF|PC_REG|DOUT[15], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~77\, BLOCO_IF|Somador1|Add0~77, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[47]\, IF_ID|DOUT[47], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[156]\, ID_EX|DOUT[156], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~89\, BLOCO_EX|Somador2|Add0~89, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[16]\, EX_MEM|DOUT[16], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[100]\, MEM_WB|DOUT[100], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[44]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[44], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[43]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[43], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[16]~16\, BLOCO_ID|BANCO_REG|saidaB[16]~16, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[29]\, ID_EX|DOUT[29], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[80]\, EX_MEM|DOUT[80], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~55\, BLOCO_MEM|RAM1|memRAM~55, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~567\, BLOCO_MEM|RAM1|memRAM~567, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1079\, BLOCO_MEM|RAM1|memRAM~1079, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1591\, BLOCO_MEM|RAM1|memRAM~1591, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2591\, BLOCO_MEM|RAM1|memRAM~2591, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~183\, BLOCO_MEM|RAM1|memRAM~183, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~695\, BLOCO_MEM|RAM1|memRAM~695, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1207\, BLOCO_MEM|RAM1|memRAM~1207, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1719\, BLOCO_MEM|RAM1|memRAM~1719, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2592\, BLOCO_MEM|RAM1|memRAM~2592, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~311\, BLOCO_MEM|RAM1|memRAM~311, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~823\, BLOCO_MEM|RAM1|memRAM~823, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1335\, BLOCO_MEM|RAM1|memRAM~1335, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1847\, BLOCO_MEM|RAM1|memRAM~1847, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2593\, BLOCO_MEM|RAM1|memRAM~2593, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~439\, BLOCO_MEM|RAM1|memRAM~439, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~951\, BLOCO_MEM|RAM1|memRAM~951, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1463\, BLOCO_MEM|RAM1|memRAM~1463, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1975\, BLOCO_MEM|RAM1|memRAM~1975, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2594\, BLOCO_MEM|RAM1|memRAM~2594, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2595\, BLOCO_MEM|RAM1|memRAM~2595, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~87\, BLOCO_MEM|RAM1|memRAM~87, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~599\, BLOCO_MEM|RAM1|memRAM~599, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1111\, BLOCO_MEM|RAM1|memRAM~1111, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1623\, BLOCO_MEM|RAM1|memRAM~1623, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2596\, BLOCO_MEM|RAM1|memRAM~2596, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~215\, BLOCO_MEM|RAM1|memRAM~215, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~727\, BLOCO_MEM|RAM1|memRAM~727, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1239\, BLOCO_MEM|RAM1|memRAM~1239, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1751\, BLOCO_MEM|RAM1|memRAM~1751, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2597\, BLOCO_MEM|RAM1|memRAM~2597, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~343\, BLOCO_MEM|RAM1|memRAM~343, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~855\, BLOCO_MEM|RAM1|memRAM~855, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1367\, BLOCO_MEM|RAM1|memRAM~1367, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1879\, BLOCO_MEM|RAM1|memRAM~1879, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2598\, BLOCO_MEM|RAM1|memRAM~2598, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~471\, BLOCO_MEM|RAM1|memRAM~471, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~983\, BLOCO_MEM|RAM1|memRAM~983, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1495\, BLOCO_MEM|RAM1|memRAM~1495, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2007\, BLOCO_MEM|RAM1|memRAM~2007, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2599\, BLOCO_MEM|RAM1|memRAM~2599, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2600\, BLOCO_MEM|RAM1|memRAM~2600, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~119\, BLOCO_MEM|RAM1|memRAM~119, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~631\, BLOCO_MEM|RAM1|memRAM~631, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1143\, BLOCO_MEM|RAM1|memRAM~1143, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1655\, BLOCO_MEM|RAM1|memRAM~1655, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2601\, BLOCO_MEM|RAM1|memRAM~2601, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~247\, BLOCO_MEM|RAM1|memRAM~247, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~759\, BLOCO_MEM|RAM1|memRAM~759, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1271\, BLOCO_MEM|RAM1|memRAM~1271, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1783\, BLOCO_MEM|RAM1|memRAM~1783, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2602\, BLOCO_MEM|RAM1|memRAM~2602, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~375\, BLOCO_MEM|RAM1|memRAM~375, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~887\, BLOCO_MEM|RAM1|memRAM~887, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1399\, BLOCO_MEM|RAM1|memRAM~1399, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1911\, BLOCO_MEM|RAM1|memRAM~1911, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2603\, BLOCO_MEM|RAM1|memRAM~2603, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~503\, BLOCO_MEM|RAM1|memRAM~503, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1015\, BLOCO_MEM|RAM1|memRAM~1015, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1527\, BLOCO_MEM|RAM1|memRAM~1527, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2039\, BLOCO_MEM|RAM1|memRAM~2039, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2604\, BLOCO_MEM|RAM1|memRAM~2604, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2605\, BLOCO_MEM|RAM1|memRAM~2605, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~151\, BLOCO_MEM|RAM1|memRAM~151, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~279\, BLOCO_MEM|RAM1|memRAM~279, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~407\, BLOCO_MEM|RAM1|memRAM~407, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~535\, BLOCO_MEM|RAM1|memRAM~535, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2606\, BLOCO_MEM|RAM1|memRAM~2606, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~663\, BLOCO_MEM|RAM1|memRAM~663, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~791\, BLOCO_MEM|RAM1|memRAM~791, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~919\, BLOCO_MEM|RAM1|memRAM~919, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1047\, BLOCO_MEM|RAM1|memRAM~1047, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2607\, BLOCO_MEM|RAM1|memRAM~2607, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1175\, BLOCO_MEM|RAM1|memRAM~1175, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1303\, BLOCO_MEM|RAM1|memRAM~1303, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1431\, BLOCO_MEM|RAM1|memRAM~1431, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1559\, BLOCO_MEM|RAM1|memRAM~1559, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2608\, BLOCO_MEM|RAM1|memRAM~2608, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1687\, BLOCO_MEM|RAM1|memRAM~1687, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1815\, BLOCO_MEM|RAM1|memRAM~1815, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1943\, BLOCO_MEM|RAM1|memRAM~1943, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2071\, BLOCO_MEM|RAM1|memRAM~2071, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2609\, BLOCO_MEM|RAM1|memRAM~2609, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2610\, BLOCO_MEM|RAM1|memRAM~2610, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2611\, BLOCO_MEM|RAM1|memRAM~2611, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[16]~56\, BLOCO_MEM|RAM1|Dado_out[16]~56, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[48]\, MEM_WB|DOUT[48], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[61]\, ID_EX|DOUT[61], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[16]\, MEM_WB|DOUT[16], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[44]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[44], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[43]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[43], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[16]~16\, BLOCO_ID|BANCO_REG|saidaA[16]~16, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[16]~24\, MUX_JR|saida_MUX[16]~24, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[16]\, BLOCO_IF|PC_REG|DOUT[16], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~89\, BLOCO_IF|Somador1|Add0~89, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[48]\, IF_ID|DOUT[48], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[157]\, ID_EX|DOUT[157], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~97\, BLOCO_EX|Somador2|Add0~97, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[17]\, EX_MEM|DOUT[17], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[101]\, MEM_WB|DOUT[101], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[46]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[46], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[45]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[45], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[17]~17\, BLOCO_ID|BANCO_REG|saidaB[17]~17, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[30]\, ID_EX|DOUT[30], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[81]\, EX_MEM|DOUT[81], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~56\, BLOCO_MEM|RAM1|memRAM~56, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~88\, BLOCO_MEM|RAM1|memRAM~88, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~120\, BLOCO_MEM|RAM1|memRAM~120, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~152\, BLOCO_MEM|RAM1|memRAM~152, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2633\, BLOCO_MEM|RAM1|memRAM~2633, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~568\, BLOCO_MEM|RAM1|memRAM~568, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~600\, BLOCO_MEM|RAM1|memRAM~600, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~632\, BLOCO_MEM|RAM1|memRAM~632, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~664\, BLOCO_MEM|RAM1|memRAM~664, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2634\, BLOCO_MEM|RAM1|memRAM~2634, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1080\, BLOCO_MEM|RAM1|memRAM~1080, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1112\, BLOCO_MEM|RAM1|memRAM~1112, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1144\, BLOCO_MEM|RAM1|memRAM~1144, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1176\, BLOCO_MEM|RAM1|memRAM~1176, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2635\, BLOCO_MEM|RAM1|memRAM~2635, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1592\, BLOCO_MEM|RAM1|memRAM~1592, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1624\, BLOCO_MEM|RAM1|memRAM~1624, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1656\, BLOCO_MEM|RAM1|memRAM~1656, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1688\, BLOCO_MEM|RAM1|memRAM~1688, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2636\, BLOCO_MEM|RAM1|memRAM~2636, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2637\, BLOCO_MEM|RAM1|memRAM~2637, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~184\, BLOCO_MEM|RAM1|memRAM~184, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~216\, BLOCO_MEM|RAM1|memRAM~216, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~248\, BLOCO_MEM|RAM1|memRAM~248, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~280\, BLOCO_MEM|RAM1|memRAM~280, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2638\, BLOCO_MEM|RAM1|memRAM~2638, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~696\, BLOCO_MEM|RAM1|memRAM~696, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~728\, BLOCO_MEM|RAM1|memRAM~728, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~760\, BLOCO_MEM|RAM1|memRAM~760, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~792\, BLOCO_MEM|RAM1|memRAM~792, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2639\, BLOCO_MEM|RAM1|memRAM~2639, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1208\, BLOCO_MEM|RAM1|memRAM~1208, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1240\, BLOCO_MEM|RAM1|memRAM~1240, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1272\, BLOCO_MEM|RAM1|memRAM~1272, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1304\, BLOCO_MEM|RAM1|memRAM~1304, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2640\, BLOCO_MEM|RAM1|memRAM~2640, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1720\, BLOCO_MEM|RAM1|memRAM~1720, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1752\, BLOCO_MEM|RAM1|memRAM~1752, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1784\, BLOCO_MEM|RAM1|memRAM~1784, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1816\, BLOCO_MEM|RAM1|memRAM~1816, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2641\, BLOCO_MEM|RAM1|memRAM~2641, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2642\, BLOCO_MEM|RAM1|memRAM~2642, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~312\, BLOCO_MEM|RAM1|memRAM~312, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~344\, BLOCO_MEM|RAM1|memRAM~344, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~376\, BLOCO_MEM|RAM1|memRAM~376, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~408\, BLOCO_MEM|RAM1|memRAM~408, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2643\, BLOCO_MEM|RAM1|memRAM~2643, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~824\, BLOCO_MEM|RAM1|memRAM~824, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~856\, BLOCO_MEM|RAM1|memRAM~856, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~888\, BLOCO_MEM|RAM1|memRAM~888, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~920\, BLOCO_MEM|RAM1|memRAM~920, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2644\, BLOCO_MEM|RAM1|memRAM~2644, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1336\, BLOCO_MEM|RAM1|memRAM~1336, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1368\, BLOCO_MEM|RAM1|memRAM~1368, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1400\, BLOCO_MEM|RAM1|memRAM~1400, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1432\, BLOCO_MEM|RAM1|memRAM~1432, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2645\, BLOCO_MEM|RAM1|memRAM~2645, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1848\, BLOCO_MEM|RAM1|memRAM~1848, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1880\, BLOCO_MEM|RAM1|memRAM~1880, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1912\, BLOCO_MEM|RAM1|memRAM~1912, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1944\, BLOCO_MEM|RAM1|memRAM~1944, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2646\, BLOCO_MEM|RAM1|memRAM~2646, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2647\, BLOCO_MEM|RAM1|memRAM~2647, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~440\, BLOCO_MEM|RAM1|memRAM~440, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~952\, BLOCO_MEM|RAM1|memRAM~952, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1464\, BLOCO_MEM|RAM1|memRAM~1464, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1976\, BLOCO_MEM|RAM1|memRAM~1976, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2648\, BLOCO_MEM|RAM1|memRAM~2648, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~472\, BLOCO_MEM|RAM1|memRAM~472, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~984\, BLOCO_MEM|RAM1|memRAM~984, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1496\, BLOCO_MEM|RAM1|memRAM~1496, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2008\, BLOCO_MEM|RAM1|memRAM~2008, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2649\, BLOCO_MEM|RAM1|memRAM~2649, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~504\, BLOCO_MEM|RAM1|memRAM~504, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1016\, BLOCO_MEM|RAM1|memRAM~1016, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1528\, BLOCO_MEM|RAM1|memRAM~1528, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2040\, BLOCO_MEM|RAM1|memRAM~2040, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2650\, BLOCO_MEM|RAM1|memRAM~2650, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~536\, BLOCO_MEM|RAM1|memRAM~536, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1048\, BLOCO_MEM|RAM1|memRAM~1048, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1560\, BLOCO_MEM|RAM1|memRAM~1560, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2072\, BLOCO_MEM|RAM1|memRAM~2072, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2651\, BLOCO_MEM|RAM1|memRAM~2651, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2652\, BLOCO_MEM|RAM1|memRAM~2652, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2653\, BLOCO_MEM|RAM1|memRAM~2653, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[17]~58\, BLOCO_MEM|RAM1|Dado_out[17]~58, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[49]\, MEM_WB|DOUT[49], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[62]\, ID_EX|DOUT[62], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA18|Somador|saida~0\, BLOCO_EX|ULA1|ULA18|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[17]\, MEM_WB|DOUT[17], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[46]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[46], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[45]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[45], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[17]~17\, BLOCO_ID|BANCO_REG|saidaA[17]~17, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[17]~26\, MUX_JR|saida_MUX[17]~26, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[17]\, BLOCO_IF|PC_REG|DOUT[17], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~97\, BLOCO_IF|Somador1|Add0~97, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[49]\, IF_ID|DOUT[49], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[158]\, ID_EX|DOUT[158], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~101\, BLOCO_EX|Somador2|Add0~101, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[18]\, EX_MEM|DOUT[18], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[102]\, MEM_WB|DOUT[102], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[48]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[48], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[47]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[47], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[18]~18\, BLOCO_ID|BANCO_REG|saidaB[18]~18, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[31]\, ID_EX|DOUT[31], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[82]\, EX_MEM|DOUT[82], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~57\, BLOCO_MEM|RAM1|memRAM~57, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~185\, BLOCO_MEM|RAM1|memRAM~185, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~313\, BLOCO_MEM|RAM1|memRAM~313, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~441\, BLOCO_MEM|RAM1|memRAM~441, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2654\, BLOCO_MEM|RAM1|memRAM~2654, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~89\, BLOCO_MEM|RAM1|memRAM~89, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~217\, BLOCO_MEM|RAM1|memRAM~217, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~345\, BLOCO_MEM|RAM1|memRAM~345, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~473\, BLOCO_MEM|RAM1|memRAM~473, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2655\, BLOCO_MEM|RAM1|memRAM~2655, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~121\, BLOCO_MEM|RAM1|memRAM~121, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~249\, BLOCO_MEM|RAM1|memRAM~249, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~377\, BLOCO_MEM|RAM1|memRAM~377, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~505\, BLOCO_MEM|RAM1|memRAM~505, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2656\, BLOCO_MEM|RAM1|memRAM~2656, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~153\, BLOCO_MEM|RAM1|memRAM~153, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~281\, BLOCO_MEM|RAM1|memRAM~281, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~409\, BLOCO_MEM|RAM1|memRAM~409, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~537\, BLOCO_MEM|RAM1|memRAM~537, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2657\, BLOCO_MEM|RAM1|memRAM~2657, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2658\, BLOCO_MEM|RAM1|memRAM~2658, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~569\, BLOCO_MEM|RAM1|memRAM~569, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~697\, BLOCO_MEM|RAM1|memRAM~697, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~825\, BLOCO_MEM|RAM1|memRAM~825, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~953\, BLOCO_MEM|RAM1|memRAM~953, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2659\, BLOCO_MEM|RAM1|memRAM~2659, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~601\, BLOCO_MEM|RAM1|memRAM~601, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~729\, BLOCO_MEM|RAM1|memRAM~729, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~857\, BLOCO_MEM|RAM1|memRAM~857, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~985\, BLOCO_MEM|RAM1|memRAM~985, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2660\, BLOCO_MEM|RAM1|memRAM~2660, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~633\, BLOCO_MEM|RAM1|memRAM~633, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~761\, BLOCO_MEM|RAM1|memRAM~761, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~889\, BLOCO_MEM|RAM1|memRAM~889, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1017\, BLOCO_MEM|RAM1|memRAM~1017, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2661\, BLOCO_MEM|RAM1|memRAM~2661, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~665\, BLOCO_MEM|RAM1|memRAM~665, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~793\, BLOCO_MEM|RAM1|memRAM~793, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~921\, BLOCO_MEM|RAM1|memRAM~921, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1049\, BLOCO_MEM|RAM1|memRAM~1049, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2662\, BLOCO_MEM|RAM1|memRAM~2662, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2663\, BLOCO_MEM|RAM1|memRAM~2663, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1081\, BLOCO_MEM|RAM1|memRAM~1081, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1113\, BLOCO_MEM|RAM1|memRAM~1113, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1145\, BLOCO_MEM|RAM1|memRAM~1145, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1177\, BLOCO_MEM|RAM1|memRAM~1177, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2664\, BLOCO_MEM|RAM1|memRAM~2664, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1209\, BLOCO_MEM|RAM1|memRAM~1209, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1241\, BLOCO_MEM|RAM1|memRAM~1241, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1273\, BLOCO_MEM|RAM1|memRAM~1273, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1305\, BLOCO_MEM|RAM1|memRAM~1305, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2665\, BLOCO_MEM|RAM1|memRAM~2665, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1337\, BLOCO_MEM|RAM1|memRAM~1337, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1369\, BLOCO_MEM|RAM1|memRAM~1369, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1401\, BLOCO_MEM|RAM1|memRAM~1401, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1433\, BLOCO_MEM|RAM1|memRAM~1433, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2666\, BLOCO_MEM|RAM1|memRAM~2666, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1465\, BLOCO_MEM|RAM1|memRAM~1465, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1497\, BLOCO_MEM|RAM1|memRAM~1497, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1529\, BLOCO_MEM|RAM1|memRAM~1529, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1561\, BLOCO_MEM|RAM1|memRAM~1561, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2667\, BLOCO_MEM|RAM1|memRAM~2667, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2668\, BLOCO_MEM|RAM1|memRAM~2668, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1593\, BLOCO_MEM|RAM1|memRAM~1593, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1721\, BLOCO_MEM|RAM1|memRAM~1721, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1849\, BLOCO_MEM|RAM1|memRAM~1849, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1977\, BLOCO_MEM|RAM1|memRAM~1977, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2669\, BLOCO_MEM|RAM1|memRAM~2669, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1625\, BLOCO_MEM|RAM1|memRAM~1625, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1753\, BLOCO_MEM|RAM1|memRAM~1753, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1881\, BLOCO_MEM|RAM1|memRAM~1881, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2009\, BLOCO_MEM|RAM1|memRAM~2009, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2670\, BLOCO_MEM|RAM1|memRAM~2670, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1657\, BLOCO_MEM|RAM1|memRAM~1657, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1785\, BLOCO_MEM|RAM1|memRAM~1785, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1913\, BLOCO_MEM|RAM1|memRAM~1913, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2041\, BLOCO_MEM|RAM1|memRAM~2041, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2671\, BLOCO_MEM|RAM1|memRAM~2671, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1689\, BLOCO_MEM|RAM1|memRAM~1689, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1817\, BLOCO_MEM|RAM1|memRAM~1817, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1945\, BLOCO_MEM|RAM1|memRAM~1945, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2073\, BLOCO_MEM|RAM1|memRAM~2073, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2672\, BLOCO_MEM|RAM1|memRAM~2672, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2673\, BLOCO_MEM|RAM1|memRAM~2673, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2674\, BLOCO_MEM|RAM1|memRAM~2674, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[18]~59\, BLOCO_MEM|RAM1|Dado_out[18]~59, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[50]\, MEM_WB|DOUT[50], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA18|Somador|cOut\, BLOCO_EX|ULA1|ULA18|Somador|cOut, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[63]\, ID_EX|DOUT[63], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[18]\, MEM_WB|DOUT[18], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[48]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[48], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[47]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[47], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[18]~18\, BLOCO_ID|BANCO_REG|saidaA[18]~18, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[18]~27\, MUX_JR|saida_MUX[18]~27, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[18]\, BLOCO_IF|PC_REG|DOUT[18], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~101\, BLOCO_IF|Somador1|Add0~101, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[50]\, IF_ID|DOUT[50], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[159]\, ID_EX|DOUT[159], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~93\, BLOCO_EX|Somador2|Add0~93, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[19]\, EX_MEM|DOUT[19], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[103]\, MEM_WB|DOUT[103], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[50]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[50], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[49]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[49], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[19]~19\, BLOCO_ID|BANCO_REG|saidaB[19]~19, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[32]\, ID_EX|DOUT[32], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[83]\, EX_MEM|DOUT[83], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~58\, BLOCO_MEM|RAM1|memRAM~58, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~570\, BLOCO_MEM|RAM1|memRAM~570, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1082\, BLOCO_MEM|RAM1|memRAM~1082, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1594\, BLOCO_MEM|RAM1|memRAM~1594, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2612\, BLOCO_MEM|RAM1|memRAM~2612, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~186\, BLOCO_MEM|RAM1|memRAM~186, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~698\, BLOCO_MEM|RAM1|memRAM~698, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1210\, BLOCO_MEM|RAM1|memRAM~1210, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1722\, BLOCO_MEM|RAM1|memRAM~1722, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2613\, BLOCO_MEM|RAM1|memRAM~2613, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~314\, BLOCO_MEM|RAM1|memRAM~314, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~826\, BLOCO_MEM|RAM1|memRAM~826, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1338\, BLOCO_MEM|RAM1|memRAM~1338, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1850\, BLOCO_MEM|RAM1|memRAM~1850, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2614\, BLOCO_MEM|RAM1|memRAM~2614, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~442\, BLOCO_MEM|RAM1|memRAM~442, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~954\, BLOCO_MEM|RAM1|memRAM~954, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1466\, BLOCO_MEM|RAM1|memRAM~1466, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1978\, BLOCO_MEM|RAM1|memRAM~1978, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2615\, BLOCO_MEM|RAM1|memRAM~2615, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2616\, BLOCO_MEM|RAM1|memRAM~2616, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~90\, BLOCO_MEM|RAM1|memRAM~90, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~602\, BLOCO_MEM|RAM1|memRAM~602, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1114\, BLOCO_MEM|RAM1|memRAM~1114, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1626\, BLOCO_MEM|RAM1|memRAM~1626, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2617\, BLOCO_MEM|RAM1|memRAM~2617, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~218\, BLOCO_MEM|RAM1|memRAM~218, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~730\, BLOCO_MEM|RAM1|memRAM~730, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1242\, BLOCO_MEM|RAM1|memRAM~1242, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1754\, BLOCO_MEM|RAM1|memRAM~1754, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2618\, BLOCO_MEM|RAM1|memRAM~2618, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~346\, BLOCO_MEM|RAM1|memRAM~346, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~858\, BLOCO_MEM|RAM1|memRAM~858, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1370\, BLOCO_MEM|RAM1|memRAM~1370, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1882\, BLOCO_MEM|RAM1|memRAM~1882, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2619\, BLOCO_MEM|RAM1|memRAM~2619, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~474\, BLOCO_MEM|RAM1|memRAM~474, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~986\, BLOCO_MEM|RAM1|memRAM~986, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1498\, BLOCO_MEM|RAM1|memRAM~1498, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2010\, BLOCO_MEM|RAM1|memRAM~2010, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2620\, BLOCO_MEM|RAM1|memRAM~2620, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2621\, BLOCO_MEM|RAM1|memRAM~2621, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~122\, BLOCO_MEM|RAM1|memRAM~122, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~634\, BLOCO_MEM|RAM1|memRAM~634, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1146\, BLOCO_MEM|RAM1|memRAM~1146, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1658\, BLOCO_MEM|RAM1|memRAM~1658, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2622\, BLOCO_MEM|RAM1|memRAM~2622, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~250\, BLOCO_MEM|RAM1|memRAM~250, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~762\, BLOCO_MEM|RAM1|memRAM~762, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1274\, BLOCO_MEM|RAM1|memRAM~1274, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1786\, BLOCO_MEM|RAM1|memRAM~1786, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2623\, BLOCO_MEM|RAM1|memRAM~2623, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~378\, BLOCO_MEM|RAM1|memRAM~378, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~890\, BLOCO_MEM|RAM1|memRAM~890, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1402\, BLOCO_MEM|RAM1|memRAM~1402, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1914\, BLOCO_MEM|RAM1|memRAM~1914, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2624\, BLOCO_MEM|RAM1|memRAM~2624, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~506\, BLOCO_MEM|RAM1|memRAM~506, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1018\, BLOCO_MEM|RAM1|memRAM~1018, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1530\, BLOCO_MEM|RAM1|memRAM~1530, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2042\, BLOCO_MEM|RAM1|memRAM~2042, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2625\, BLOCO_MEM|RAM1|memRAM~2625, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2626\, BLOCO_MEM|RAM1|memRAM~2626, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~154\, BLOCO_MEM|RAM1|memRAM~154, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~282\, BLOCO_MEM|RAM1|memRAM~282, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~410\, BLOCO_MEM|RAM1|memRAM~410, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~538\, BLOCO_MEM|RAM1|memRAM~538, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2627\, BLOCO_MEM|RAM1|memRAM~2627, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~666\, BLOCO_MEM|RAM1|memRAM~666, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~794\, BLOCO_MEM|RAM1|memRAM~794, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~922\, BLOCO_MEM|RAM1|memRAM~922, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1050\, BLOCO_MEM|RAM1|memRAM~1050, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2628\, BLOCO_MEM|RAM1|memRAM~2628, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1178\, BLOCO_MEM|RAM1|memRAM~1178, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1306\, BLOCO_MEM|RAM1|memRAM~1306, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1434\, BLOCO_MEM|RAM1|memRAM~1434, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1562\, BLOCO_MEM|RAM1|memRAM~1562, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2629\, BLOCO_MEM|RAM1|memRAM~2629, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1690\, BLOCO_MEM|RAM1|memRAM~1690, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1818\, BLOCO_MEM|RAM1|memRAM~1818, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1946\, BLOCO_MEM|RAM1|memRAM~1946, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2074\, BLOCO_MEM|RAM1|memRAM~2074, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2630\, BLOCO_MEM|RAM1|memRAM~2630, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2631\, BLOCO_MEM|RAM1|memRAM~2631, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2632\, BLOCO_MEM|RAM1|memRAM~2632, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[19]~57\, BLOCO_MEM|RAM1|Dado_out[19]~57, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[51]\, MEM_WB|DOUT[51], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA19|Somador|cOut~1\, BLOCO_EX|ULA1|ULA19|Somador|cOut~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[64]\, ID_EX|DOUT[64], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[19]\, MEM_WB|DOUT[19], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[50]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[50], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[49]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[49], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[19]~19\, BLOCO_ID|BANCO_REG|saidaA[19]~19, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[19]~25\, MUX_JR|saida_MUX[19]~25, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[19]\, BLOCO_IF|PC_REG|DOUT[19], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~93\, BLOCO_IF|Somador1|Add0~93, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[51]\, IF_ID|DOUT[51], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[160]\, ID_EX|DOUT[160], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~105\, BLOCO_EX|Somador2|Add0~105, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[52]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[52], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[51]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[51], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[20]~20\, BLOCO_ID|BANCO_REG|saidaB[20]~20, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[33]\, ID_EX|DOUT[33], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[84]\, EX_MEM|DOUT[84], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~59\, BLOCO_MEM|RAM1|memRAM~59, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~91\, BLOCO_MEM|RAM1|memRAM~91, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~123\, BLOCO_MEM|RAM1|memRAM~123, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~155\, BLOCO_MEM|RAM1|memRAM~155, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2675\, BLOCO_MEM|RAM1|memRAM~2675, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~571\, BLOCO_MEM|RAM1|memRAM~571, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~603\, BLOCO_MEM|RAM1|memRAM~603, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~635\, BLOCO_MEM|RAM1|memRAM~635, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~667\, BLOCO_MEM|RAM1|memRAM~667, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2676\, BLOCO_MEM|RAM1|memRAM~2676, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1083\, BLOCO_MEM|RAM1|memRAM~1083, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1115\, BLOCO_MEM|RAM1|memRAM~1115, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1147\, BLOCO_MEM|RAM1|memRAM~1147, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1179\, BLOCO_MEM|RAM1|memRAM~1179, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2677\, BLOCO_MEM|RAM1|memRAM~2677, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1595\, BLOCO_MEM|RAM1|memRAM~1595, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1627\, BLOCO_MEM|RAM1|memRAM~1627, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1659\, BLOCO_MEM|RAM1|memRAM~1659, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1691\, BLOCO_MEM|RAM1|memRAM~1691, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2678\, BLOCO_MEM|RAM1|memRAM~2678, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2679\, BLOCO_MEM|RAM1|memRAM~2679, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~187\, BLOCO_MEM|RAM1|memRAM~187, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~219\, BLOCO_MEM|RAM1|memRAM~219, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~251\, BLOCO_MEM|RAM1|memRAM~251, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~283\, BLOCO_MEM|RAM1|memRAM~283, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2680\, BLOCO_MEM|RAM1|memRAM~2680, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~699\, BLOCO_MEM|RAM1|memRAM~699, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~731\, BLOCO_MEM|RAM1|memRAM~731, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~763\, BLOCO_MEM|RAM1|memRAM~763, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~795\, BLOCO_MEM|RAM1|memRAM~795, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2681\, BLOCO_MEM|RAM1|memRAM~2681, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1211\, BLOCO_MEM|RAM1|memRAM~1211, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1243\, BLOCO_MEM|RAM1|memRAM~1243, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1275\, BLOCO_MEM|RAM1|memRAM~1275, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1307\, BLOCO_MEM|RAM1|memRAM~1307, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2682\, BLOCO_MEM|RAM1|memRAM~2682, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1723\, BLOCO_MEM|RAM1|memRAM~1723, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1755\, BLOCO_MEM|RAM1|memRAM~1755, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1787\, BLOCO_MEM|RAM1|memRAM~1787, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1819\, BLOCO_MEM|RAM1|memRAM~1819, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2683\, BLOCO_MEM|RAM1|memRAM~2683, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2684\, BLOCO_MEM|RAM1|memRAM~2684, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~315\, BLOCO_MEM|RAM1|memRAM~315, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~347\, BLOCO_MEM|RAM1|memRAM~347, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~379\, BLOCO_MEM|RAM1|memRAM~379, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~411\, BLOCO_MEM|RAM1|memRAM~411, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2685\, BLOCO_MEM|RAM1|memRAM~2685, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~827\, BLOCO_MEM|RAM1|memRAM~827, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~859\, BLOCO_MEM|RAM1|memRAM~859, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~891\, BLOCO_MEM|RAM1|memRAM~891, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~923\, BLOCO_MEM|RAM1|memRAM~923, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2686\, BLOCO_MEM|RAM1|memRAM~2686, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1339\, BLOCO_MEM|RAM1|memRAM~1339, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1371\, BLOCO_MEM|RAM1|memRAM~1371, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1403\, BLOCO_MEM|RAM1|memRAM~1403, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1435\, BLOCO_MEM|RAM1|memRAM~1435, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2687\, BLOCO_MEM|RAM1|memRAM~2687, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1851\, BLOCO_MEM|RAM1|memRAM~1851, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1883\, BLOCO_MEM|RAM1|memRAM~1883, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1915\, BLOCO_MEM|RAM1|memRAM~1915, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1947\, BLOCO_MEM|RAM1|memRAM~1947, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2688\, BLOCO_MEM|RAM1|memRAM~2688, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2689\, BLOCO_MEM|RAM1|memRAM~2689, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~443\, BLOCO_MEM|RAM1|memRAM~443, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~955\, BLOCO_MEM|RAM1|memRAM~955, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1467\, BLOCO_MEM|RAM1|memRAM~1467, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1979\, BLOCO_MEM|RAM1|memRAM~1979, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2690\, BLOCO_MEM|RAM1|memRAM~2690, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~475\, BLOCO_MEM|RAM1|memRAM~475, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~987\, BLOCO_MEM|RAM1|memRAM~987, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1499\, BLOCO_MEM|RAM1|memRAM~1499, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2011\, BLOCO_MEM|RAM1|memRAM~2011, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2691\, BLOCO_MEM|RAM1|memRAM~2691, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~507\, BLOCO_MEM|RAM1|memRAM~507, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1019\, BLOCO_MEM|RAM1|memRAM~1019, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1531\, BLOCO_MEM|RAM1|memRAM~1531, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2043\, BLOCO_MEM|RAM1|memRAM~2043, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2692\, BLOCO_MEM|RAM1|memRAM~2692, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~539\, BLOCO_MEM|RAM1|memRAM~539, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1051\, BLOCO_MEM|RAM1|memRAM~1051, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1563\, BLOCO_MEM|RAM1|memRAM~1563, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2075\, BLOCO_MEM|RAM1|memRAM~2075, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2693\, BLOCO_MEM|RAM1|memRAM~2693, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2694\, BLOCO_MEM|RAM1|memRAM~2694, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2695\, BLOCO_MEM|RAM1|memRAM~2695, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[20]~60\, BLOCO_MEM|RAM1|Dado_out[20]~60, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[52]\, MEM_WB|DOUT[52], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[65]\, ID_EX|DOUT[65], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[20]\, MEM_WB|DOUT[20], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[52]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[52], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[51]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[51], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[20]~20\, BLOCO_ID|BANCO_REG|saidaA[20]~20, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[20]~28\, MUX_JR|saida_MUX[20]~28, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[20]\, BLOCO_IF|PC_REG|DOUT[20], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~105\, BLOCO_IF|Somador1|Add0~105, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[52]\, IF_ID|DOUT[52], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[161]\, ID_EX|DOUT[161], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~113\, BLOCO_EX|Somador2|Add0~113, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[21]~30\, MUX_JR|saida_MUX[21]~30, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[21]\, BLOCO_IF|PC_REG|DOUT[21], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~113\, BLOCO_IF|Somador1|Add0~113, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[21]\, EX_MEM|DOUT[21], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[105]\, MEM_WB|DOUT[105], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[54]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[54], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[53]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[53], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[21]~21\, BLOCO_ID|BANCO_REG|saidaB[21]~21, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[34]\, ID_EX|DOUT[34], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[85]\, EX_MEM|DOUT[85], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~60\, BLOCO_MEM|RAM1|memRAM~60, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~188\, BLOCO_MEM|RAM1|memRAM~188, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~316\, BLOCO_MEM|RAM1|memRAM~316, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~444\, BLOCO_MEM|RAM1|memRAM~444, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2717\, BLOCO_MEM|RAM1|memRAM~2717, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~92\, BLOCO_MEM|RAM1|memRAM~92, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~220\, BLOCO_MEM|RAM1|memRAM~220, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~348\, BLOCO_MEM|RAM1|memRAM~348, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~476\, BLOCO_MEM|RAM1|memRAM~476, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2718\, BLOCO_MEM|RAM1|memRAM~2718, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~124\, BLOCO_MEM|RAM1|memRAM~124, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~252\, BLOCO_MEM|RAM1|memRAM~252, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~380\, BLOCO_MEM|RAM1|memRAM~380, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~508\, BLOCO_MEM|RAM1|memRAM~508, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2719\, BLOCO_MEM|RAM1|memRAM~2719, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~156\, BLOCO_MEM|RAM1|memRAM~156, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~284\, BLOCO_MEM|RAM1|memRAM~284, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~412\, BLOCO_MEM|RAM1|memRAM~412, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~540\, BLOCO_MEM|RAM1|memRAM~540, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2720\, BLOCO_MEM|RAM1|memRAM~2720, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2721\, BLOCO_MEM|RAM1|memRAM~2721, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~572\, BLOCO_MEM|RAM1|memRAM~572, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~700\, BLOCO_MEM|RAM1|memRAM~700, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~828\, BLOCO_MEM|RAM1|memRAM~828, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~956\, BLOCO_MEM|RAM1|memRAM~956, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2722\, BLOCO_MEM|RAM1|memRAM~2722, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~604\, BLOCO_MEM|RAM1|memRAM~604, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~732\, BLOCO_MEM|RAM1|memRAM~732, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~860\, BLOCO_MEM|RAM1|memRAM~860, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~988\, BLOCO_MEM|RAM1|memRAM~988, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2723\, BLOCO_MEM|RAM1|memRAM~2723, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~636\, BLOCO_MEM|RAM1|memRAM~636, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~764\, BLOCO_MEM|RAM1|memRAM~764, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~892\, BLOCO_MEM|RAM1|memRAM~892, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1020\, BLOCO_MEM|RAM1|memRAM~1020, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2724\, BLOCO_MEM|RAM1|memRAM~2724, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~668\, BLOCO_MEM|RAM1|memRAM~668, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~796\, BLOCO_MEM|RAM1|memRAM~796, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~924\, BLOCO_MEM|RAM1|memRAM~924, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1052\, BLOCO_MEM|RAM1|memRAM~1052, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2725\, BLOCO_MEM|RAM1|memRAM~2725, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2726\, BLOCO_MEM|RAM1|memRAM~2726, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1084\, BLOCO_MEM|RAM1|memRAM~1084, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1116\, BLOCO_MEM|RAM1|memRAM~1116, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1148\, BLOCO_MEM|RAM1|memRAM~1148, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1180\, BLOCO_MEM|RAM1|memRAM~1180, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2727\, BLOCO_MEM|RAM1|memRAM~2727, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1212\, BLOCO_MEM|RAM1|memRAM~1212, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1244\, BLOCO_MEM|RAM1|memRAM~1244, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1276\, BLOCO_MEM|RAM1|memRAM~1276, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1308\, BLOCO_MEM|RAM1|memRAM~1308, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2728\, BLOCO_MEM|RAM1|memRAM~2728, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1340\, BLOCO_MEM|RAM1|memRAM~1340, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1372\, BLOCO_MEM|RAM1|memRAM~1372, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1404\, BLOCO_MEM|RAM1|memRAM~1404, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1436\, BLOCO_MEM|RAM1|memRAM~1436, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2729\, BLOCO_MEM|RAM1|memRAM~2729, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1468\, BLOCO_MEM|RAM1|memRAM~1468, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1500\, BLOCO_MEM|RAM1|memRAM~1500, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1532\, BLOCO_MEM|RAM1|memRAM~1532, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1564\, BLOCO_MEM|RAM1|memRAM~1564, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2730\, BLOCO_MEM|RAM1|memRAM~2730, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2731\, BLOCO_MEM|RAM1|memRAM~2731, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1596\, BLOCO_MEM|RAM1|memRAM~1596, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1724\, BLOCO_MEM|RAM1|memRAM~1724, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1852\, BLOCO_MEM|RAM1|memRAM~1852, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1980\, BLOCO_MEM|RAM1|memRAM~1980, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2732\, BLOCO_MEM|RAM1|memRAM~2732, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1628\, BLOCO_MEM|RAM1|memRAM~1628, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1756\, BLOCO_MEM|RAM1|memRAM~1756, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1884\, BLOCO_MEM|RAM1|memRAM~1884, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2012\, BLOCO_MEM|RAM1|memRAM~2012, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2733\, BLOCO_MEM|RAM1|memRAM~2733, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1660\, BLOCO_MEM|RAM1|memRAM~1660, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1788\, BLOCO_MEM|RAM1|memRAM~1788, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1916\, BLOCO_MEM|RAM1|memRAM~1916, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2044\, BLOCO_MEM|RAM1|memRAM~2044, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2734\, BLOCO_MEM|RAM1|memRAM~2734, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1692\, BLOCO_MEM|RAM1|memRAM~1692, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1820\, BLOCO_MEM|RAM1|memRAM~1820, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1948\, BLOCO_MEM|RAM1|memRAM~1948, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2076\, BLOCO_MEM|RAM1|memRAM~2076, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2735\, BLOCO_MEM|RAM1|memRAM~2735, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2736\, BLOCO_MEM|RAM1|memRAM~2736, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2737\, BLOCO_MEM|RAM1|memRAM~2737, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[21]~62\, BLOCO_MEM|RAM1|Dado_out[21]~62, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[53]\, MEM_WB|DOUT[53], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[21]\, MEM_WB|DOUT[21], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[54]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[54], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[53]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[53], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[21]~21\, BLOCO_ID|BANCO_REG|saidaA[21]~21, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[66]\, ID_EX|DOUT[66], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[67]\, ID_EX|DOUT[67], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA23|Somador|saida~0\, BLOCO_EX|ULA1|ULA23|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[22]\, MEM_WB|DOUT[22], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[56]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[56], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[55]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[55], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[22]~22\, BLOCO_ID|BANCO_REG|saidaA[22]~22, projetoMIPS, 1
instance = comp, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~10\, BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~10, projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~117\, BLOCO_EX|Somador2|Add0~117, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[22]~31\, MUX_JR|saida_MUX[22]~31, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[22]~32\, MUX_JR|saida_MUX[22]~32, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[22]\, BLOCO_IF|PC_REG|DOUT[22], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~117\, BLOCO_IF|Somador1|Add0~117, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[54]\, IF_ID|DOUT[54], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[163]\, ID_EX|DOUT[163], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~109\, BLOCO_EX|Somador2|Add0~109, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[31]\, EX_MEM|DOUT[31], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[115]\, MEM_WB|DOUT[115], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[58]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[58], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[57]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[57], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[23]~23\, BLOCO_ID|BANCO_REG|saidaB[23]~23, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[36]\, ID_EX|DOUT[36], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[87]\, EX_MEM|DOUT[87], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~62\, BLOCO_MEM|RAM1|memRAM~62, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~94\, BLOCO_MEM|RAM1|memRAM~94, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~126\, BLOCO_MEM|RAM1|memRAM~126, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~158\, BLOCO_MEM|RAM1|memRAM~158, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2696\, BLOCO_MEM|RAM1|memRAM~2696, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~574\, BLOCO_MEM|RAM1|memRAM~574, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~606\, BLOCO_MEM|RAM1|memRAM~606, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~638\, BLOCO_MEM|RAM1|memRAM~638, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~670\, BLOCO_MEM|RAM1|memRAM~670, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2697\, BLOCO_MEM|RAM1|memRAM~2697, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1086\, BLOCO_MEM|RAM1|memRAM~1086, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1118\, BLOCO_MEM|RAM1|memRAM~1118, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1150\, BLOCO_MEM|RAM1|memRAM~1150, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1182\, BLOCO_MEM|RAM1|memRAM~1182, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2698\, BLOCO_MEM|RAM1|memRAM~2698, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1598\, BLOCO_MEM|RAM1|memRAM~1598, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1630\, BLOCO_MEM|RAM1|memRAM~1630, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1662\, BLOCO_MEM|RAM1|memRAM~1662, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1694\, BLOCO_MEM|RAM1|memRAM~1694, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2699\, BLOCO_MEM|RAM1|memRAM~2699, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2700\, BLOCO_MEM|RAM1|memRAM~2700, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~190\, BLOCO_MEM|RAM1|memRAM~190, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~222\, BLOCO_MEM|RAM1|memRAM~222, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~254\, BLOCO_MEM|RAM1|memRAM~254, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~286\, BLOCO_MEM|RAM1|memRAM~286, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2701\, BLOCO_MEM|RAM1|memRAM~2701, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~702\, BLOCO_MEM|RAM1|memRAM~702, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~734\, BLOCO_MEM|RAM1|memRAM~734, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~766\, BLOCO_MEM|RAM1|memRAM~766, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~798\, BLOCO_MEM|RAM1|memRAM~798, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2702\, BLOCO_MEM|RAM1|memRAM~2702, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1214\, BLOCO_MEM|RAM1|memRAM~1214, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1246\, BLOCO_MEM|RAM1|memRAM~1246, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1278\, BLOCO_MEM|RAM1|memRAM~1278, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1310\, BLOCO_MEM|RAM1|memRAM~1310, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2703\, BLOCO_MEM|RAM1|memRAM~2703, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1726\, BLOCO_MEM|RAM1|memRAM~1726, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1758\, BLOCO_MEM|RAM1|memRAM~1758, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1790\, BLOCO_MEM|RAM1|memRAM~1790, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1822\, BLOCO_MEM|RAM1|memRAM~1822, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2704\, BLOCO_MEM|RAM1|memRAM~2704, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2705\, BLOCO_MEM|RAM1|memRAM~2705, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~318\, BLOCO_MEM|RAM1|memRAM~318, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~350\, BLOCO_MEM|RAM1|memRAM~350, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~382\, BLOCO_MEM|RAM1|memRAM~382, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~414\, BLOCO_MEM|RAM1|memRAM~414, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2706\, BLOCO_MEM|RAM1|memRAM~2706, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~830\, BLOCO_MEM|RAM1|memRAM~830, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~862\, BLOCO_MEM|RAM1|memRAM~862, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~894\, BLOCO_MEM|RAM1|memRAM~894, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~926\, BLOCO_MEM|RAM1|memRAM~926, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2707\, BLOCO_MEM|RAM1|memRAM~2707, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1342\, BLOCO_MEM|RAM1|memRAM~1342, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1374\, BLOCO_MEM|RAM1|memRAM~1374, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1406\, BLOCO_MEM|RAM1|memRAM~1406, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1438\, BLOCO_MEM|RAM1|memRAM~1438, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2708\, BLOCO_MEM|RAM1|memRAM~2708, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1854\, BLOCO_MEM|RAM1|memRAM~1854, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1886\, BLOCO_MEM|RAM1|memRAM~1886, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1918\, BLOCO_MEM|RAM1|memRAM~1918, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1950\, BLOCO_MEM|RAM1|memRAM~1950, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2709\, BLOCO_MEM|RAM1|memRAM~2709, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2710\, BLOCO_MEM|RAM1|memRAM~2710, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~446\, BLOCO_MEM|RAM1|memRAM~446, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~958\, BLOCO_MEM|RAM1|memRAM~958, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1470\, BLOCO_MEM|RAM1|memRAM~1470, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1982\, BLOCO_MEM|RAM1|memRAM~1982, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2711\, BLOCO_MEM|RAM1|memRAM~2711, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~478\, BLOCO_MEM|RAM1|memRAM~478, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~990\, BLOCO_MEM|RAM1|memRAM~990, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1502\, BLOCO_MEM|RAM1|memRAM~1502, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2014\, BLOCO_MEM|RAM1|memRAM~2014, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2712\, BLOCO_MEM|RAM1|memRAM~2712, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~510\, BLOCO_MEM|RAM1|memRAM~510, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1022\, BLOCO_MEM|RAM1|memRAM~1022, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1534\, BLOCO_MEM|RAM1|memRAM~1534, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2046\, BLOCO_MEM|RAM1|memRAM~2046, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2713\, BLOCO_MEM|RAM1|memRAM~2713, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~542\, BLOCO_MEM|RAM1|memRAM~542, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1054\, BLOCO_MEM|RAM1|memRAM~1054, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1566\, BLOCO_MEM|RAM1|memRAM~1566, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2078\, BLOCO_MEM|RAM1|memRAM~2078, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2714\, BLOCO_MEM|RAM1|memRAM~2714, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2715\, BLOCO_MEM|RAM1|memRAM~2715, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2716\, BLOCO_MEM|RAM1|memRAM~2716, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[23]~61\, BLOCO_MEM|RAM1|Dado_out[23]~61, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[55]\, MEM_WB|DOUT[55], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[68]\, ID_EX|DOUT[68], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[23]\, MEM_WB|DOUT[23], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[58]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[58], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[57]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[57], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[23]~23\, BLOCO_ID|BANCO_REG|saidaA[23]~23, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[23]~29\, MUX_JR|saida_MUX[23]~29, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[23]\, BLOCO_IF|PC_REG|DOUT[23], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~109\, BLOCO_IF|Somador1|Add0~109, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[55]\, IF_ID|DOUT[55], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[164]\, ID_EX|DOUT[164], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~1\, BLOCO_EX|Somador2|Add0~1, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[60]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[60], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[59]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[59], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[24]~24\, BLOCO_ID|BANCO_REG|saidaB[24]~24, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[37]\, ID_EX|DOUT[37], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[88]\, EX_MEM|DOUT[88], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~63\, BLOCO_MEM|RAM1|memRAM~63, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~191\, BLOCO_MEM|RAM1|memRAM~191, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~319\, BLOCO_MEM|RAM1|memRAM~319, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~447\, BLOCO_MEM|RAM1|memRAM~447, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2087\, BLOCO_MEM|RAM1|memRAM~2087, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~95\, BLOCO_MEM|RAM1|memRAM~95, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~223\, BLOCO_MEM|RAM1|memRAM~223, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~351\, BLOCO_MEM|RAM1|memRAM~351, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~479\, BLOCO_MEM|RAM1|memRAM~479, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2088\, BLOCO_MEM|RAM1|memRAM~2088, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~127\, BLOCO_MEM|RAM1|memRAM~127, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~255\, BLOCO_MEM|RAM1|memRAM~255, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~383\, BLOCO_MEM|RAM1|memRAM~383, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~511\, BLOCO_MEM|RAM1|memRAM~511, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2089\, BLOCO_MEM|RAM1|memRAM~2089, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~159\, BLOCO_MEM|RAM1|memRAM~159, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~287\, BLOCO_MEM|RAM1|memRAM~287, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~415\, BLOCO_MEM|RAM1|memRAM~415, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~543\, BLOCO_MEM|RAM1|memRAM~543, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2090\, BLOCO_MEM|RAM1|memRAM~2090, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2091\, BLOCO_MEM|RAM1|memRAM~2091, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~575\, BLOCO_MEM|RAM1|memRAM~575, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~703\, BLOCO_MEM|RAM1|memRAM~703, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~831\, BLOCO_MEM|RAM1|memRAM~831, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~959\, BLOCO_MEM|RAM1|memRAM~959, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2092\, BLOCO_MEM|RAM1|memRAM~2092, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~607\, BLOCO_MEM|RAM1|memRAM~607, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~735\, BLOCO_MEM|RAM1|memRAM~735, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~863\, BLOCO_MEM|RAM1|memRAM~863, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~991\, BLOCO_MEM|RAM1|memRAM~991, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2093\, BLOCO_MEM|RAM1|memRAM~2093, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~639\, BLOCO_MEM|RAM1|memRAM~639, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~767\, BLOCO_MEM|RAM1|memRAM~767, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~895\, BLOCO_MEM|RAM1|memRAM~895, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1023\, BLOCO_MEM|RAM1|memRAM~1023, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2094\, BLOCO_MEM|RAM1|memRAM~2094, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~671\, BLOCO_MEM|RAM1|memRAM~671, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~799\, BLOCO_MEM|RAM1|memRAM~799, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~927\, BLOCO_MEM|RAM1|memRAM~927, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1055\, BLOCO_MEM|RAM1|memRAM~1055, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2095\, BLOCO_MEM|RAM1|memRAM~2095, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2096\, BLOCO_MEM|RAM1|memRAM~2096, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1087\, BLOCO_MEM|RAM1|memRAM~1087, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1119\, BLOCO_MEM|RAM1|memRAM~1119, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1151\, BLOCO_MEM|RAM1|memRAM~1151, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1183\, BLOCO_MEM|RAM1|memRAM~1183, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2097\, BLOCO_MEM|RAM1|memRAM~2097, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1215\, BLOCO_MEM|RAM1|memRAM~1215, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1247\, BLOCO_MEM|RAM1|memRAM~1247, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1279\, BLOCO_MEM|RAM1|memRAM~1279, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1311\, BLOCO_MEM|RAM1|memRAM~1311, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2098\, BLOCO_MEM|RAM1|memRAM~2098, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1343\, BLOCO_MEM|RAM1|memRAM~1343, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1375\, BLOCO_MEM|RAM1|memRAM~1375, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1407\, BLOCO_MEM|RAM1|memRAM~1407, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1439\, BLOCO_MEM|RAM1|memRAM~1439, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2099\, BLOCO_MEM|RAM1|memRAM~2099, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1471\, BLOCO_MEM|RAM1|memRAM~1471, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1503\, BLOCO_MEM|RAM1|memRAM~1503, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1535\, BLOCO_MEM|RAM1|memRAM~1535, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1567\, BLOCO_MEM|RAM1|memRAM~1567, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2100\, BLOCO_MEM|RAM1|memRAM~2100, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2101\, BLOCO_MEM|RAM1|memRAM~2101, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1599\, BLOCO_MEM|RAM1|memRAM~1599, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1727\, BLOCO_MEM|RAM1|memRAM~1727, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1855\, BLOCO_MEM|RAM1|memRAM~1855, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1983\, BLOCO_MEM|RAM1|memRAM~1983, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2102\, BLOCO_MEM|RAM1|memRAM~2102, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1631\, BLOCO_MEM|RAM1|memRAM~1631, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1759\, BLOCO_MEM|RAM1|memRAM~1759, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1887\, BLOCO_MEM|RAM1|memRAM~1887, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2015\, BLOCO_MEM|RAM1|memRAM~2015, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2103\, BLOCO_MEM|RAM1|memRAM~2103, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1663\, BLOCO_MEM|RAM1|memRAM~1663, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1791\, BLOCO_MEM|RAM1|memRAM~1791, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1919\, BLOCO_MEM|RAM1|memRAM~1919, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2047\, BLOCO_MEM|RAM1|memRAM~2047, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2104\, BLOCO_MEM|RAM1|memRAM~2104, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1695\, BLOCO_MEM|RAM1|memRAM~1695, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1823\, BLOCO_MEM|RAM1|memRAM~1823, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1951\, BLOCO_MEM|RAM1|memRAM~1951, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2079\, BLOCO_MEM|RAM1|memRAM~2079, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2105\, BLOCO_MEM|RAM1|memRAM~2105, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2106\, BLOCO_MEM|RAM1|memRAM~2106, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2107\, BLOCO_MEM|RAM1|memRAM~2107, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[24]~32\, BLOCO_MEM|RAM1|Dado_out[24]~32, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[56]\, MEM_WB|DOUT[56], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|Somador|cOut~1\, BLOCO_EX|ULA1|ULA24|Somador|cOut~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[69]\, ID_EX|DOUT[69], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[24]\, MEM_WB|DOUT[24], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[60]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[60], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[59]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[59], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[24]~24\, BLOCO_ID|BANCO_REG|saidaA[24]~24, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[24]~0\, MUX_JR|saida_MUX[24]~0, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[24]\, BLOCO_IF|PC_REG|DOUT[24], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~1\, BLOCO_IF|Somador1|Add0~1, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[56]\, IF_ID|DOUT[56], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[165]\, ID_EX|DOUT[165], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~5\, BLOCO_EX|Somador2|Add0~5, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[62]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[62], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[61]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[61], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[25]~25\, BLOCO_ID|BANCO_REG|saidaB[25]~25, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[38]\, ID_EX|DOUT[38], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[89]\, EX_MEM|DOUT[89], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~64\, BLOCO_MEM|RAM1|memRAM~64, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~576\, BLOCO_MEM|RAM1|memRAM~576, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1088\, BLOCO_MEM|RAM1|memRAM~1088, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1600\, BLOCO_MEM|RAM1|memRAM~1600, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2108\, BLOCO_MEM|RAM1|memRAM~2108, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~192\, BLOCO_MEM|RAM1|memRAM~192, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~704\, BLOCO_MEM|RAM1|memRAM~704, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1216\, BLOCO_MEM|RAM1|memRAM~1216, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1728\, BLOCO_MEM|RAM1|memRAM~1728, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2109\, BLOCO_MEM|RAM1|memRAM~2109, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~320\, BLOCO_MEM|RAM1|memRAM~320, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~832\, BLOCO_MEM|RAM1|memRAM~832, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1344\, BLOCO_MEM|RAM1|memRAM~1344, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1856\, BLOCO_MEM|RAM1|memRAM~1856, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2110\, BLOCO_MEM|RAM1|memRAM~2110, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~448\, BLOCO_MEM|RAM1|memRAM~448, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~960\, BLOCO_MEM|RAM1|memRAM~960, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1472\, BLOCO_MEM|RAM1|memRAM~1472, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1984\, BLOCO_MEM|RAM1|memRAM~1984, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2111\, BLOCO_MEM|RAM1|memRAM~2111, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2112\, BLOCO_MEM|RAM1|memRAM~2112, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~96\, BLOCO_MEM|RAM1|memRAM~96, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~608\, BLOCO_MEM|RAM1|memRAM~608, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1120\, BLOCO_MEM|RAM1|memRAM~1120, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1632\, BLOCO_MEM|RAM1|memRAM~1632, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2113\, BLOCO_MEM|RAM1|memRAM~2113, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~224\, BLOCO_MEM|RAM1|memRAM~224, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~736\, BLOCO_MEM|RAM1|memRAM~736, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1248\, BLOCO_MEM|RAM1|memRAM~1248, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1760\, BLOCO_MEM|RAM1|memRAM~1760, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2114\, BLOCO_MEM|RAM1|memRAM~2114, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~352\, BLOCO_MEM|RAM1|memRAM~352, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~864\, BLOCO_MEM|RAM1|memRAM~864, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1376\, BLOCO_MEM|RAM1|memRAM~1376, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1888\, BLOCO_MEM|RAM1|memRAM~1888, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2115\, BLOCO_MEM|RAM1|memRAM~2115, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~480\, BLOCO_MEM|RAM1|memRAM~480, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~992\, BLOCO_MEM|RAM1|memRAM~992, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1504\, BLOCO_MEM|RAM1|memRAM~1504, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2016\, BLOCO_MEM|RAM1|memRAM~2016, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2116\, BLOCO_MEM|RAM1|memRAM~2116, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2117\, BLOCO_MEM|RAM1|memRAM~2117, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~128\, BLOCO_MEM|RAM1|memRAM~128, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~640\, BLOCO_MEM|RAM1|memRAM~640, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1152\, BLOCO_MEM|RAM1|memRAM~1152, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1664\, BLOCO_MEM|RAM1|memRAM~1664, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2118\, BLOCO_MEM|RAM1|memRAM~2118, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~256\, BLOCO_MEM|RAM1|memRAM~256, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~768\, BLOCO_MEM|RAM1|memRAM~768, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1280\, BLOCO_MEM|RAM1|memRAM~1280, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1792\, BLOCO_MEM|RAM1|memRAM~1792, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2119\, BLOCO_MEM|RAM1|memRAM~2119, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~384\, BLOCO_MEM|RAM1|memRAM~384, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~896\, BLOCO_MEM|RAM1|memRAM~896, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1408\, BLOCO_MEM|RAM1|memRAM~1408, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1920\, BLOCO_MEM|RAM1|memRAM~1920, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2120\, BLOCO_MEM|RAM1|memRAM~2120, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~512\, BLOCO_MEM|RAM1|memRAM~512, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1024\, BLOCO_MEM|RAM1|memRAM~1024, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1536\, BLOCO_MEM|RAM1|memRAM~1536, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2048\, BLOCO_MEM|RAM1|memRAM~2048, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2121\, BLOCO_MEM|RAM1|memRAM~2121, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2122\, BLOCO_MEM|RAM1|memRAM~2122, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~160\, BLOCO_MEM|RAM1|memRAM~160, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~288\, BLOCO_MEM|RAM1|memRAM~288, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~416\, BLOCO_MEM|RAM1|memRAM~416, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~544\, BLOCO_MEM|RAM1|memRAM~544, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2123\, BLOCO_MEM|RAM1|memRAM~2123, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~672\, BLOCO_MEM|RAM1|memRAM~672, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~800\, BLOCO_MEM|RAM1|memRAM~800, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~928\, BLOCO_MEM|RAM1|memRAM~928, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1056\, BLOCO_MEM|RAM1|memRAM~1056, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2124\, BLOCO_MEM|RAM1|memRAM~2124, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1184\, BLOCO_MEM|RAM1|memRAM~1184, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1312\, BLOCO_MEM|RAM1|memRAM~1312, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1440\, BLOCO_MEM|RAM1|memRAM~1440, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1568\, BLOCO_MEM|RAM1|memRAM~1568, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2125\, BLOCO_MEM|RAM1|memRAM~2125, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1696\, BLOCO_MEM|RAM1|memRAM~1696, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1824\, BLOCO_MEM|RAM1|memRAM~1824, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1952\, BLOCO_MEM|RAM1|memRAM~1952, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2080\, BLOCO_MEM|RAM1|memRAM~2080, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2126\, BLOCO_MEM|RAM1|memRAM~2126, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2127\, BLOCO_MEM|RAM1|memRAM~2127, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2128\, BLOCO_MEM|RAM1|memRAM~2128, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[25]~33\, BLOCO_MEM|RAM1|Dado_out[25]~33, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[57]\, MEM_WB|DOUT[57], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[70]\, ID_EX|DOUT[70], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[25]\, MEM_WB|DOUT[25], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[62]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[62], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[61]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[61], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[25]~25\, BLOCO_ID|BANCO_REG|saidaA[25]~25, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[25]~1\, MUX_JR|saida_MUX[25]~1, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[25]\, BLOCO_IF|PC_REG|DOUT[25], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~5\, BLOCO_IF|Somador1|Add0~5, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[57]\, IF_ID|DOUT[57], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[166]\, ID_EX|DOUT[166], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~9\, BLOCO_EX|Somador2|Add0~9, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[26]~2\, MUX_JR|saida_MUX[26]~2, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[26]\, BLOCO_IF|PC_REG|DOUT[26], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~9\, BLOCO_IF|Somador1|Add0~9, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[64]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[64], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[63]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[63], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[26]~26\, BLOCO_ID|BANCO_REG|saidaB[26]~26, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[39]\, ID_EX|DOUT[39], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[90]\, EX_MEM|DOUT[90], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~65\, BLOCO_MEM|RAM1|memRAM~65, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~97\, BLOCO_MEM|RAM1|memRAM~97, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~129\, BLOCO_MEM|RAM1|memRAM~129, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~161\, BLOCO_MEM|RAM1|memRAM~161, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2129\, BLOCO_MEM|RAM1|memRAM~2129, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~577\, BLOCO_MEM|RAM1|memRAM~577, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~609\, BLOCO_MEM|RAM1|memRAM~609, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~641\, BLOCO_MEM|RAM1|memRAM~641, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~673\, BLOCO_MEM|RAM1|memRAM~673, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2130\, BLOCO_MEM|RAM1|memRAM~2130, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1089\, BLOCO_MEM|RAM1|memRAM~1089, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1121\, BLOCO_MEM|RAM1|memRAM~1121, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1153\, BLOCO_MEM|RAM1|memRAM~1153, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1185\, BLOCO_MEM|RAM1|memRAM~1185, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2131\, BLOCO_MEM|RAM1|memRAM~2131, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1601\, BLOCO_MEM|RAM1|memRAM~1601, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1633\, BLOCO_MEM|RAM1|memRAM~1633, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1665\, BLOCO_MEM|RAM1|memRAM~1665, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1697\, BLOCO_MEM|RAM1|memRAM~1697, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2132\, BLOCO_MEM|RAM1|memRAM~2132, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2133\, BLOCO_MEM|RAM1|memRAM~2133, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~193\, BLOCO_MEM|RAM1|memRAM~193, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~225\, BLOCO_MEM|RAM1|memRAM~225, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~257\, BLOCO_MEM|RAM1|memRAM~257, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~289\, BLOCO_MEM|RAM1|memRAM~289, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2134\, BLOCO_MEM|RAM1|memRAM~2134, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~705\, BLOCO_MEM|RAM1|memRAM~705, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~737\, BLOCO_MEM|RAM1|memRAM~737, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~769\, BLOCO_MEM|RAM1|memRAM~769, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~801\, BLOCO_MEM|RAM1|memRAM~801, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2135\, BLOCO_MEM|RAM1|memRAM~2135, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1217\, BLOCO_MEM|RAM1|memRAM~1217, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1249\, BLOCO_MEM|RAM1|memRAM~1249, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1281\, BLOCO_MEM|RAM1|memRAM~1281, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1313\, BLOCO_MEM|RAM1|memRAM~1313, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2136\, BLOCO_MEM|RAM1|memRAM~2136, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1729\, BLOCO_MEM|RAM1|memRAM~1729, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1761\, BLOCO_MEM|RAM1|memRAM~1761, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1793\, BLOCO_MEM|RAM1|memRAM~1793, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1825\, BLOCO_MEM|RAM1|memRAM~1825, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2137\, BLOCO_MEM|RAM1|memRAM~2137, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2138\, BLOCO_MEM|RAM1|memRAM~2138, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~321\, BLOCO_MEM|RAM1|memRAM~321, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~353\, BLOCO_MEM|RAM1|memRAM~353, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~385\, BLOCO_MEM|RAM1|memRAM~385, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~417\, BLOCO_MEM|RAM1|memRAM~417, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2139\, BLOCO_MEM|RAM1|memRAM~2139, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~833\, BLOCO_MEM|RAM1|memRAM~833, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~865\, BLOCO_MEM|RAM1|memRAM~865, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~897\, BLOCO_MEM|RAM1|memRAM~897, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~929\, BLOCO_MEM|RAM1|memRAM~929, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2140\, BLOCO_MEM|RAM1|memRAM~2140, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1345\, BLOCO_MEM|RAM1|memRAM~1345, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1377\, BLOCO_MEM|RAM1|memRAM~1377, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1409\, BLOCO_MEM|RAM1|memRAM~1409, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1441\, BLOCO_MEM|RAM1|memRAM~1441, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2141\, BLOCO_MEM|RAM1|memRAM~2141, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1857\, BLOCO_MEM|RAM1|memRAM~1857, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1889\, BLOCO_MEM|RAM1|memRAM~1889, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1921\, BLOCO_MEM|RAM1|memRAM~1921, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1953\, BLOCO_MEM|RAM1|memRAM~1953, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2142\, BLOCO_MEM|RAM1|memRAM~2142, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2143\, BLOCO_MEM|RAM1|memRAM~2143, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~449\, BLOCO_MEM|RAM1|memRAM~449, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~961\, BLOCO_MEM|RAM1|memRAM~961, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1473\, BLOCO_MEM|RAM1|memRAM~1473, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1985\, BLOCO_MEM|RAM1|memRAM~1985, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2144\, BLOCO_MEM|RAM1|memRAM~2144, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~481\, BLOCO_MEM|RAM1|memRAM~481, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~993\, BLOCO_MEM|RAM1|memRAM~993, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1505\, BLOCO_MEM|RAM1|memRAM~1505, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2017\, BLOCO_MEM|RAM1|memRAM~2017, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2145\, BLOCO_MEM|RAM1|memRAM~2145, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~513\, BLOCO_MEM|RAM1|memRAM~513, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1025\, BLOCO_MEM|RAM1|memRAM~1025, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1537\, BLOCO_MEM|RAM1|memRAM~1537, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2049\, BLOCO_MEM|RAM1|memRAM~2049, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2146\, BLOCO_MEM|RAM1|memRAM~2146, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~545\, BLOCO_MEM|RAM1|memRAM~545, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1057\, BLOCO_MEM|RAM1|memRAM~1057, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1569\, BLOCO_MEM|RAM1|memRAM~1569, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2081\, BLOCO_MEM|RAM1|memRAM~2081, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2147\, BLOCO_MEM|RAM1|memRAM~2147, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2148\, BLOCO_MEM|RAM1|memRAM~2148, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2149\, BLOCO_MEM|RAM1|memRAM~2149, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[26]~34\, BLOCO_MEM|RAM1|Dado_out[26]~34, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[58]\, MEM_WB|DOUT[58], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[26]\, MEM_WB|DOUT[26], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[64]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[64], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[63]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[63], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[26]~26\, BLOCO_ID|BANCO_REG|saidaA[26]~26, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[71]\, ID_EX|DOUT[71], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[59]\, IF_ID|DOUT[59], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[168]\, ID_EX|DOUT[168], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~13\, BLOCO_EX|Somador2|Add0~13, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[27]~3\, MUX_JR|saida_MUX[27]~3, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[27]\, BLOCO_IF|PC_REG|DOUT[27], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~13\, BLOCO_IF|Somador1|Add0~13, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[27]\, EX_MEM|DOUT[27], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[111]\, MEM_WB|DOUT[111], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[66]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[66], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[65]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[65], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[27]~27\, BLOCO_ID|BANCO_REG|saidaB[27]~27, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[40]\, ID_EX|DOUT[40], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[91]\, EX_MEM|DOUT[91], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~66\, BLOCO_MEM|RAM1|memRAM~66, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~194\, BLOCO_MEM|RAM1|memRAM~194, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~322\, BLOCO_MEM|RAM1|memRAM~322, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~450\, BLOCO_MEM|RAM1|memRAM~450, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2150\, BLOCO_MEM|RAM1|memRAM~2150, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~98\, BLOCO_MEM|RAM1|memRAM~98, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~226\, BLOCO_MEM|RAM1|memRAM~226, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~354\, BLOCO_MEM|RAM1|memRAM~354, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~482\, BLOCO_MEM|RAM1|memRAM~482, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2151\, BLOCO_MEM|RAM1|memRAM~2151, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~130\, BLOCO_MEM|RAM1|memRAM~130, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~258\, BLOCO_MEM|RAM1|memRAM~258, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~386\, BLOCO_MEM|RAM1|memRAM~386, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~514\, BLOCO_MEM|RAM1|memRAM~514, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2152\, BLOCO_MEM|RAM1|memRAM~2152, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~162\, BLOCO_MEM|RAM1|memRAM~162, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~290\, BLOCO_MEM|RAM1|memRAM~290, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~418\, BLOCO_MEM|RAM1|memRAM~418, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~546\, BLOCO_MEM|RAM1|memRAM~546, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2153\, BLOCO_MEM|RAM1|memRAM~2153, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2154\, BLOCO_MEM|RAM1|memRAM~2154, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~578\, BLOCO_MEM|RAM1|memRAM~578, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~706\, BLOCO_MEM|RAM1|memRAM~706, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~834\, BLOCO_MEM|RAM1|memRAM~834, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~962\, BLOCO_MEM|RAM1|memRAM~962, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2155\, BLOCO_MEM|RAM1|memRAM~2155, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~610\, BLOCO_MEM|RAM1|memRAM~610, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~738\, BLOCO_MEM|RAM1|memRAM~738, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~866\, BLOCO_MEM|RAM1|memRAM~866, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~994\, BLOCO_MEM|RAM1|memRAM~994, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2156\, BLOCO_MEM|RAM1|memRAM~2156, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~642\, BLOCO_MEM|RAM1|memRAM~642, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~770\, BLOCO_MEM|RAM1|memRAM~770, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~898\, BLOCO_MEM|RAM1|memRAM~898, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1026\, BLOCO_MEM|RAM1|memRAM~1026, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2157\, BLOCO_MEM|RAM1|memRAM~2157, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~674\, BLOCO_MEM|RAM1|memRAM~674, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~802\, BLOCO_MEM|RAM1|memRAM~802, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~930\, BLOCO_MEM|RAM1|memRAM~930, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1058\, BLOCO_MEM|RAM1|memRAM~1058, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2158\, BLOCO_MEM|RAM1|memRAM~2158, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2159\, BLOCO_MEM|RAM1|memRAM~2159, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1090\, BLOCO_MEM|RAM1|memRAM~1090, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1122\, BLOCO_MEM|RAM1|memRAM~1122, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1154\, BLOCO_MEM|RAM1|memRAM~1154, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1186\, BLOCO_MEM|RAM1|memRAM~1186, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2160\, BLOCO_MEM|RAM1|memRAM~2160, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1218\, BLOCO_MEM|RAM1|memRAM~1218, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1250\, BLOCO_MEM|RAM1|memRAM~1250, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1282\, BLOCO_MEM|RAM1|memRAM~1282, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1314\, BLOCO_MEM|RAM1|memRAM~1314, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2161\, BLOCO_MEM|RAM1|memRAM~2161, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1346\, BLOCO_MEM|RAM1|memRAM~1346, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1378\, BLOCO_MEM|RAM1|memRAM~1378, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1410\, BLOCO_MEM|RAM1|memRAM~1410, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1442\, BLOCO_MEM|RAM1|memRAM~1442, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2162\, BLOCO_MEM|RAM1|memRAM~2162, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1474\, BLOCO_MEM|RAM1|memRAM~1474, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1506\, BLOCO_MEM|RAM1|memRAM~1506, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1538\, BLOCO_MEM|RAM1|memRAM~1538, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1570\, BLOCO_MEM|RAM1|memRAM~1570, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2163\, BLOCO_MEM|RAM1|memRAM~2163, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2164\, BLOCO_MEM|RAM1|memRAM~2164, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1602\, BLOCO_MEM|RAM1|memRAM~1602, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1730\, BLOCO_MEM|RAM1|memRAM~1730, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1858\, BLOCO_MEM|RAM1|memRAM~1858, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1986\, BLOCO_MEM|RAM1|memRAM~1986, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2165\, BLOCO_MEM|RAM1|memRAM~2165, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1634\, BLOCO_MEM|RAM1|memRAM~1634, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1762\, BLOCO_MEM|RAM1|memRAM~1762, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1890\, BLOCO_MEM|RAM1|memRAM~1890, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2018\, BLOCO_MEM|RAM1|memRAM~2018, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2166\, BLOCO_MEM|RAM1|memRAM~2166, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1666\, BLOCO_MEM|RAM1|memRAM~1666, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1794\, BLOCO_MEM|RAM1|memRAM~1794, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1922\, BLOCO_MEM|RAM1|memRAM~1922, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2050\, BLOCO_MEM|RAM1|memRAM~2050, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2167\, BLOCO_MEM|RAM1|memRAM~2167, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1698\, BLOCO_MEM|RAM1|memRAM~1698, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1826\, BLOCO_MEM|RAM1|memRAM~1826, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1954\, BLOCO_MEM|RAM1|memRAM~1954, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2082\, BLOCO_MEM|RAM1|memRAM~2082, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2168\, BLOCO_MEM|RAM1|memRAM~2168, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2169\, BLOCO_MEM|RAM1|memRAM~2169, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2170\, BLOCO_MEM|RAM1|memRAM~2170, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[27]~35\, BLOCO_MEM|RAM1|Dado_out[27]~35, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[59]\, MEM_WB|DOUT[59], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA28|Somador|saida~0\, BLOCO_EX|ULA1|ULA28|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[27]\, MEM_WB|DOUT[27], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[66]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[66], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[65]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[65], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[27]~27\, BLOCO_ID|BANCO_REG|saidaA[27]~27, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[72]\, ID_EX|DOUT[72], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA28|Somador|cOut\, BLOCO_EX|ULA1|ULA28|Somador|cOut, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[60]\, IF_ID|DOUT[60], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[169]\, ID_EX|DOUT[169], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~17\, BLOCO_EX|Somador2|Add0~17, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[28]~4\, MUX_JR|saida_MUX[28]~4, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[28]\, BLOCO_IF|PC_REG|DOUT[28], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~17\, BLOCO_IF|Somador1|Add0~17, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[28]\, EX_MEM|DOUT[28], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[112]\, MEM_WB|DOUT[112], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[68]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[68], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[67]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[67], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[28]~28\, BLOCO_ID|BANCO_REG|saidaB[28]~28, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[41]\, ID_EX|DOUT[41], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[92]\, EX_MEM|DOUT[92], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~67\, BLOCO_MEM|RAM1|memRAM~67, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~579\, BLOCO_MEM|RAM1|memRAM~579, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1091\, BLOCO_MEM|RAM1|memRAM~1091, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1603\, BLOCO_MEM|RAM1|memRAM~1603, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2171\, BLOCO_MEM|RAM1|memRAM~2171, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~195\, BLOCO_MEM|RAM1|memRAM~195, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~707\, BLOCO_MEM|RAM1|memRAM~707, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1219\, BLOCO_MEM|RAM1|memRAM~1219, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1731\, BLOCO_MEM|RAM1|memRAM~1731, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2172\, BLOCO_MEM|RAM1|memRAM~2172, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~323\, BLOCO_MEM|RAM1|memRAM~323, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~835\, BLOCO_MEM|RAM1|memRAM~835, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1347\, BLOCO_MEM|RAM1|memRAM~1347, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1859\, BLOCO_MEM|RAM1|memRAM~1859, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2173\, BLOCO_MEM|RAM1|memRAM~2173, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~451\, BLOCO_MEM|RAM1|memRAM~451, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~963\, BLOCO_MEM|RAM1|memRAM~963, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1475\, BLOCO_MEM|RAM1|memRAM~1475, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1987\, BLOCO_MEM|RAM1|memRAM~1987, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2174\, BLOCO_MEM|RAM1|memRAM~2174, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2175\, BLOCO_MEM|RAM1|memRAM~2175, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~99\, BLOCO_MEM|RAM1|memRAM~99, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~611\, BLOCO_MEM|RAM1|memRAM~611, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1123\, BLOCO_MEM|RAM1|memRAM~1123, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1635\, BLOCO_MEM|RAM1|memRAM~1635, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2176\, BLOCO_MEM|RAM1|memRAM~2176, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~227\, BLOCO_MEM|RAM1|memRAM~227, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~739\, BLOCO_MEM|RAM1|memRAM~739, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1251\, BLOCO_MEM|RAM1|memRAM~1251, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1763\, BLOCO_MEM|RAM1|memRAM~1763, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2177\, BLOCO_MEM|RAM1|memRAM~2177, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~355\, BLOCO_MEM|RAM1|memRAM~355, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~867\, BLOCO_MEM|RAM1|memRAM~867, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1379\, BLOCO_MEM|RAM1|memRAM~1379, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1891\, BLOCO_MEM|RAM1|memRAM~1891, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2178\, BLOCO_MEM|RAM1|memRAM~2178, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~483\, BLOCO_MEM|RAM1|memRAM~483, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~995\, BLOCO_MEM|RAM1|memRAM~995, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1507\, BLOCO_MEM|RAM1|memRAM~1507, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2019\, BLOCO_MEM|RAM1|memRAM~2019, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2179\, BLOCO_MEM|RAM1|memRAM~2179, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2180\, BLOCO_MEM|RAM1|memRAM~2180, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~131\, BLOCO_MEM|RAM1|memRAM~131, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~643\, BLOCO_MEM|RAM1|memRAM~643, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1155\, BLOCO_MEM|RAM1|memRAM~1155, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1667\, BLOCO_MEM|RAM1|memRAM~1667, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2181\, BLOCO_MEM|RAM1|memRAM~2181, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~259\, BLOCO_MEM|RAM1|memRAM~259, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~771\, BLOCO_MEM|RAM1|memRAM~771, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1283\, BLOCO_MEM|RAM1|memRAM~1283, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1795\, BLOCO_MEM|RAM1|memRAM~1795, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2182\, BLOCO_MEM|RAM1|memRAM~2182, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~387\, BLOCO_MEM|RAM1|memRAM~387, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~899\, BLOCO_MEM|RAM1|memRAM~899, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1411\, BLOCO_MEM|RAM1|memRAM~1411, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1923\, BLOCO_MEM|RAM1|memRAM~1923, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2183\, BLOCO_MEM|RAM1|memRAM~2183, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~515\, BLOCO_MEM|RAM1|memRAM~515, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1027\, BLOCO_MEM|RAM1|memRAM~1027, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1539\, BLOCO_MEM|RAM1|memRAM~1539, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2051\, BLOCO_MEM|RAM1|memRAM~2051, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2184\, BLOCO_MEM|RAM1|memRAM~2184, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2185\, BLOCO_MEM|RAM1|memRAM~2185, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~163\, BLOCO_MEM|RAM1|memRAM~163, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~291\, BLOCO_MEM|RAM1|memRAM~291, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~419\, BLOCO_MEM|RAM1|memRAM~419, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~547\, BLOCO_MEM|RAM1|memRAM~547, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2186\, BLOCO_MEM|RAM1|memRAM~2186, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~675\, BLOCO_MEM|RAM1|memRAM~675, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~803\, BLOCO_MEM|RAM1|memRAM~803, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~931\, BLOCO_MEM|RAM1|memRAM~931, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1059\, BLOCO_MEM|RAM1|memRAM~1059, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2187\, BLOCO_MEM|RAM1|memRAM~2187, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1187\, BLOCO_MEM|RAM1|memRAM~1187, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1315\, BLOCO_MEM|RAM1|memRAM~1315, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1443\, BLOCO_MEM|RAM1|memRAM~1443, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1571\, BLOCO_MEM|RAM1|memRAM~1571, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2188\, BLOCO_MEM|RAM1|memRAM~2188, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1699\, BLOCO_MEM|RAM1|memRAM~1699, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1827\, BLOCO_MEM|RAM1|memRAM~1827, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1955\, BLOCO_MEM|RAM1|memRAM~1955, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2083\, BLOCO_MEM|RAM1|memRAM~2083, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2189\, BLOCO_MEM|RAM1|memRAM~2189, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2190\, BLOCO_MEM|RAM1|memRAM~2190, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2191\, BLOCO_MEM|RAM1|memRAM~2191, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[28]~36\, BLOCO_MEM|RAM1|Dado_out[28]~36, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[60]\, MEM_WB|DOUT[60], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[28]\, MEM_WB|DOUT[28], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[68]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[68], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[67]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[67], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[28]~28\, BLOCO_ID|BANCO_REG|saidaA[28]~28, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[73]\, ID_EX|DOUT[73], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[61]\, IF_ID|DOUT[61], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[170]\, ID_EX|DOUT[170], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~21\, BLOCO_EX|Somador2|Add0~21, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[29]~5\, MUX_JR|saida_MUX[29]~5, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[29]\, BLOCO_IF|PC_REG|DOUT[29], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~21\, BLOCO_IF|Somador1|Add0~21, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[29]\, EX_MEM|DOUT[29], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[113]\, MEM_WB|DOUT[113], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[70]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[70], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[69]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[69], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[29]~29\, BLOCO_ID|BANCO_REG|saidaB[29]~29, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[42]\, ID_EX|DOUT[42], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[93]\, EX_MEM|DOUT[93], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~68\, BLOCO_MEM|RAM1|memRAM~68, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~100\, BLOCO_MEM|RAM1|memRAM~100, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~132\, BLOCO_MEM|RAM1|memRAM~132, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~164\, BLOCO_MEM|RAM1|memRAM~164, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2192\, BLOCO_MEM|RAM1|memRAM~2192, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~580\, BLOCO_MEM|RAM1|memRAM~580, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~612\, BLOCO_MEM|RAM1|memRAM~612, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~644\, BLOCO_MEM|RAM1|memRAM~644, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~676\, BLOCO_MEM|RAM1|memRAM~676, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2193\, BLOCO_MEM|RAM1|memRAM~2193, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1092\, BLOCO_MEM|RAM1|memRAM~1092, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1124\, BLOCO_MEM|RAM1|memRAM~1124, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1156\, BLOCO_MEM|RAM1|memRAM~1156, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1188\, BLOCO_MEM|RAM1|memRAM~1188, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2194\, BLOCO_MEM|RAM1|memRAM~2194, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1604\, BLOCO_MEM|RAM1|memRAM~1604, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1636\, BLOCO_MEM|RAM1|memRAM~1636, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1668\, BLOCO_MEM|RAM1|memRAM~1668, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1700\, BLOCO_MEM|RAM1|memRAM~1700, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2195\, BLOCO_MEM|RAM1|memRAM~2195, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2196\, BLOCO_MEM|RAM1|memRAM~2196, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~196\, BLOCO_MEM|RAM1|memRAM~196, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~228\, BLOCO_MEM|RAM1|memRAM~228, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~260\, BLOCO_MEM|RAM1|memRAM~260, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~292\, BLOCO_MEM|RAM1|memRAM~292, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2197\, BLOCO_MEM|RAM1|memRAM~2197, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~708\, BLOCO_MEM|RAM1|memRAM~708, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~740\, BLOCO_MEM|RAM1|memRAM~740, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~772\, BLOCO_MEM|RAM1|memRAM~772, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~804\, BLOCO_MEM|RAM1|memRAM~804, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2198\, BLOCO_MEM|RAM1|memRAM~2198, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1220\, BLOCO_MEM|RAM1|memRAM~1220, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1252\, BLOCO_MEM|RAM1|memRAM~1252, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1284\, BLOCO_MEM|RAM1|memRAM~1284, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1316\, BLOCO_MEM|RAM1|memRAM~1316, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2199\, BLOCO_MEM|RAM1|memRAM~2199, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1732\, BLOCO_MEM|RAM1|memRAM~1732, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1764\, BLOCO_MEM|RAM1|memRAM~1764, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1796\, BLOCO_MEM|RAM1|memRAM~1796, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1828\, BLOCO_MEM|RAM1|memRAM~1828, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2200\, BLOCO_MEM|RAM1|memRAM~2200, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2201\, BLOCO_MEM|RAM1|memRAM~2201, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~324\, BLOCO_MEM|RAM1|memRAM~324, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~356\, BLOCO_MEM|RAM1|memRAM~356, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~388\, BLOCO_MEM|RAM1|memRAM~388, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~420\, BLOCO_MEM|RAM1|memRAM~420, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2202\, BLOCO_MEM|RAM1|memRAM~2202, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~836\, BLOCO_MEM|RAM1|memRAM~836, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~868\, BLOCO_MEM|RAM1|memRAM~868, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~900\, BLOCO_MEM|RAM1|memRAM~900, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~932\, BLOCO_MEM|RAM1|memRAM~932, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2203\, BLOCO_MEM|RAM1|memRAM~2203, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1348\, BLOCO_MEM|RAM1|memRAM~1348, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1380\, BLOCO_MEM|RAM1|memRAM~1380, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1412\, BLOCO_MEM|RAM1|memRAM~1412, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1444\, BLOCO_MEM|RAM1|memRAM~1444, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2204\, BLOCO_MEM|RAM1|memRAM~2204, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1860\, BLOCO_MEM|RAM1|memRAM~1860, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1892\, BLOCO_MEM|RAM1|memRAM~1892, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1924\, BLOCO_MEM|RAM1|memRAM~1924, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1956\, BLOCO_MEM|RAM1|memRAM~1956, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2205\, BLOCO_MEM|RAM1|memRAM~2205, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2206\, BLOCO_MEM|RAM1|memRAM~2206, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~452\, BLOCO_MEM|RAM1|memRAM~452, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~964\, BLOCO_MEM|RAM1|memRAM~964, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1476\, BLOCO_MEM|RAM1|memRAM~1476, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1988\, BLOCO_MEM|RAM1|memRAM~1988, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2207\, BLOCO_MEM|RAM1|memRAM~2207, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~484\, BLOCO_MEM|RAM1|memRAM~484, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~996\, BLOCO_MEM|RAM1|memRAM~996, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1508\, BLOCO_MEM|RAM1|memRAM~1508, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2020\, BLOCO_MEM|RAM1|memRAM~2020, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2208\, BLOCO_MEM|RAM1|memRAM~2208, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~516\, BLOCO_MEM|RAM1|memRAM~516, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1028\, BLOCO_MEM|RAM1|memRAM~1028, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1540\, BLOCO_MEM|RAM1|memRAM~1540, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2052\, BLOCO_MEM|RAM1|memRAM~2052, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2209\, BLOCO_MEM|RAM1|memRAM~2209, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~548\, BLOCO_MEM|RAM1|memRAM~548, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1060\, BLOCO_MEM|RAM1|memRAM~1060, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1572\, BLOCO_MEM|RAM1|memRAM~1572, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2084\, BLOCO_MEM|RAM1|memRAM~2084, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2210\, BLOCO_MEM|RAM1|memRAM~2210, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2211\, BLOCO_MEM|RAM1|memRAM~2211, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2212\, BLOCO_MEM|RAM1|memRAM~2212, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[29]~37\, BLOCO_MEM|RAM1|Dado_out[29]~37, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[61]\, MEM_WB|DOUT[61], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[29]\, MEM_WB|DOUT[29], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[70]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[70], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[69]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[69], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[29]~29\, BLOCO_ID|BANCO_REG|saidaA[29]~29, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[74]\, ID_EX|DOUT[74], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|Somador|saida~0\, BLOCO_EX|ULA1|ULA30|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[62]\, IF_ID|DOUT[62], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[171]\, ID_EX|DOUT[171], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~25\, BLOCO_EX|Somador2|Add0~25, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[30]~6\, MUX_JR|saida_MUX[30]~6, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[30]\, BLOCO_IF|PC_REG|DOUT[30], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~25\, BLOCO_IF|Somador1|Add0~25, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[30]\, EX_MEM|DOUT[30], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[114]\, MEM_WB|DOUT[114], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[72]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[72], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[71]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[71], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[30]~30\, BLOCO_ID|BANCO_REG|saidaB[30]~30, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[43]\, ID_EX|DOUT[43], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[94]\, EX_MEM|DOUT[94], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~69\, BLOCO_MEM|RAM1|memRAM~69, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~197\, BLOCO_MEM|RAM1|memRAM~197, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~325\, BLOCO_MEM|RAM1|memRAM~325, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~453\, BLOCO_MEM|RAM1|memRAM~453, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2213\, BLOCO_MEM|RAM1|memRAM~2213, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~101\, BLOCO_MEM|RAM1|memRAM~101, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~229\, BLOCO_MEM|RAM1|memRAM~229, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~357\, BLOCO_MEM|RAM1|memRAM~357, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~485\, BLOCO_MEM|RAM1|memRAM~485, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2214\, BLOCO_MEM|RAM1|memRAM~2214, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~133\, BLOCO_MEM|RAM1|memRAM~133, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~261\, BLOCO_MEM|RAM1|memRAM~261, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~389\, BLOCO_MEM|RAM1|memRAM~389, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~517\, BLOCO_MEM|RAM1|memRAM~517, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2215\, BLOCO_MEM|RAM1|memRAM~2215, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~165\, BLOCO_MEM|RAM1|memRAM~165, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~293\, BLOCO_MEM|RAM1|memRAM~293, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~421\, BLOCO_MEM|RAM1|memRAM~421, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~549\, BLOCO_MEM|RAM1|memRAM~549, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2216\, BLOCO_MEM|RAM1|memRAM~2216, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2217\, BLOCO_MEM|RAM1|memRAM~2217, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~581\, BLOCO_MEM|RAM1|memRAM~581, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~709\, BLOCO_MEM|RAM1|memRAM~709, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~837\, BLOCO_MEM|RAM1|memRAM~837, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~965\, BLOCO_MEM|RAM1|memRAM~965, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2218\, BLOCO_MEM|RAM1|memRAM~2218, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~613\, BLOCO_MEM|RAM1|memRAM~613, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~741\, BLOCO_MEM|RAM1|memRAM~741, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~869\, BLOCO_MEM|RAM1|memRAM~869, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~997\, BLOCO_MEM|RAM1|memRAM~997, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2219\, BLOCO_MEM|RAM1|memRAM~2219, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~645\, BLOCO_MEM|RAM1|memRAM~645, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~773\, BLOCO_MEM|RAM1|memRAM~773, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~901\, BLOCO_MEM|RAM1|memRAM~901, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1029\, BLOCO_MEM|RAM1|memRAM~1029, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2220\, BLOCO_MEM|RAM1|memRAM~2220, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~677\, BLOCO_MEM|RAM1|memRAM~677, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~805\, BLOCO_MEM|RAM1|memRAM~805, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~933\, BLOCO_MEM|RAM1|memRAM~933, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1061\, BLOCO_MEM|RAM1|memRAM~1061, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2221\, BLOCO_MEM|RAM1|memRAM~2221, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2222\, BLOCO_MEM|RAM1|memRAM~2222, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1093\, BLOCO_MEM|RAM1|memRAM~1093, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1125\, BLOCO_MEM|RAM1|memRAM~1125, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1157\, BLOCO_MEM|RAM1|memRAM~1157, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1189\, BLOCO_MEM|RAM1|memRAM~1189, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2223\, BLOCO_MEM|RAM1|memRAM~2223, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1221\, BLOCO_MEM|RAM1|memRAM~1221, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1253\, BLOCO_MEM|RAM1|memRAM~1253, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1285\, BLOCO_MEM|RAM1|memRAM~1285, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1317\, BLOCO_MEM|RAM1|memRAM~1317, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2224\, BLOCO_MEM|RAM1|memRAM~2224, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1349\, BLOCO_MEM|RAM1|memRAM~1349, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1381\, BLOCO_MEM|RAM1|memRAM~1381, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1413\, BLOCO_MEM|RAM1|memRAM~1413, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1445\, BLOCO_MEM|RAM1|memRAM~1445, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2225\, BLOCO_MEM|RAM1|memRAM~2225, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1477\, BLOCO_MEM|RAM1|memRAM~1477, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1509\, BLOCO_MEM|RAM1|memRAM~1509, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1541\, BLOCO_MEM|RAM1|memRAM~1541, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1573\, BLOCO_MEM|RAM1|memRAM~1573, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2226\, BLOCO_MEM|RAM1|memRAM~2226, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2227\, BLOCO_MEM|RAM1|memRAM~2227, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1605\, BLOCO_MEM|RAM1|memRAM~1605, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1733\, BLOCO_MEM|RAM1|memRAM~1733, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1861\, BLOCO_MEM|RAM1|memRAM~1861, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1989\, BLOCO_MEM|RAM1|memRAM~1989, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2228\, BLOCO_MEM|RAM1|memRAM~2228, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1637\, BLOCO_MEM|RAM1|memRAM~1637, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1765\, BLOCO_MEM|RAM1|memRAM~1765, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1893\, BLOCO_MEM|RAM1|memRAM~1893, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2021\, BLOCO_MEM|RAM1|memRAM~2021, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2229\, BLOCO_MEM|RAM1|memRAM~2229, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1669\, BLOCO_MEM|RAM1|memRAM~1669, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1797\, BLOCO_MEM|RAM1|memRAM~1797, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1925\, BLOCO_MEM|RAM1|memRAM~1925, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2053\, BLOCO_MEM|RAM1|memRAM~2053, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2230\, BLOCO_MEM|RAM1|memRAM~2230, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1701\, BLOCO_MEM|RAM1|memRAM~1701, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1829\, BLOCO_MEM|RAM1|memRAM~1829, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1957\, BLOCO_MEM|RAM1|memRAM~1957, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2085\, BLOCO_MEM|RAM1|memRAM~2085, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2231\, BLOCO_MEM|RAM1|memRAM~2231, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2232\, BLOCO_MEM|RAM1|memRAM~2232, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2233\, BLOCO_MEM|RAM1|memRAM~2233, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[30]~38\, BLOCO_MEM|RAM1|Dado_out[30]~38, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[62]\, MEM_WB|DOUT[62], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[30]\, MEM_WB|DOUT[30], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[72]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[72], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[71]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[71], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[30]~30\, BLOCO_ID|BANCO_REG|saidaA[30]~30, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[75]\, ID_EX|DOUT[75], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[63]\, IF_ID|DOUT[63], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[172]\, ID_EX|DOUT[172], projetoMIPS, 1
instance = comp, \BLOCO_EX|Somador2|Add0~29\, BLOCO_EX|Somador2|Add0~29, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[31]~7\, MUX_JR|saida_MUX[31]~7, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[31]\, BLOCO_IF|PC_REG|DOUT[31], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~29\, BLOCO_IF|Somador1|Add0~29, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[74]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[74], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[73]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[73], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[31]~31\, BLOCO_ID|BANCO_REG|saidaB[31]~31, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[44]\, ID_EX|DOUT[44], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[95]\, EX_MEM|DOUT[95], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~70\, BLOCO_MEM|RAM1|memRAM~70, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~582\, BLOCO_MEM|RAM1|memRAM~582, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1094\, BLOCO_MEM|RAM1|memRAM~1094, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1606\, BLOCO_MEM|RAM1|memRAM~1606, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2234\, BLOCO_MEM|RAM1|memRAM~2234, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~198\, BLOCO_MEM|RAM1|memRAM~198, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~710\, BLOCO_MEM|RAM1|memRAM~710, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1222\, BLOCO_MEM|RAM1|memRAM~1222, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1734\, BLOCO_MEM|RAM1|memRAM~1734, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2235\, BLOCO_MEM|RAM1|memRAM~2235, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~326\, BLOCO_MEM|RAM1|memRAM~326, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~838\, BLOCO_MEM|RAM1|memRAM~838, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1350\, BLOCO_MEM|RAM1|memRAM~1350, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1862\, BLOCO_MEM|RAM1|memRAM~1862, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2236\, BLOCO_MEM|RAM1|memRAM~2236, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~454\, BLOCO_MEM|RAM1|memRAM~454, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~966\, BLOCO_MEM|RAM1|memRAM~966, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1478\, BLOCO_MEM|RAM1|memRAM~1478, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1990\, BLOCO_MEM|RAM1|memRAM~1990, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2237\, BLOCO_MEM|RAM1|memRAM~2237, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2238\, BLOCO_MEM|RAM1|memRAM~2238, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~102\, BLOCO_MEM|RAM1|memRAM~102, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~614\, BLOCO_MEM|RAM1|memRAM~614, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1126\, BLOCO_MEM|RAM1|memRAM~1126, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1638\, BLOCO_MEM|RAM1|memRAM~1638, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2239\, BLOCO_MEM|RAM1|memRAM~2239, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~230\, BLOCO_MEM|RAM1|memRAM~230, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~742\, BLOCO_MEM|RAM1|memRAM~742, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1254\, BLOCO_MEM|RAM1|memRAM~1254, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1766\, BLOCO_MEM|RAM1|memRAM~1766, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2240\, BLOCO_MEM|RAM1|memRAM~2240, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~358\, BLOCO_MEM|RAM1|memRAM~358, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~870\, BLOCO_MEM|RAM1|memRAM~870, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1382\, BLOCO_MEM|RAM1|memRAM~1382, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1894\, BLOCO_MEM|RAM1|memRAM~1894, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2241\, BLOCO_MEM|RAM1|memRAM~2241, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~486\, BLOCO_MEM|RAM1|memRAM~486, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~998\, BLOCO_MEM|RAM1|memRAM~998, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1510\, BLOCO_MEM|RAM1|memRAM~1510, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2022\, BLOCO_MEM|RAM1|memRAM~2022, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2242\, BLOCO_MEM|RAM1|memRAM~2242, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2243\, BLOCO_MEM|RAM1|memRAM~2243, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~134\, BLOCO_MEM|RAM1|memRAM~134, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~646\, BLOCO_MEM|RAM1|memRAM~646, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1158\, BLOCO_MEM|RAM1|memRAM~1158, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1670\, BLOCO_MEM|RAM1|memRAM~1670, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2244\, BLOCO_MEM|RAM1|memRAM~2244, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~262\, BLOCO_MEM|RAM1|memRAM~262, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~774\, BLOCO_MEM|RAM1|memRAM~774, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1286\, BLOCO_MEM|RAM1|memRAM~1286, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1798\, BLOCO_MEM|RAM1|memRAM~1798, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2245\, BLOCO_MEM|RAM1|memRAM~2245, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~390\, BLOCO_MEM|RAM1|memRAM~390, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~902\, BLOCO_MEM|RAM1|memRAM~902, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1414\, BLOCO_MEM|RAM1|memRAM~1414, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1926\, BLOCO_MEM|RAM1|memRAM~1926, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2246\, BLOCO_MEM|RAM1|memRAM~2246, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~518\, BLOCO_MEM|RAM1|memRAM~518, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1030\, BLOCO_MEM|RAM1|memRAM~1030, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1542\, BLOCO_MEM|RAM1|memRAM~1542, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2054\, BLOCO_MEM|RAM1|memRAM~2054, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2247\, BLOCO_MEM|RAM1|memRAM~2247, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2248\, BLOCO_MEM|RAM1|memRAM~2248, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~166\, BLOCO_MEM|RAM1|memRAM~166, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~294\, BLOCO_MEM|RAM1|memRAM~294, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~422\, BLOCO_MEM|RAM1|memRAM~422, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~550\, BLOCO_MEM|RAM1|memRAM~550, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2249\, BLOCO_MEM|RAM1|memRAM~2249, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~678\, BLOCO_MEM|RAM1|memRAM~678, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~806\, BLOCO_MEM|RAM1|memRAM~806, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~934\, BLOCO_MEM|RAM1|memRAM~934, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1062\, BLOCO_MEM|RAM1|memRAM~1062, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2250\, BLOCO_MEM|RAM1|memRAM~2250, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1190\, BLOCO_MEM|RAM1|memRAM~1190, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1318\, BLOCO_MEM|RAM1|memRAM~1318, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1446\, BLOCO_MEM|RAM1|memRAM~1446, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1574\, BLOCO_MEM|RAM1|memRAM~1574, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2251\, BLOCO_MEM|RAM1|memRAM~2251, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1702\, BLOCO_MEM|RAM1|memRAM~1702, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1830\, BLOCO_MEM|RAM1|memRAM~1830, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1958\, BLOCO_MEM|RAM1|memRAM~1958, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2086\, BLOCO_MEM|RAM1|memRAM~2086, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2252\, BLOCO_MEM|RAM1|memRAM~2252, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2253\, BLOCO_MEM|RAM1|memRAM~2253, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2254\, BLOCO_MEM|RAM1|memRAM~2254, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[31]~39\, BLOCO_MEM|RAM1|Dado_out[31]~39, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[63]\, MEM_WB|DOUT[63], projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[31]\, MEM_WB|DOUT[31], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[74]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[74], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[73]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[73], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[31]~31\, BLOCO_ID|BANCO_REG|saidaA[31]~31, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[76]\, ID_EX|DOUT[76], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA32|Somador|saida~0\, BLOCO_EX|ULA1|ULA32|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~7\, BLOCO_EX|ULA1|Equal0~7, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~8\, BLOCO_EX|ULA1|Equal0~8, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~9\, BLOCO_EX|ULA1|Equal0~9, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~0\, BLOCO_EX|ULA1|Equal0~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~1\, BLOCO_EX|ULA1|Equal0~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~2\, BLOCO_EX|ULA1|Equal0~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~3\, BLOCO_EX|ULA1|Equal0~3, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~4\, BLOCO_EX|ULA1|Equal0~4, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~5\, BLOCO_EX|ULA1|Equal0~5, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|Equal0~6\, BLOCO_EX|ULA1|Equal0~6, projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[96]\, EX_MEM|DOUT[96], projetoMIPS, 1
instance = comp, \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0\, BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[78]~0\, MEM_WB|DOUT[78]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[78]\, MEM_WB|DOUT[78], projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[0]~2\, BLOCO_IF|PC_REG|DOUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[1]\, BLOCO_IF|PC_REG|DOUT[1], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[14]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[14], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[13]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[13], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[1]~1\, BLOCO_ID|BANCO_REG|saidaA[1]~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[46]\, ID_EX|DOUT[46], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA4|Somador|saida~0\, BLOCO_EX|ULA1|ULA4|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA4|Somador|cOut~0\, BLOCO_EX|ULA1|ULA4|Somador|cOut~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA6|Somador|cOut\, BLOCO_EX|ULA1|ULA6|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|Somador|saida~0\, BLOCO_EX|ULA1|ULA9|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA9|Somador|cOut~0\, BLOCO_EX|ULA1|ULA9|Somador|cOut~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA11|Somador|cOut\, BLOCO_EX|ULA1|ULA11|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|Somador|saida~0\, BLOCO_EX|ULA1|ULA14|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA14|Somador|cOut~0\, BLOCO_EX|ULA1|ULA14|Somador|cOut~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA16|Somador|cOut\, BLOCO_EX|ULA1|ULA16|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA19|Somador|saida~0\, BLOCO_EX|ULA1|ULA19|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA19|Somador|cOut~0\, BLOCO_EX|ULA1|ULA19|Somador|cOut~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA21|Somador|cOut\, BLOCO_EX|ULA1|ULA21|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|Somador|saida~0\, BLOCO_EX|ULA1|ULA24|Somador|saida~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA24|Somador|cOut~0\, BLOCO_EX|ULA1|ULA24|Somador|cOut~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA26|Somador|cOut\, BLOCO_EX|ULA1|ULA26|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|Somador|cOut~0\, BLOCO_EX|ULA1|ULA30|Somador|cOut~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|Somador|cOut~1\, BLOCO_EX|ULA1|ULA30|Somador|cOut~1, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA30|Somador|cOut\, BLOCO_EX|ULA1|ULA30|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA1|InverterOuNao|saida_MUX[0]~0\, BLOCO_EX|ULA1|ULA1|InverterOuNao|saida_MUX[0]~0, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2\, BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1\, BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[0]\, MEM_WB|DOUT[0], projetoMIPS, 1
instance = comp, \IF_ID|DOUT[32]\, IF_ID|DOUT[32], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[141]\, ID_EX|DOUT[141], projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[0]~8\, MUX_JR|saida_MUX[0]~8, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[0]\, BLOCO_IF|PC_REG|DOUT[0], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[12]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[12], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[11]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[11], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[0]~0\, BLOCO_ID|BANCO_REG|saidaA[0]~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[45]\, ID_EX|DOUT[45], projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA1|Somador|cOut\, BLOCO_EX|ULA1|ULA1|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA2|Somador|cOut\, BLOCO_EX|ULA1|ULA2|Somador|cOut, projetoMIPS, 1
instance = comp, \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0\, BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[2]\, MEM_WB|DOUT[2], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[66]\, EX_MEM|DOUT[66], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~41\, BLOCO_MEM|RAM1|memRAM~41, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~73\, BLOCO_MEM|RAM1|memRAM~73, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~105\, BLOCO_MEM|RAM1|memRAM~105, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~137\, BLOCO_MEM|RAM1|memRAM~137, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2318\, BLOCO_MEM|RAM1|memRAM~2318, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~553\, BLOCO_MEM|RAM1|memRAM~553, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~585\, BLOCO_MEM|RAM1|memRAM~585, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~617\, BLOCO_MEM|RAM1|memRAM~617, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~649\, BLOCO_MEM|RAM1|memRAM~649, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2319\, BLOCO_MEM|RAM1|memRAM~2319, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1065\, BLOCO_MEM|RAM1|memRAM~1065, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1097\, BLOCO_MEM|RAM1|memRAM~1097, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1129\, BLOCO_MEM|RAM1|memRAM~1129, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1161\, BLOCO_MEM|RAM1|memRAM~1161, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2320\, BLOCO_MEM|RAM1|memRAM~2320, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1577\, BLOCO_MEM|RAM1|memRAM~1577, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1609\, BLOCO_MEM|RAM1|memRAM~1609, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1641\, BLOCO_MEM|RAM1|memRAM~1641, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1673\, BLOCO_MEM|RAM1|memRAM~1673, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2321\, BLOCO_MEM|RAM1|memRAM~2321, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2322\, BLOCO_MEM|RAM1|memRAM~2322, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~169\, BLOCO_MEM|RAM1|memRAM~169, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~201\, BLOCO_MEM|RAM1|memRAM~201, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~233\, BLOCO_MEM|RAM1|memRAM~233, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~265\, BLOCO_MEM|RAM1|memRAM~265, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2323\, BLOCO_MEM|RAM1|memRAM~2323, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~681\, BLOCO_MEM|RAM1|memRAM~681, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~713\, BLOCO_MEM|RAM1|memRAM~713, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~745\, BLOCO_MEM|RAM1|memRAM~745, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~777\, BLOCO_MEM|RAM1|memRAM~777, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2324\, BLOCO_MEM|RAM1|memRAM~2324, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1193\, BLOCO_MEM|RAM1|memRAM~1193, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1225\, BLOCO_MEM|RAM1|memRAM~1225, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1257\, BLOCO_MEM|RAM1|memRAM~1257, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1289\, BLOCO_MEM|RAM1|memRAM~1289, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2325\, BLOCO_MEM|RAM1|memRAM~2325, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1705\, BLOCO_MEM|RAM1|memRAM~1705, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1737\, BLOCO_MEM|RAM1|memRAM~1737, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1769\, BLOCO_MEM|RAM1|memRAM~1769, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1801\, BLOCO_MEM|RAM1|memRAM~1801, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2326\, BLOCO_MEM|RAM1|memRAM~2326, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2327\, BLOCO_MEM|RAM1|memRAM~2327, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~297\, BLOCO_MEM|RAM1|memRAM~297, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~809\, BLOCO_MEM|RAM1|memRAM~809, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1321\, BLOCO_MEM|RAM1|memRAM~1321, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1833\, BLOCO_MEM|RAM1|memRAM~1833, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2328\, BLOCO_MEM|RAM1|memRAM~2328, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~329\, BLOCO_MEM|RAM1|memRAM~329, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~841\, BLOCO_MEM|RAM1|memRAM~841, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1353\, BLOCO_MEM|RAM1|memRAM~1353, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1865\, BLOCO_MEM|RAM1|memRAM~1865, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2329\, BLOCO_MEM|RAM1|memRAM~2329, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~361\, BLOCO_MEM|RAM1|memRAM~361, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~873\, BLOCO_MEM|RAM1|memRAM~873, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1385\, BLOCO_MEM|RAM1|memRAM~1385, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1897\, BLOCO_MEM|RAM1|memRAM~1897, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2330\, BLOCO_MEM|RAM1|memRAM~2330, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~393\, BLOCO_MEM|RAM1|memRAM~393, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~905\, BLOCO_MEM|RAM1|memRAM~905, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1417\, BLOCO_MEM|RAM1|memRAM~1417, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1929\, BLOCO_MEM|RAM1|memRAM~1929, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2331\, BLOCO_MEM|RAM1|memRAM~2331, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2332\, BLOCO_MEM|RAM1|memRAM~2332, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~425\, BLOCO_MEM|RAM1|memRAM~425, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~457\, BLOCO_MEM|RAM1|memRAM~457, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~489\, BLOCO_MEM|RAM1|memRAM~489, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~521\, BLOCO_MEM|RAM1|memRAM~521, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2333\, BLOCO_MEM|RAM1|memRAM~2333, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~937\, BLOCO_MEM|RAM1|memRAM~937, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~969\, BLOCO_MEM|RAM1|memRAM~969, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1001\, BLOCO_MEM|RAM1|memRAM~1001, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1033\, BLOCO_MEM|RAM1|memRAM~1033, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2334\, BLOCO_MEM|RAM1|memRAM~2334, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1449\, BLOCO_MEM|RAM1|memRAM~1449, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1481\, BLOCO_MEM|RAM1|memRAM~1481, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1513\, BLOCO_MEM|RAM1|memRAM~1513, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1545\, BLOCO_MEM|RAM1|memRAM~1545, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2335\, BLOCO_MEM|RAM1|memRAM~2335, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1961\, BLOCO_MEM|RAM1|memRAM~1961, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1993\, BLOCO_MEM|RAM1|memRAM~1993, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2025\, BLOCO_MEM|RAM1|memRAM~2025, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2057\, BLOCO_MEM|RAM1|memRAM~2057, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2336\, BLOCO_MEM|RAM1|memRAM~2336, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2337\, BLOCO_MEM|RAM1|memRAM~2337, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2338\, BLOCO_MEM|RAM1|memRAM~2338, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|Dado_out[2]~43\, BLOCO_MEM|RAM1|Dado_out[2]~43, projetoMIPS, 1
instance = comp, \MEM_WB|DOUT[34]\, MEM_WB|DOUT[34], projetoMIPS, 1
instance = comp, \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11\, BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2\, BLOCO_ID|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[16]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[16], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[15]\, BLOCO_ID|BANCO_REG|registrador_rtl_1_bypass[15], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaA[2]~2\, BLOCO_ID|BANCO_REG|saidaA[2]~2, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[2]~11\, MUX_JR|saida_MUX[2]~11, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[2]\, BLOCO_IF|PC_REG|DOUT[2], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~33\, BLOCO_IF|Somador1|Add0~33, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[3]~9\, MUX_JR|saida_MUX[3]~9, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[3]\, BLOCO_IF|PC_REG|DOUT[3], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~41\, BLOCO_IF|Somador1|Add0~41, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[4]~12\, MUX_JR|saida_MUX[4]~12, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[4]\, BLOCO_IF|PC_REG|DOUT[4], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~49\, BLOCO_IF|Somador1|Add0~49, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[5]~14\, MUX_JR|saida_MUX[5]~14, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[5]\, BLOCO_IF|PC_REG|DOUT[5], projetoMIPS, 1
instance = comp, \BLOCO_IF|Somador1|Add0~53\, BLOCO_IF|Somador1|Add0~53, projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[6]~15\, MUX_JR|saida_MUX[6]~15, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[6]\, BLOCO_IF|PC_REG|DOUT[6], projetoMIPS, 1
instance = comp, \MUX_JR|saida_MUX[7]~13\, MUX_JR|saida_MUX[7]~13, projetoMIPS, 1
instance = comp, \BLOCO_IF|PC_REG|DOUT[7]\, BLOCO_IF|PC_REG|DOUT[7], projetoMIPS, 1
instance = comp, \BLOCO_IF|ROM1|memROM~2\, BLOCO_IF|ROM1|memROM~2, projetoMIPS, 1
instance = comp, \IF_ID|DOUT[31]\, IF_ID|DOUT[31], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[8]~10\, BLOCO_ID|decoderInstru1|OUTPUT[8]~10, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0\, BLOCO_ID|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0, projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[12]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[12], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[11]\, BLOCO_ID|BANCO_REG|registrador_rtl_0_bypass[11], projetoMIPS, 1
instance = comp, \BLOCO_ID|BANCO_REG|saidaB[0]~0\, BLOCO_ID|BANCO_REG|saidaB[0]~0, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[13]\, ID_EX|DOUT[13], projetoMIPS, 1
instance = comp, \EX_MEM|DOUT[64]\, EX_MEM|DOUT[64], projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~39\, BLOCO_MEM|RAM1|memRAM~39, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~71\, BLOCO_MEM|RAM1|memRAM~71, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~103\, BLOCO_MEM|RAM1|memRAM~103, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~135\, BLOCO_MEM|RAM1|memRAM~135, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2255\, BLOCO_MEM|RAM1|memRAM~2255, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~167\, BLOCO_MEM|RAM1|memRAM~167, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~199\, BLOCO_MEM|RAM1|memRAM~199, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~231\, BLOCO_MEM|RAM1|memRAM~231, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~263\, BLOCO_MEM|RAM1|memRAM~263, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2256\, BLOCO_MEM|RAM1|memRAM~2256, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~295\, BLOCO_MEM|RAM1|memRAM~295, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~327\, BLOCO_MEM|RAM1|memRAM~327, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~359\, BLOCO_MEM|RAM1|memRAM~359, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~391\, BLOCO_MEM|RAM1|memRAM~391, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2257\, BLOCO_MEM|RAM1|memRAM~2257, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~423\, BLOCO_MEM|RAM1|memRAM~423, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~455\, BLOCO_MEM|RAM1|memRAM~455, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~487\, BLOCO_MEM|RAM1|memRAM~487, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~519\, BLOCO_MEM|RAM1|memRAM~519, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2258\, BLOCO_MEM|RAM1|memRAM~2258, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2259\, BLOCO_MEM|RAM1|memRAM~2259, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~551\, BLOCO_MEM|RAM1|memRAM~551, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~583\, BLOCO_MEM|RAM1|memRAM~583, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~615\, BLOCO_MEM|RAM1|memRAM~615, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~647\, BLOCO_MEM|RAM1|memRAM~647, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2260\, BLOCO_MEM|RAM1|memRAM~2260, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~679\, BLOCO_MEM|RAM1|memRAM~679, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~711\, BLOCO_MEM|RAM1|memRAM~711, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~743\, BLOCO_MEM|RAM1|memRAM~743, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~775\, BLOCO_MEM|RAM1|memRAM~775, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2261\, BLOCO_MEM|RAM1|memRAM~2261, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~807\, BLOCO_MEM|RAM1|memRAM~807, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~839\, BLOCO_MEM|RAM1|memRAM~839, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~871\, BLOCO_MEM|RAM1|memRAM~871, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~903\, BLOCO_MEM|RAM1|memRAM~903, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2262\, BLOCO_MEM|RAM1|memRAM~2262, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~935\, BLOCO_MEM|RAM1|memRAM~935, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~967\, BLOCO_MEM|RAM1|memRAM~967, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~999\, BLOCO_MEM|RAM1|memRAM~999, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1031\, BLOCO_MEM|RAM1|memRAM~1031, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2263\, BLOCO_MEM|RAM1|memRAM~2263, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2264\, BLOCO_MEM|RAM1|memRAM~2264, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1063\, BLOCO_MEM|RAM1|memRAM~1063, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1191\, BLOCO_MEM|RAM1|memRAM~1191, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1319\, BLOCO_MEM|RAM1|memRAM~1319, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1447\, BLOCO_MEM|RAM1|memRAM~1447, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2265\, BLOCO_MEM|RAM1|memRAM~2265, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1095\, BLOCO_MEM|RAM1|memRAM~1095, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1223\, BLOCO_MEM|RAM1|memRAM~1223, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1351\, BLOCO_MEM|RAM1|memRAM~1351, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1479\, BLOCO_MEM|RAM1|memRAM~1479, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2266\, BLOCO_MEM|RAM1|memRAM~2266, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1127\, BLOCO_MEM|RAM1|memRAM~1127, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1255\, BLOCO_MEM|RAM1|memRAM~1255, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1383\, BLOCO_MEM|RAM1|memRAM~1383, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1511\, BLOCO_MEM|RAM1|memRAM~1511, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2267\, BLOCO_MEM|RAM1|memRAM~2267, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1159\, BLOCO_MEM|RAM1|memRAM~1159, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1287\, BLOCO_MEM|RAM1|memRAM~1287, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1415\, BLOCO_MEM|RAM1|memRAM~1415, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1543\, BLOCO_MEM|RAM1|memRAM~1543, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2268\, BLOCO_MEM|RAM1|memRAM~2268, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2269\, BLOCO_MEM|RAM1|memRAM~2269, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1575\, BLOCO_MEM|RAM1|memRAM~1575, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1607\, BLOCO_MEM|RAM1|memRAM~1607, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1639\, BLOCO_MEM|RAM1|memRAM~1639, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1671\, BLOCO_MEM|RAM1|memRAM~1671, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2270\, BLOCO_MEM|RAM1|memRAM~2270, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1703\, BLOCO_MEM|RAM1|memRAM~1703, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1735\, BLOCO_MEM|RAM1|memRAM~1735, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1767\, BLOCO_MEM|RAM1|memRAM~1767, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1799\, BLOCO_MEM|RAM1|memRAM~1799, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2271\, BLOCO_MEM|RAM1|memRAM~2271, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1831\, BLOCO_MEM|RAM1|memRAM~1831, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1863\, BLOCO_MEM|RAM1|memRAM~1863, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1895\, BLOCO_MEM|RAM1|memRAM~1895, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1927\, BLOCO_MEM|RAM1|memRAM~1927, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2272\, BLOCO_MEM|RAM1|memRAM~2272, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1959\, BLOCO_MEM|RAM1|memRAM~1959, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~1991\, BLOCO_MEM|RAM1|memRAM~1991, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2023\, BLOCO_MEM|RAM1|memRAM~2023, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2055\, BLOCO_MEM|RAM1|memRAM~2055, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2273\, BLOCO_MEM|RAM1|memRAM~2273, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2274\, BLOCO_MEM|RAM1|memRAM~2274, projetoMIPS, 1
instance = comp, \BLOCO_MEM|RAM1|memRAM~2275\, BLOCO_MEM|RAM1|memRAM~2275, projetoMIPS, 1
instance = comp, \SW[0]~input\, SW[0]~input, projetoMIPS, 1
instance = comp, \SW[1]~input\, SW[1]~input, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[24]~0\, MUX_INFO|MUX_OUT[24]~0, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[25]~1\, MUX_INFO|MUX_OUT[25]~1, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[26]~2\, MUX_INFO|MUX_OUT[26]~2, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[27]~3\, MUX_INFO|MUX_OUT[27]~3, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[28]~4\, MUX_INFO|MUX_OUT[28]~4, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[29]~5\, MUX_INFO|MUX_OUT[29]~5, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[30]~6\, MUX_INFO|MUX_OUT[30]~6, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[31]~7\, MUX_INFO|MUX_OUT[31]~7, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[181]\, ID_EX|DOUT[181], projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[0]~8\, MUX_INFO|MUX_OUT[0]~8, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[3]~9\, MUX_INFO|MUX_OUT[3]~9, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[1]~10\, MUX_INFO|MUX_OUT[1]~10, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[2]~11\, MUX_INFO|MUX_OUT[2]~11, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[0]~0\, HEX_0|HEX|rascSaida7seg[0]~0, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[1]~1\, HEX_0|HEX|rascSaida7seg[1]~1, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[2]~2\, HEX_0|HEX|rascSaida7seg[2]~2, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[3]~3\, HEX_0|HEX|rascSaida7seg[3]~3, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[4]~4\, HEX_0|HEX|rascSaida7seg[4]~4, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[5]~5\, HEX_0|HEX|rascSaida7seg[5]~5, projetoMIPS, 1
instance = comp, \HEX_0|HEX|rascSaida7seg[6]~6\, HEX_0|HEX|rascSaida7seg[6]~6, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[4]~12\, MUX_INFO|MUX_OUT[4]~12, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[7]~13\, MUX_INFO|MUX_OUT[7]~13, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[5]~14\, MUX_INFO|MUX_OUT[5]~14, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[6]~15\, MUX_INFO|MUX_OUT[6]~15, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[0]~0\, HEX_1|HEX|rascSaida7seg[0]~0, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[1]~1\, HEX_1|HEX|rascSaida7seg[1]~1, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[2]~2\, HEX_1|HEX|rascSaida7seg[2]~2, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[3]~3\, HEX_1|HEX|rascSaida7seg[3]~3, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[4]~4\, HEX_1|HEX|rascSaida7seg[4]~4, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[5]~5\, HEX_1|HEX|rascSaida7seg[5]~5, projetoMIPS, 1
instance = comp, \HEX_1|HEX|rascSaida7seg[6]~6\, HEX_1|HEX|rascSaida7seg[6]~6, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[8]~16\, MUX_INFO|MUX_OUT[8]~16, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[11]~17\, MUX_INFO|MUX_OUT[11]~17, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[9]~18\, MUX_INFO|MUX_OUT[9]~18, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[10]~19\, MUX_INFO|MUX_OUT[10]~19, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[0]~0\, HEX_2|HEX|rascSaida7seg[0]~0, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[1]~1\, HEX_2|HEX|rascSaida7seg[1]~1, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[2]~2\, HEX_2|HEX|rascSaida7seg[2]~2, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[3]~3\, HEX_2|HEX|rascSaida7seg[3]~3, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[4]~4\, HEX_2|HEX|rascSaida7seg[4]~4, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[5]~5\, HEX_2|HEX|rascSaida7seg[5]~5, projetoMIPS, 1
instance = comp, \HEX_2|HEX|rascSaida7seg[6]~6\, HEX_2|HEX|rascSaida7seg[6]~6, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[12]~20\, MUX_INFO|MUX_OUT[12]~20, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[15]~21\, MUX_INFO|MUX_OUT[15]~21, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[13]~22\, MUX_INFO|MUX_OUT[13]~22, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[14]~23\, MUX_INFO|MUX_OUT[14]~23, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[0]~0\, HEX_3|HEX|rascSaida7seg[0]~0, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[1]~1\, HEX_3|HEX|rascSaida7seg[1]~1, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[2]~2\, HEX_3|HEX|rascSaida7seg[2]~2, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[3]~3\, HEX_3|HEX|rascSaida7seg[3]~3, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[4]~4\, HEX_3|HEX|rascSaida7seg[4]~4, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[5]~5\, HEX_3|HEX|rascSaida7seg[5]~5, projetoMIPS, 1
instance = comp, \HEX_3|HEX|rascSaida7seg[6]~6\, HEX_3|HEX|rascSaida7seg[6]~6, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[16]~24\, MUX_INFO|MUX_OUT[16]~24, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[19]~25\, MUX_INFO|MUX_OUT[19]~25, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[17]~26\, MUX_INFO|MUX_OUT[17]~26, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[18]~27\, MUX_INFO|MUX_OUT[18]~27, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[0]~0\, HEX_4|HEX|rascSaida7seg[0]~0, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[1]~1\, HEX_4|HEX|rascSaida7seg[1]~1, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[2]~2\, HEX_4|HEX|rascSaida7seg[2]~2, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[3]~3\, HEX_4|HEX|rascSaida7seg[3]~3, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[4]~4\, HEX_4|HEX|rascSaida7seg[4]~4, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[5]~5\, HEX_4|HEX|rascSaida7seg[5]~5, projetoMIPS, 1
instance = comp, \HEX_4|HEX|rascSaida7seg[6]~6\, HEX_4|HEX|rascSaida7seg[6]~6, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[20]~28\, MUX_INFO|MUX_OUT[20]~28, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[23]~29\, MUX_INFO|MUX_OUT[23]~29, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[21]~30\, MUX_INFO|MUX_OUT[21]~30, projetoMIPS, 1
instance = comp, \MUX_INFO|MUX_OUT[22]~31\, MUX_INFO|MUX_OUT[22]~31, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[0]~0\, HEX_5|HEX|rascSaida7seg[0]~0, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[1]~1\, HEX_5|HEX|rascSaida7seg[1]~1, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[2]~2\, HEX_5|HEX|rascSaida7seg[2]~2, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[3]~3\, HEX_5|HEX|rascSaida7seg[3]~3, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[4]~4\, HEX_5|HEX|rascSaida7seg[4]~4, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[5]~5\, HEX_5|HEX|rascSaida7seg[5]~5, projetoMIPS, 1
instance = comp, \HEX_5|HEX|rascSaida7seg[6]~6\, HEX_5|HEX|rascSaida7seg[6]~6, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderOPCODE|Equal6~1\, BLOCO_ID|decoderOPCODE|Equal6~1, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[175]\, ID_EX|DOUT[175], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[179]\, ID_EX|DOUT[179], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT~13\, BLOCO_ID|decoderInstru1|OUTPUT~13, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[182]\, ID_EX|DOUT[182], projetoMIPS, 1
instance = comp, \ID_EX|DOUT[185]\, ID_EX|DOUT[185], projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[6]~14\, BLOCO_ID|decoderInstru1|OUTPUT[6]~14, projetoMIPS, 1
instance = comp, \BLOCO_ID|decoderInstru1|OUTPUT[13]~15\, BLOCO_ID|decoderInstru1|OUTPUT[13]~15, projetoMIPS, 1
instance = comp, \ID_EX|DOUT[186]\, ID_EX|DOUT[186], projetoMIPS, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, projetoMIPS, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, projetoMIPS, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, projetoMIPS, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, projetoMIPS, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, projetoMIPS, 1
instance = comp, \SW[2]~input\, SW[2]~input, projetoMIPS, 1
instance = comp, \SW[3]~input\, SW[3]~input, projetoMIPS, 1
instance = comp, \SW[4]~input\, SW[4]~input, projetoMIPS, 1
instance = comp, \SW[5]~input\, SW[5]~input, projetoMIPS, 1
instance = comp, \SW[6]~input\, SW[6]~input, projetoMIPS, 1
instance = comp, \SW[7]~input\, SW[7]~input, projetoMIPS, 1
instance = comp, \SW[8]~input\, SW[8]~input, projetoMIPS, 1
instance = comp, \SW[9]~input\, SW[9]~input, projetoMIPS, 1
