/* This module simulates a basic register with load, input, and output functionality */

module register (clk, reset, load, d, q);

input clk, reset, load, d;
output q;

reg q;

/* synchronous reset condition */
always @(posedge clk or negedge reset) begin
    if(!reset) begin
        q <= 0;
    end else begin
  	/* if load signal is on, load the input data to the register */
        if(load) begin
            q <= d;
        end
    end
end

endmodule