# gf180mcu_ic_1x0p5_sram_u8b9k Memory Map

## Overview

| Parameter | Value |
|-----------|-------|
| Total Capacity | 9216 words |
| Data Width | 8 bits |
| Address Width | 14 bits |
| Address Range | 0x0000 - 0x23FF |

## Memory Organization

The memory consists of 18 SRAM macros, each providing
512 x 8-bit storage.

### SRAM Block Map

| Block | SRAM Index | Start Address | End Address | Size |
|-------|------------|---------------|-------------|------|
| SRAM 0 | 0 | 0x0000 | 0x01FF | 512 words |
| SRAM 1 | 1 | 0x0200 | 0x03FF | 512 words |
| SRAM 2 | 2 | 0x0400 | 0x05FF | 512 words |
| SRAM 3 | 3 | 0x0600 | 0x07FF | 512 words |
| SRAM 4 | 4 | 0x0800 | 0x09FF | 512 words |
| SRAM 5 | 5 | 0x0A00 | 0x0BFF | 512 words |
| SRAM 6 | 6 | 0x0C00 | 0x0DFF | 512 words |
| SRAM 7 | 7 | 0x0E00 | 0x0FFF | 512 words |
| SRAM 8 | 8 | 0x1000 | 0x11FF | 512 words |
| SRAM 9 | 9 | 0x1200 | 0x13FF | 512 words |
| SRAM 10 | 10 | 0x1400 | 0x15FF | 512 words |
| SRAM 11 | 11 | 0x1600 | 0x17FF | 512 words |
| SRAM 12 | 12 | 0x1800 | 0x19FF | 512 words |
| SRAM 13 | 13 | 0x1A00 | 0x1BFF | 512 words |
| SRAM 14 | 14 | 0x1C00 | 0x1DFF | 512 words |
| SRAM 15 | 15 | 0x1E00 | 0x1FFF | 512 words |
| SRAM 16 | 16 | 0x2000 | 0x21FF | 512 words |
| SRAM 17 | 17 | 0x2200 | 0x23FF | 512 words |

## Address Decoding

```
Address Bus [13:0]
     |
     +---> Upper bits [13:9] --> SRAM Select (18 blocks)
     |
     +---> Lower bits [8:0] --> Word Address (512 words)
```

### Decoding Logic

- SRAM select bits: 5
- Word address bits: 9
- Total address bits: 14

## Memory Layout Diagram

```
+-------------------+ 0x23FF (9215)
|                   |
|   SRAM 17         |
|                   |
+-------------------+ 0x2200
|       ...         |
+-------------------+
|                   |
|   SRAM 1          |
|                   |
+-------------------+ 0x0200 (512)
|                   |
|   SRAM 0          |
|                   |
+-------------------+ 0x0000 (0)
```

## Access Examples

### First SRAM (Block 0)
- Address range: 0x0000 - 0x01FF
- Example: Write to address 0x0000
  ```
  addr = 0x0000
  din  = 0xAB
  ce_n = 0
  we_n = 0
  ```

### Last SRAM (Block 17)
- Address range: 0x2200 - 0x23FF
- Example: Read from last address
  ```
  addr = 0x23FF
  ce_n = 0
  we_n = 1
  // dout available after tAA
  ```

## Notes

1. All addresses are word addresses (not byte addresses)
2. Out-of-range addresses (>= 0x2400) are undefined
3. Address decoding is combinational, selected on clock edge

---

*Generated by sram-forge*