Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Main_isim_beh.exe -prj C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Main_beh.prj work.Main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/subtrack_def2.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Memory.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Get_Money.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/register_def_2.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Full_Adder10.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/DefaultWithdraw.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Check_Pass.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Main.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/register_def.vf" into library work
Analyzing Verilog file "C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/subtractor_def.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2B1
Compiling module AND2
Compiling module OR2
Compiling module OR3
Compiling module XOR2
Compiling module ADD1_MXILINX_Main
Compiling module GND
Compiling module Full_Adder10_MUSER_Main
Compiling module FDCP
Compiling module FD_MXILINX_Main
Compiling module Memory_MUSER_Main
Compiling module AND4
Compiling module XNOR2
Compiling module COMP4_MXILINX_Main
Compiling module COMP2_MXILINX_Main
Compiling module AND3
Compiling module Check_Pass_MUSER_Main
Compiling module NOR2
Compiling module AND3B1
Compiling module COMPM4_MXILINX_Main
Compiling module COMPM2_MXILINX_Main
Compiling module OR4
Compiling module AND3B2
Compiling module AND5B4
Compiling module OR6_MXILINX_Main
Compiling module INV
Compiling module subtrack_def2_MUSER_Main
Compiling module M2_1_MXILINX_Main
Compiling module Get_Money_MUSER_Main
Compiling module M2_1E_MXILINX_Main
Compiling module M4_1E_MXILINX_Main
Compiling module register_def_2_MUSER_Main
Compiling module DefaultWithdraw_MUSER_Main
Compiling module Main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
Compiled 35 Verilog Units
Built simulation executable C:/Users/Asus/Desktop/Simulation_Project/Simulation_Project/Main_isim_beh.exe
Fuse Memory Usage: 29248 KB
Fuse CPU Usage: 968 ms
