Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Tue Sep  1 18:33:08 2020
| Host         : th-wvd-8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5top_timing_summary_routed.rpt -pb lab5top_timing_summary_routed.pb -rpx lab5top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 183 register/latch pins with no clock driven by root clock pin: clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.936        0.000                      0                   64        0.263        0.000                      0                   64        9.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.936        0.000                      0                   64        0.263        0.000                      0                   64        9.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.076ns (23.518%)  route 3.499ns (76.482%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.472     9.661    clk_en
    SLICE_X33Y49         FDRE                                         r  clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clkdiv_reg[29]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.076ns (23.518%)  route 3.499ns (76.482%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.472     9.661    clk_en
    SLICE_X33Y49         FDRE                                         r  clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clkdiv_reg[30]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.076ns (23.518%)  route 3.499ns (76.482%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.472     9.661    clk_en
    SLICE_X33Y49         FDRE                                         r  clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clkdiv_reg[31]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.252%)  route 3.361ns (75.748%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.334     9.523    clk_en
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.252%)  route 3.361ns (75.748%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.334     9.523    clk_en
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.252%)  route 3.361ns (75.748%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.334     9.523    clk_en
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.252%)  route 3.361ns (75.748%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.334     9.523    clk_en
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.076ns (25.090%)  route 3.213ns (74.910%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.185     9.375    clk_en
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.076ns (25.090%)  route 3.213ns (74.910%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.185     9.375    clk_en
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.076ns (25.090%)  route 3.213ns (74.910%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    clkdiv_reg_n_0_[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    clkdiv[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  clkdiv[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    clkdiv[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    clkdiv[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    clkdiv[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.190 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.185     9.375    clk_en
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    24.787    Clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.275    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    24.598    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 15.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.119     1.706    clkdiv_reg_n_0_[12]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y44         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.119     1.706    clkdiv_reg_n_0_[16]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.119     1.706    clkdiv_reg_n_0_[20]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y46         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    Clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    clkdiv_reg_n_0_[24]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clkdiv_reg[24]_i_1_n_4
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    Clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    Clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkdiv_reg[28]/Q
                         net (fo=2, routed)           0.119     1.707    clkdiv_reg_n_0_[28]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clkdiv_reg[28]_i_1_n_4
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    Clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.119     1.706    clkdiv_reg_n_0_[8]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    clkdiv_reg_n_0_[4]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[5]/Q
                         net (fo=2, routed)           0.116     1.703    clkdiv_reg_n_0_[5]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    clkdiv_reg[8]_i_1_n_7
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    clkdiv_reg_n_0_[15]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clkdiv_reg[16]_i_1_n_5
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[7]/Q
                         net (fo=2, routed)           0.120     1.708    clkdiv_reg_n_0_[7]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clkdiv_reg[8]_i_1_n_5
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y46   clk_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y46   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y44   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y44   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y44   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y45   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y45   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y45   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y45   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y46   clk_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y46   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y44   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y44   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y44   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y45   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y45   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y45   clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y45   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y46   clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y42   clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y42   clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y42   clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y42   clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y46   clk_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y46   clk_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y46   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y46   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y44   clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y44   clkdiv_reg[10]/C



