INFO: Unable to open input/predictions file, using default input.
-0.630859 -0.358398 -0.03125 0.301758 0.615234 0.65332 0.620117 0.570313 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 70 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/fifo_w128_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w128_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w128_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_mux_128kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_128kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/hard_tanh_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hard_tanh_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/start_for_myprojemb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojemb6_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojemb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/softmax_invert_tag8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_invert_tag8j_rom
INFO: [VRFC 10-311] analyzing module softmax_invert_tag8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/td_dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td_dense
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/Block_preheader138_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_preheader138_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/fifo_w16_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/fifo_w16_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/lstm_tail_02_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tail_02_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/repeat_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module repeat_vector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/concatenate2d_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenate2d_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/hard_tanh_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hard_tanh_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/lstm_tail_02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tail_02
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_mux_646dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_646dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/start_for_repeat_ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_repeat_ocq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_repeat_ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/start_for_Loop_TIncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_TIncg_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_TIncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/start_for_attentipcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_attentipcA_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_attentipcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/hard_tanh_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hard_tanh_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/attention_mult_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_mult_V_ram
INFO: [VRFC 10-311] analyzing module attention_mult_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_entry343.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_entry343
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/Loop_TIMESTEP_proc34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_TIMESTEP_proc34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/attention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/Loop_TIMESTEP_proc34_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_TIMESTEP_proc34_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_entry3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_entry3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_mux_83_fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_83_fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_mux_646cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_646cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/softmax_exp_table10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_exp_table10_rom
INFO: [VRFC 10-311] analyzing module softmax_exp_table10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/sigmoid_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/td_dense_acc_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td_dense_acc_V_ram
INFO: [VRFC 10-311] analyzing module td_dense_acc_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_mux_128jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_128jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/tanh_tanh_table9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tanh_table9_rom
INFO: [VRFC 10-311] analyzing module tanh_tanh_table9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/sigmoid_1_sigmoidbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_1_sigmoidbkb_rom
INFO: [VRFC 10-311] analyzing module sigmoid_1_sigmoidbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/td_dense_dense_inlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td_dense_dense_inlbW_ram
INFO: [VRFC 10-311] analyzing module td_dense_dense_inlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/hard_tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hard_tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject_mul_mulibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mulibs_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mulibs
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myproject_entry3
Compiling module xil_defaultlib.myproject_entry343
Compiling module xil_defaultlib.Block_preheader138_s
Compiling module xil_defaultlib.dense_simple_0_0_0_0_1
Compiling module xil_defaultlib.sigmoid_1_sigmoidbkb_rom
Compiling module xil_defaultlib.sigmoid_1_sigmoidbkb(DataWidth=1...
Compiling module xil_defaultlib.sigmoid_1
Compiling module xil_defaultlib.dense_simple_0_0_1
Compiling module xil_defaultlib.hard_tanh_2
Compiling module xil_defaultlib.lstm_tail_02_1
Compiling module xil_defaultlib.hard_tanh_3
Compiling module xil_defaultlib.Loop_TIMESTEP_proc34
Compiling module xil_defaultlib.myproject_mux_646cud(ID=1,din0_W...
Compiling module xil_defaultlib.myproject_mux_646dEe(ID=1,din0_W...
Compiling module xil_defaultlib.repeat_vector
Compiling module xil_defaultlib.dense_simple_0_0_0_0
Compiling module xil_defaultlib.dense_simple_0_0
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.hard_tanh
Compiling module xil_defaultlib.lstm_tail_02
Compiling module xil_defaultlib.hard_tanh_1
Compiling module xil_defaultlib.myproject_mux_83_fYi(ID=1,din0_W...
Compiling module xil_defaultlib.Loop_TIMESTEP_proc34_1
Compiling module xil_defaultlib.attention_mult_V_ram
Compiling module xil_defaultlib.attention_mult_V(DataWidth=16,Ad...
Compiling module xil_defaultlib.softmax_exp_table10_rom
Compiling module xil_defaultlib.softmax_exp_table10(DataWidth=18...
Compiling module xil_defaultlib.softmax_invert_tag8j_rom
Compiling module xil_defaultlib.softmax_invert_tag8j(DataWidth=1...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.myproject_mul_mulibs_DSP48_0
Compiling module xil_defaultlib.myproject_mul_mulibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.attention
Compiling module xil_defaultlib.myproject_mux_128jbC(ID=1,din0_W...
Compiling module xil_defaultlib.myproject_mux_128kbM(ID=1,din0_W...
Compiling module xil_defaultlib.concatenate2d_1
Compiling module xil_defaultlib.td_dense_acc_V_ram
Compiling module xil_defaultlib.td_dense_acc_V(DataWidth=11,Addr...
Compiling module xil_defaultlib.td_dense_dense_inlbW_ram
Compiling module xil_defaultlib.td_dense_dense_inlbW(DataWidth=1...
Compiling module xil_defaultlib.dense_simple_0_0_2
Compiling module xil_defaultlib.tanh_tanh_table9_rom
Compiling module xil_defaultlib.tanh_tanh_table9(DataWidth=11,Ad...
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.td_dense
Compiling module xil_defaultlib.fifo_w128_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w128_d2_A
Compiling module xil_defaultlib.fifo_w16_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d4_A
Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A
Compiling module xil_defaultlib.fifo_w16_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d3_A
Compiling module xil_defaultlib.start_for_myprojemb6_shiftReg
Compiling module xil_defaultlib.start_for_myprojemb6
Compiling module xil_defaultlib.start_for_Loop_TIncg_shiftReg
Compiling module xil_defaultlib.start_for_Loop_TIncg
Compiling module xil_defaultlib.start_for_repeat_ocq_shiftReg
Compiling module xil_defaultlib.start_for_repeat_ocq
Compiling module xil_defaultlib.start_for_attentipcA_shiftReg
Compiling module xil_defaultlib.start_for_attentipcA
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 30 20:51:03 2021. For additional details about this file, please refer to the WebTalk help file at /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 30 20:51:03 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
log_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.422 ; gain = 256.000 ; free physical = 155164 ; free virtual = 551907
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer7_out_group [add_wave_group layer7_out(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_7_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_6_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_5_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_4_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_3_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_2_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_1_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_0_V_ap_vld -into $layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_7_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_6_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_5_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_4_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_3_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_2_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_1_V -into $layer7_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_0_V -into $layer7_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_ap_vld -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer7_out_group [add_wave_group layer7_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer7_out_7_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_6_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_5_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_4_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_3_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_2_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_1_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_0_V_ap_vld -into $tb_layer7_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_7_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_6_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_5_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_4_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_3_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_2_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_1_V -into $tb_layer7_out_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_0_V -into $tb_layer7_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_V_ap_vld -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "40273000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 40292500 ps : File "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 838
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.422 ; gain = 0.000 ; free physical = 155184 ; free virtual = 551940
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 30 20:51:32 2021...
INFO: Unable to open input/predictions file, using default input.
-0.630859 -0.358398 -0.03125 0.301758 0.615234 0.65332 0.620117 0.570313 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
