Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 28 18:14:28 2022
| Host         : PC-630 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3584)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (320)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3584)
---------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: digital_clock/create_1s_clock/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (320)
--------------------------------------------------
 There are 320 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.209        0.000                      0                  135        0.227        0.000                      0                  135        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.209        0.000                      0                  135        0.227        0.000                      0                  135        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/seg_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.340ns (23.366%)  route 4.395ns (76.634%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.175    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=14, routed)          1.065     6.659    Multiplexer/bin_cnt0/s_cnt_local_reg[2]_0
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.299     6.958 f  Multiplexer/bin_cnt0/seg_o[6]_i_6/O
                         net (fo=16, routed)          1.767     8.725    digital_clock/seg_o_reg[5]
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.150     8.875 r  digital_clock/seg_o[0]_i_5/O
                         net (fo=1, routed)           1.111     9.986    digital_clock/seg_o[0]_i_5_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.348    10.334 r  digital_clock/seg_o[0]_i_2/O
                         net (fo=1, routed)           0.452    10.786    digital_clock/seg_o[0]_i_2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.910 r  digital_clock/seg_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.910    Multiplexer/D[0]
    SLICE_X8Y33          FDRE                                         r  Multiplexer/seg_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.446    14.818    Multiplexer/CLK
    SLICE_X8Y33          FDRE                                         r  Multiplexer/seg_o_reg[0]/C
                         clock pessimism              0.259    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077    15.118    Multiplexer/seg_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/seg_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.090ns (19.347%)  route 4.544ns (80.653%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.175    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=14, routed)          1.065     6.659    Multiplexer/bin_cnt0/s_cnt_local_reg[2]_0
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.299     6.958 f  Multiplexer/bin_cnt0/seg_o[6]_i_6/O
                         net (fo=16, routed)          1.974     8.932    digital_clock/seg_o_reg[5]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.056 r  digital_clock/seg_o[2]_i_5/O
                         net (fo=1, routed)           1.053    10.109    digital_clock/seg_o[2]_i_5_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    10.233 r  digital_clock/seg_o[2]_i_2/O
                         net (fo=1, routed)           0.452    10.685    digital_clock/seg_o[2]_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124    10.809 r  digital_clock/seg_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.809    Multiplexer/D[2]
    SLICE_X8Y32          FDRE                                         r  Multiplexer/seg_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.817    Multiplexer/CLK
    SLICE_X8Y32          FDRE                                         r  Multiplexer/seg_o_reg[2]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.077    15.117    Multiplexer/seg_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/seg_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.090ns (20.625%)  route 4.195ns (79.375%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.175    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=14, routed)          1.065     6.659    Multiplexer/bin_cnt0/s_cnt_local_reg[2]_0
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.299     6.958 f  Multiplexer/bin_cnt0/seg_o[6]_i_6/O
                         net (fo=16, routed)          1.767     8.725    digital_clock/seg_o_reg[5]
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.849 r  digital_clock/seg_o[6]_i_7/O
                         net (fo=1, routed)           0.930     9.779    digital_clock/seg_o[6]_i_7_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.903 r  digital_clock/seg_o[6]_i_2/O
                         net (fo=1, routed)           0.433    10.336    digital_clock/seg_o[6]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    10.460 r  digital_clock/seg_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.460    Multiplexer/D[5]
    SLICE_X5Y29          FDRE                                         r  Multiplexer/seg_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.881    Multiplexer/CLK
    SLICE_X5Y29          FDRE                                         r  Multiplexer/seg_o_reg[6]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    15.146    Multiplexer/seg_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/seg_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.090ns (20.948%)  route 4.113ns (79.052%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.175    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Multiplexer/bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=14, routed)          1.065     6.659    Multiplexer/bin_cnt0/s_cnt_local_reg[2]_0
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.299     6.958 f  Multiplexer/bin_cnt0/seg_o[6]_i_6/O
                         net (fo=16, routed)          1.767     8.725    digital_clock/seg_o_reg[5]
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.124     8.849 r  digital_clock/seg_o[5]_i_5/O
                         net (fo=1, routed)           0.642     9.491    digital_clock/seg_o[5]_i_5_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.615 r  digital_clock/seg_o[5]_i_2/O
                         net (fo=1, routed)           0.639    10.254    digital_clock/seg_o[5]_i_2_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.378 r  digital_clock/seg_o[5]_i_1/O
                         net (fo=1, routed)           0.000    10.378    Multiplexer/D[4]
    SLICE_X5Y27          FDRE                                         r  Multiplexer/seg_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.878    Multiplexer/CLK
    SLICE_X5Y27          FDRE                                         r  Multiplexer/seg_o_reg[5]/C
                         clock pessimism              0.272    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.031    15.145    Multiplexer/seg_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.200ns (26.080%)  route 3.401ns (73.920%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.172    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.686     6.314    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  Multiplexer/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.417     6.855    Multiplexer/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.979 r  Multiplexer/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.396    Multiplexer/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.520 r  Multiplexer/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.421     7.942    Multiplexer/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.066 r  Multiplexer/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.416     8.481    Multiplexer/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.605 r  Multiplexer/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.309     8.914    Multiplexer/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     9.038 r  Multiplexer/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     9.773    Multiplexer/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429    14.707    Multiplexer/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.200ns (26.080%)  route 3.401ns (73.920%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.172    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.686     6.314    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  Multiplexer/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.417     6.855    Multiplexer/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.979 r  Multiplexer/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.396    Multiplexer/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.520 r  Multiplexer/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.421     7.942    Multiplexer/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.066 r  Multiplexer/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.416     8.481    Multiplexer/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.605 r  Multiplexer/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.309     8.914    Multiplexer/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     9.038 r  Multiplexer/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     9.773    Multiplexer/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429    14.707    Multiplexer/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.200ns (26.080%)  route 3.401ns (73.920%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.172    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.686     6.314    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  Multiplexer/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.417     6.855    Multiplexer/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.979 r  Multiplexer/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.396    Multiplexer/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.520 r  Multiplexer/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.421     7.942    Multiplexer/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.066 r  Multiplexer/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.416     8.481    Multiplexer/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.605 r  Multiplexer/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.309     8.914    Multiplexer/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     9.038 r  Multiplexer/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     9.773    Multiplexer/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429    14.707    Multiplexer/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.200ns (26.080%)  route 3.401ns (73.920%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.172    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.686     6.314    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  Multiplexer/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.417     6.855    Multiplexer/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.979 r  Multiplexer/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.396    Multiplexer/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.520 r  Multiplexer/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.421     7.942    Multiplexer/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.066 r  Multiplexer/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.416     8.481    Multiplexer/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.605 r  Multiplexer/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.309     8.914    Multiplexer/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     9.038 r  Multiplexer/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     9.773    Multiplexer/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429    14.707    Multiplexer/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.200ns (26.361%)  route 3.352ns (73.639%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.172    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.686     6.314    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  Multiplexer/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.417     6.855    Multiplexer/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.979 r  Multiplexer/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.396    Multiplexer/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.520 r  Multiplexer/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.421     7.942    Multiplexer/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.066 r  Multiplexer/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.416     8.481    Multiplexer/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.605 r  Multiplexer/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.309     8.914    Multiplexer/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     9.038 r  Multiplexer/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.686     9.724    Multiplexer/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.507    14.879    Multiplexer/clk_en0/CLK
    SLICE_X1Y26          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    Multiplexer/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.200ns (26.361%)  route 3.352ns (73.639%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.172    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.686     6.314    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  Multiplexer/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.417     6.855    Multiplexer/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.979 r  Multiplexer/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.396    Multiplexer/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.520 r  Multiplexer/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.421     7.942    Multiplexer/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.066 r  Multiplexer/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.416     8.481    Multiplexer/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.605 r  Multiplexer/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.309     8.914    Multiplexer/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.124     9.038 r  Multiplexer/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.686     9.724    Multiplexer/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.507    14.879    Multiplexer/clk_en0/CLK
    SLICE_X1Y26          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    Multiplexer/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Multiplexer/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.004%)  route 0.165ns (46.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.501    Multiplexer/clk_en0/CLK
    SLICE_X0Y29          FDRE                                         r  Multiplexer/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Multiplexer/clk_en0/ce_o_reg/Q
                         net (fo=3, routed)           0.165     1.807    Multiplexer/bin_cnt0/ce_o
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.852 r  Multiplexer/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    Multiplexer/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     1.625    Multiplexer/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/dig_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.821%)  route 0.169ns (47.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=20, routed)          0.169     1.808    Multiplexer/bin_cnt0/s_cnt_local_reg[1]_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.048     1.856 r  Multiplexer/bin_cnt0/dig_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    Multiplexer/bin_cnt0_n_5
    SLICE_X4Y28          FDSE                                         r  Multiplexer/dig_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    Multiplexer/CLK
    SLICE_X4Y28          FDSE                                         r  Multiplexer/dig_o_reg[4]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDSE (Hold_fdse_C_D)         0.107     1.618    Multiplexer/dig_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/dig_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.805%)  route 0.170ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=20, routed)          0.170     1.809    Multiplexer/bin_cnt0/s_cnt_local_reg[1]_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.049     1.858 r  Multiplexer/bin_cnt0/dig_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.858    Multiplexer/bin_cnt0_n_4
    SLICE_X4Y28          FDSE                                         r  Multiplexer/dig_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    Multiplexer/CLK
    SLICE_X4Y28          FDSE                                         r  Multiplexer/dig_o_reg[5]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDSE (Hold_fdse_C_D)         0.107     1.618    Multiplexer/dig_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/dig_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.422%)  route 0.169ns (47.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=20, routed)          0.169     1.808    Multiplexer/bin_cnt0/s_cnt_local_reg[1]_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  Multiplexer/bin_cnt0/dig_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Multiplexer/bin_cnt0_n_9
    SLICE_X4Y28          FDRE                                         r  Multiplexer/dig_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    Multiplexer/CLK
    SLICE_X4Y28          FDRE                                         r  Multiplexer/dig_o_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.091     1.602    Multiplexer/dig_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/dig_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.274%)  route 0.170ns (47.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    Multiplexer/bin_cnt0/CLK
    SLICE_X5Y28          FDRE                                         r  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Multiplexer/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=20, routed)          0.170     1.809    Multiplexer/bin_cnt0/s_cnt_local_reg[1]_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  Multiplexer/bin_cnt0/dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Multiplexer/bin_cnt0_n_8
    SLICE_X4Y28          FDSE                                         r  Multiplexer/dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    Multiplexer/CLK
    SLICE_X4Y28          FDSE                                         r  Multiplexer/dig_o_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDSE (Hold_fdse_C_D)         0.092     1.603    Multiplexer/dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.500    Multiplexer/clk_en0/CLK
    SLICE_X1Y27          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Multiplexer/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.117     1.759    Multiplexer/clk_en0/s_cnt_local_reg[11]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  Multiplexer/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    Multiplexer/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.013    Multiplexer/clk_en0/CLK
    SLICE_X1Y27          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    Multiplexer/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 digital_clock/create_1s_clock/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_clock/create_1s_clock/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.479    digital_clock/create_1s_clock/CLK
    SLICE_X33Y49         FDRE                                         r  digital_clock/create_1s_clock/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  digital_clock/create_1s_clock/counter_reg[27]/Q
                         net (fo=3, routed)           0.117     1.738    digital_clock/create_1s_clock/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  digital_clock/create_1s_clock/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    digital_clock/create_1s_clock/counter_reg[24]_i_1_n_4
    SLICE_X33Y49         FDRE                                         r  digital_clock/create_1s_clock/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.993    digital_clock/create_1s_clock/CLK
    SLICE_X33Y49         FDRE                                         r  digital_clock/create_1s_clock/counter_reg[27]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.105     1.584    digital_clock/create_1s_clock/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.497    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Multiplexer/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.119     1.758    Multiplexer/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  Multiplexer/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.866    Multiplexer/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.852     2.010    Multiplexer/clk_en0/CLK
    SLICE_X1Y25          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    Multiplexer/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.501    Multiplexer/clk_en0/CLK
    SLICE_X1Y29          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Multiplexer/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.119     1.762    Multiplexer/clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  Multiplexer/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    Multiplexer/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X1Y29          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     2.015    Multiplexer/clk_en0/CLK
    SLICE_X1Y29          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    Multiplexer/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Multiplexer/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplexer/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.502    Multiplexer/clk_en0/CLK
    SLICE_X1Y30          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Multiplexer/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.119     1.763    Multiplexer/clk_en0/s_cnt_local_reg[23]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  Multiplexer/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    Multiplexer/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X1Y30          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.016    Multiplexer/clk_en0/CLK
    SLICE_X1Y30          FDRE                                         r  Multiplexer/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    Multiplexer/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     Multiplexer/bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     Multiplexer/bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     Multiplexer/bin_cnt0/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     Multiplexer/clk_en0/s_cnt_local_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     Multiplexer/clk_en0/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     Multiplexer/clk_en0/s_cnt_local_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     Multiplexer/clk_en0/s_cnt_local_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     Multiplexer/clk_en0/s_cnt_local_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     Multiplexer/clk_en0/s_cnt_local_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     Multiplexer/clk_en0/s_cnt_local_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     Multiplexer/clk_en0/s_cnt_local_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y35     Multiplexer/seg_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     Multiplexer/clk_en0/s_cnt_local_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     Multiplexer/clk_en0/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     Multiplexer/clk_en0/s_cnt_local_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     Multiplexer/clk_en0/s_cnt_local_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     Multiplexer/clk_en0/s_cnt_local_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     Multiplexer/clk_en0/s_cnt_local_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     Multiplexer/clk_en0/s_cnt_local_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     Multiplexer/clk_en0/s_cnt_local_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     Multiplexer/clk_en0/s_cnt_local_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27     Multiplexer/dig_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47    digital_clock/create_1s_clock/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47    digital_clock/create_1s_clock/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47    digital_clock/create_1s_clock/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48    digital_clock/create_1s_clock/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48    digital_clock/create_1s_clock/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48    digital_clock/create_1s_clock/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48    digital_clock/create_1s_clock/counter_reg[23]/C



