library ieee;
use ieee.std_logic_1164.all;

entity porcesador is 
port(clk: in std_logic);
end entity;

architeture behavior of procesador is 
begin 


end architecture behavior;