-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\IP_Core_SS_Switch_and_PWM\PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd
-- Created: 2021-09-21 17:37:40
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- SS0_OUT                       ce_out        1e-08
-- SS1_OUT                       ce_out        1e-08
-- SS2_OUT                       ce_out        1e-08
-- SS3_OUT                       ce_out        1e-08
-- SS4_OUT                       ce_out        1e-08
-- SS5_OUT                       ce_out        1e-08
-- SS6_OUT                       ce_out        1e-08
-- SS7_OUT                       ce_out        1e-08
-- SS8_OUT                       ce_out        1e-08
-- SS9_OUT                       ce_out        1e-08
-- SS10_OUT                      ce_out        1e-08
-- SS11_OUT                      ce_out        1e-08
-- SS12_OUT                      ce_out        1e-08
-- SS13_OUT                      ce_out        1e-08
-- SS14_OUT                      ce_out        1e-08
-- SS15_OUT                      ce_out        1e-08
-- SS16_OUT                      ce_out        1e-08
-- SS17_OUT                      ce_out        1e-08
-- SS18_OUT                      ce_out        1e-08
-- SS19_OUT                      ce_out        1e-08
-- SS20_OUT                      ce_out        1e-08
-- SS21_OUT                      ce_out        1e-08
-- SS22_OUT                      ce_out        1e-08
-- SS23_OUT                      ce_out        1e-08
-- PWM_en_rd_AXI                 ce_out        1e-08
-- PWM_f_carrier_kHz_rd_AXI      ce_out        1e-08
-- PWM_T_carrier_us_rd_AXI       ce_out        1e-08
-- PWM_min_pulse_width_rd_AXI    ce_out        1e-08
-- PWM_enb_out                   ce_out        1e-08
-- Mode_rd_AXI                   ce_out        1e-08
-- Triangular_Max                ce_out        1e-08
-- Triangular_Min                ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control
-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        PWM_en_AXI                        :   IN    std_logic;
        Mode_AXI                          :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        Scal_f_carrier_AXI                :   IN    std_logic_vector(24 DOWNTO 0);  -- ufix25_En26
        Scal_T_carrier_AXI                :   IN    std_logic_vector(24 DOWNTO 0);  -- ufix25
        PWM_min_pulse_width_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        m_u1_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u2_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u3_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u4_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u5_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u6_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u7_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u8_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u9_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u10_norm                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u11_norm                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u12_norm                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u1_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u2_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u3_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u4_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u5_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u6_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u7_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u8_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u9_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u10_norm_AXI                    :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u11_norm_AXI                    :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u12_norm_AXI                    :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        SS0_IN_External                   :   IN    std_logic;
        SS1_IN_External                   :   IN    std_logic;
        SS2_IN_External                   :   IN    std_logic;
        SS3_IN_External                   :   IN    std_logic;
        SS4_IN_External                   :   IN    std_logic;
        SS5_IN_External                   :   IN    std_logic;
        TriState_HB1_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB2_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB3_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        SS6_IN_External                   :   IN    std_logic;
        SS7_IN_External                   :   IN    std_logic;
        SS8_IN_External                   :   IN    std_logic;
        SS9_IN_External                   :   IN    std_logic;
        SS10_IN_External                  :   IN    std_logic;
        SS11_IN_External                  :   IN    std_logic;
        TriState_HB4_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB5_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB6_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        SS12_IN_External                  :   IN    std_logic;
        SS13_IN_External                  :   IN    std_logic;
        SS14_IN_External                  :   IN    std_logic;
        SS15_IN_External                  :   IN    std_logic;
        SS16_IN_External                  :   IN    std_logic;
        SS17_IN_External                  :   IN    std_logic;
        TriState_HB7_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB8_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB9_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        SS18_IN_External                  :   IN    std_logic;
        SS19_IN_External                  :   IN    std_logic;
        SS20_IN_External                  :   IN    std_logic;
        SS21_IN_External                  :   IN    std_logic;
        SS22_IN_External                  :   IN    std_logic;
        SS23_IN_External                  :   IN    std_logic;
        TriState_HB10_AXI                 :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB11_AXI                 :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB12_AXI                 :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        ce_out                            :   OUT   std_logic;
        SS0_OUT                           :   OUT   std_logic;
        SS1_OUT                           :   OUT   std_logic;
        SS2_OUT                           :   OUT   std_logic;
        SS3_OUT                           :   OUT   std_logic;
        SS4_OUT                           :   OUT   std_logic;
        SS5_OUT                           :   OUT   std_logic;
        SS6_OUT                           :   OUT   std_logic;
        SS7_OUT                           :   OUT   std_logic;
        SS8_OUT                           :   OUT   std_logic;
        SS9_OUT                           :   OUT   std_logic;
        SS10_OUT                          :   OUT   std_logic;
        SS11_OUT                          :   OUT   std_logic;
        SS12_OUT                          :   OUT   std_logic;
        SS13_OUT                          :   OUT   std_logic;
        SS14_OUT                          :   OUT   std_logic;
        SS15_OUT                          :   OUT   std_logic;
        SS16_OUT                          :   OUT   std_logic;
        SS17_OUT                          :   OUT   std_logic;
        SS18_OUT                          :   OUT   std_logic;
        SS19_OUT                          :   OUT   std_logic;
        SS20_OUT                          :   OUT   std_logic;
        SS21_OUT                          :   OUT   std_logic;
        SS22_OUT                          :   OUT   std_logic;
        SS23_OUT                          :   OUT   std_logic;
        PWM_en_rd_AXI                     :   OUT   std_logic;
        PWM_f_carrier_kHz_rd_AXI          :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25_En26
        PWM_T_carrier_us_rd_AXI           :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25
        PWM_min_pulse_width_rd_AXI        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        PWM_enb_out                       :   OUT   std_logic;
        Mode_rd_AXI                       :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        Triangular_Max                    :   OUT   std_logic;
        Triangular_Min                    :   OUT   std_logic
        );
END PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control;


ARCHITECTURE rtl OF PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control IS

  -- Component Declarations
  COMPONENT PWM_and_SS_control_V4_ip_src_GenPWM
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          PWM_en_AXI                      :   IN    std_logic;
          f_carrier_kHz_AXI               :   IN    std_logic_vector(24 DOWNTO 0);  -- ufix25_En26
          T_carrier_us_AXI                :   IN    std_logic_vector(24 DOWNTO 0);  -- ufix25
          min_pulse_width_AXI             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
          U1_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U2_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U3_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U4_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U5_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U6_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U7_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U8_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U9_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U10_norm                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U11_norm                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          U12_norm                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          S1                              :   OUT   std_logic;  -- ufix1
          S2                              :   OUT   std_logic;  -- ufix1
          S3                              :   OUT   std_logic;  -- ufix1
          S4                              :   OUT   std_logic;  -- ufix1
          S5                              :   OUT   std_logic;  -- ufix1
          S6                              :   OUT   std_logic;  -- ufix1
          S7                              :   OUT   std_logic;  -- ufix1
          S8                              :   OUT   std_logic;  -- ufix1
          S9                              :   OUT   std_logic;  -- ufix1
          S10                             :   OUT   std_logic;  -- ufix1
          S11                             :   OUT   std_logic;  -- ufix1
          S12                             :   OUT   std_logic;  -- ufix1
          S13                             :   OUT   std_logic;  -- ufix1
          S14                             :   OUT   std_logic;  -- ufix1
          S15                             :   OUT   std_logic;  -- ufix1
          S16                             :   OUT   std_logic;  -- ufix1
          S17                             :   OUT   std_logic;  -- ufix1
          S18                             :   OUT   std_logic;  -- ufix1
          S19                             :   OUT   std_logic;  -- ufix1
          S20                             :   OUT   std_logic;  -- ufix1
          S21                             :   OUT   std_logic;  -- ufix1
          S22                             :   OUT   std_logic;  -- ufix1
          S23                             :   OUT   std_logic;  -- ufix1
          S24                             :   OUT   std_logic;  -- ufix1
          PWM_en_rd_AXI                   :   OUT   std_logic;
          f_carrier_kHz_rd_AXI            :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25_En26
          T_carrier_us_rd_AXI             :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25
          min_pulse_width_rd_AXI          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
          enb_out                         :   OUT   std_logic;
          Triangle_Max                    :   OUT   std_logic;
          Triangle_Min                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
    PORT( Switch_AXI                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          SS0_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS1_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS2_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS3_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS4_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS5_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS0_IN_External                 :   IN    std_logic;
          SS1_IN_External                 :   IN    std_logic;
          SS2_IN_External                 :   IN    std_logic;
          SS3_IN_External                 :   IN    std_logic;
          SS4_IN_External                 :   IN    std_logic;
          SS5_IN_External                 :   IN    std_logic;
          TriState_HB1_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB2_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB3_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          SS6_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS7_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS8_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS9_IN_PWM                      :   IN    std_logic;  -- ufix1
          SS10_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS11_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS6_IN_External                 :   IN    std_logic;
          SS7_IN_External                 :   IN    std_logic;
          SS8_IN_External                 :   IN    std_logic;
          SS9_IN_External                 :   IN    std_logic;
          SS10_IN_External                :   IN    std_logic;
          SS11_IN_External                :   IN    std_logic;
          TriState_HB4_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB5_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB6_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          SS12_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS13_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS14_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS15_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS16_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS17_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS12_IN_External                :   IN    std_logic;
          SS13_IN_External                :   IN    std_logic;
          SS14_IN_External                :   IN    std_logic;
          SS15_IN_External                :   IN    std_logic;
          SS16_IN_External                :   IN    std_logic;
          SS17_IN_External                :   IN    std_logic;
          TriState_HB7_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB8_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB9_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          SS18_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS19_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS20_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS21_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS22_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS23_IN_PWM                     :   IN    std_logic;  -- ufix1
          SS18_IN_External                :   IN    std_logic;
          SS19_IN_External                :   IN    std_logic;
          SS20_IN_External                :   IN    std_logic;
          SS21_IN_External                :   IN    std_logic;
          SS22_IN_External                :   IN    std_logic;
          SS23_IN_External                :   IN    std_logic;
          TriState_HB10_AXI               :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB11_AXI               :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB12_AXI               :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          SS0_OUT                         :   OUT   std_logic;
          SS1_OUT                         :   OUT   std_logic;
          SS2_OUT                         :   OUT   std_logic;
          SS3_OUT                         :   OUT   std_logic;
          SS4_OUT                         :   OUT   std_logic;
          SS5_OUT                         :   OUT   std_logic;
          SS6_OUT                         :   OUT   std_logic;
          SS7_OUT                         :   OUT   std_logic;
          SS8_OUT                         :   OUT   std_logic;
          SS9_OUT                         :   OUT   std_logic;
          SS10_OUT                        :   OUT   std_logic;
          SS11_OUT                        :   OUT   std_logic;
          SS12_OUT                        :   OUT   std_logic;
          SS13_OUT                        :   OUT   std_logic;
          SS14_OUT                        :   OUT   std_logic;
          SS15_OUT                        :   OUT   std_logic;
          SS16_OUT                        :   OUT   std_logic;
          SS17_OUT                        :   OUT   std_logic;
          SS18_OUT                        :   OUT   std_logic;
          SS19_OUT                        :   OUT   std_logic;
          SS20_OUT                        :   OUT   std_logic;
          SS21_OUT                        :   OUT   std_logic;
          SS22_OUT                        :   OUT   std_logic;
          SS23_OUT                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : PWM_and_SS_control_V4_ip_src_GenPWM
    USE ENTITY work.PWM_and_SS_control_V4_ip_src_GenPWM(rtl);

  FOR ALL : PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
    USE ENTITY work.PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch(rtl);

  -- Signals
  SIGNAL Mode_AXI_unsigned                : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL m_u1_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u1_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch7_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u2_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u2_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch8_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u3_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u3_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch9_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u4_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u4_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch1_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u5_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u5_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch2_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u6_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u6_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch3_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u7_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u7_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch10_out1                    : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u8_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u8_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch11_out1                    : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u9_norm_AXI_signed             : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u9_norm_signed                 : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch12_out1                    : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u10_norm_AXI_signed            : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u10_norm_signed                : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch4_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u11_norm_AXI_signed            : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u11_norm_signed                : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch5_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u12_norm_AXI_signed            : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL m_u12_norm_signed                : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch6_out1                     : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL GenPWM_out1                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out2                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out3                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out4                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out5                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out6                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out7                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out8                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out9                      : std_logic;  -- ufix1
  SIGNAL GenPWM_out10                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out11                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out12                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out13                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out14                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out15                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out16                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out17                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out18                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out19                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out20                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out21                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out22                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out23                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out24                     : std_logic;  -- ufix1
  SIGNAL GenPWM_out25                     : std_logic;
  SIGNAL GenPWM_out26                     : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL GenPWM_out27                     : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL GenPWM_out28                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL GenPWM_out29                     : std_logic;
  SIGNAL GenPWM_out30                     : std_logic;
  SIGNAL GenPWM_out31                     : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out1   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out2   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out3   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out4   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out5   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out6   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out7   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out8   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out9   : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out10  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out11  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out12  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out13  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out14  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out15  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out16  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out17  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out18  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out19  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out20  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out21  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out22  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out23  : std_logic;
  SIGNAL VSI_Control_Signal_Switch_out24  : std_logic;

BEGIN
  -- This PWM block can be replaced by an SVM,
  -- if required.
  -- 
  -- - The PWM frequency must be between 100 Hz and 100 kHz, otherwise the counter end values must be extended/checked.
  -- - Asymetrical Regular Sampled is used regarding to Grahame Holmes. 
  -- - An up-down-counter is used.
  -- - A flag for 1 cycle is outputet at the counter maximum and minimum value for triggering subsequent blocks or interrupts.
  -- - TriState flags can be used to set both switches of one phase-leg to an off-state.
  -- 
  -- Set pulse width in percent

  u_GenPWM : PWM_and_SS_control_V4_ip_src_GenPWM
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWM_en_AXI => PWM_en_AXI,
              f_carrier_kHz_AXI => Scal_f_carrier_AXI,  -- ufix25_En26
              T_carrier_us_AXI => Scal_T_carrier_AXI,  -- ufix25
              min_pulse_width_AXI => PWM_min_pulse_width_AXI,  -- sfix18_En16
              U1_norm => std_logic_vector(Switch7_out1),  -- sfix14_En12
              U2_norm => std_logic_vector(Switch8_out1),  -- sfix14_En12
              U3_norm => std_logic_vector(Switch9_out1),  -- sfix14_En12
              U4_norm => std_logic_vector(Switch1_out1),  -- sfix14_En12
              U5_norm => std_logic_vector(Switch2_out1),  -- sfix14_En12
              U6_norm => std_logic_vector(Switch3_out1),  -- sfix14_En12
              U7_norm => std_logic_vector(Switch10_out1),  -- sfix14_En12
              U8_norm => std_logic_vector(Switch11_out1),  -- sfix14_En12
              U9_norm => std_logic_vector(Switch12_out1),  -- sfix14_En12
              U10_norm => std_logic_vector(Switch4_out1),  -- sfix14_En12
              U11_norm => std_logic_vector(Switch5_out1),  -- sfix14_En12
              U12_norm => std_logic_vector(Switch6_out1),  -- sfix14_En12
              S1 => GenPWM_out1,  -- ufix1
              S2 => GenPWM_out2,  -- ufix1
              S3 => GenPWM_out3,  -- ufix1
              S4 => GenPWM_out4,  -- ufix1
              S5 => GenPWM_out5,  -- ufix1
              S6 => GenPWM_out6,  -- ufix1
              S7 => GenPWM_out7,  -- ufix1
              S8 => GenPWM_out8,  -- ufix1
              S9 => GenPWM_out9,  -- ufix1
              S10 => GenPWM_out10,  -- ufix1
              S11 => GenPWM_out11,  -- ufix1
              S12 => GenPWM_out12,  -- ufix1
              S13 => GenPWM_out13,  -- ufix1
              S14 => GenPWM_out14,  -- ufix1
              S15 => GenPWM_out15,  -- ufix1
              S16 => GenPWM_out16,  -- ufix1
              S17 => GenPWM_out17,  -- ufix1
              S18 => GenPWM_out18,  -- ufix1
              S19 => GenPWM_out19,  -- ufix1
              S20 => GenPWM_out20,  -- ufix1
              S21 => GenPWM_out21,  -- ufix1
              S22 => GenPWM_out22,  -- ufix1
              S23 => GenPWM_out23,  -- ufix1
              S24 => GenPWM_out24,  -- ufix1
              PWM_en_rd_AXI => GenPWM_out25,
              f_carrier_kHz_rd_AXI => GenPWM_out26,  -- ufix25_En26
              T_carrier_us_rd_AXI => GenPWM_out27,  -- ufix25
              min_pulse_width_rd_AXI => GenPWM_out28,  -- sfix18_En16
              enb_out => GenPWM_out29,
              Triangle_Max => GenPWM_out30,
              Triangle_Min => GenPWM_out31
              );

  u_VSI_Control_Signal_Switch : PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
    PORT MAP( Switch_AXI => Mode_AXI,  -- ufix2
              SS0_IN_PWM => GenPWM_out1,  -- ufix1
              SS1_IN_PWM => GenPWM_out2,  -- ufix1
              SS2_IN_PWM => GenPWM_out3,  -- ufix1
              SS3_IN_PWM => GenPWM_out4,  -- ufix1
              SS4_IN_PWM => GenPWM_out5,  -- ufix1
              SS5_IN_PWM => GenPWM_out6,  -- ufix1
              SS0_IN_External => SS0_IN_External,
              SS1_IN_External => SS1_IN_External,
              SS2_IN_External => SS2_IN_External,
              SS3_IN_External => SS3_IN_External,
              SS4_IN_External => SS4_IN_External,
              SS5_IN_External => SS5_IN_External,
              TriState_HB1_AXI => TriState_HB1_AXI,  -- ufix2
              TriState_HB2_AXI => TriState_HB2_AXI,  -- ufix2
              TriState_HB3_AXI => TriState_HB3_AXI,  -- ufix2
              SS6_IN_PWM => GenPWM_out7,  -- ufix1
              SS7_IN_PWM => GenPWM_out8,  -- ufix1
              SS8_IN_PWM => GenPWM_out9,  -- ufix1
              SS9_IN_PWM => GenPWM_out10,  -- ufix1
              SS10_IN_PWM => GenPWM_out11,  -- ufix1
              SS11_IN_PWM => GenPWM_out12,  -- ufix1
              SS6_IN_External => SS6_IN_External,
              SS7_IN_External => SS7_IN_External,
              SS8_IN_External => SS8_IN_External,
              SS9_IN_External => SS9_IN_External,
              SS10_IN_External => SS10_IN_External,
              SS11_IN_External => SS11_IN_External,
              TriState_HB4_AXI => TriState_HB4_AXI,  -- ufix2
              TriState_HB5_AXI => TriState_HB5_AXI,  -- ufix2
              TriState_HB6_AXI => TriState_HB6_AXI,  -- ufix2
              SS12_IN_PWM => GenPWM_out13,  -- ufix1
              SS13_IN_PWM => GenPWM_out14,  -- ufix1
              SS14_IN_PWM => GenPWM_out15,  -- ufix1
              SS15_IN_PWM => GenPWM_out16,  -- ufix1
              SS16_IN_PWM => GenPWM_out17,  -- ufix1
              SS17_IN_PWM => GenPWM_out18,  -- ufix1
              SS12_IN_External => SS12_IN_External,
              SS13_IN_External => SS13_IN_External,
              SS14_IN_External => SS14_IN_External,
              SS15_IN_External => SS15_IN_External,
              SS16_IN_External => SS16_IN_External,
              SS17_IN_External => SS17_IN_External,
              TriState_HB7_AXI => TriState_HB7_AXI,  -- ufix2
              TriState_HB8_AXI => TriState_HB8_AXI,  -- ufix2
              TriState_HB9_AXI => TriState_HB9_AXI,  -- ufix2
              SS18_IN_PWM => GenPWM_out19,  -- ufix1
              SS19_IN_PWM => GenPWM_out20,  -- ufix1
              SS20_IN_PWM => GenPWM_out21,  -- ufix1
              SS21_IN_PWM => GenPWM_out22,  -- ufix1
              SS22_IN_PWM => GenPWM_out23,  -- ufix1
              SS23_IN_PWM => GenPWM_out24,  -- ufix1
              SS18_IN_External => SS18_IN_External,
              SS19_IN_External => SS19_IN_External,
              SS20_IN_External => SS20_IN_External,
              SS21_IN_External => SS21_IN_External,
              SS22_IN_External => SS22_IN_External,
              SS23_IN_External => SS23_IN_External,
              TriState_HB10_AXI => TriState_HB10_AXI,  -- ufix2
              TriState_HB11_AXI => TriState_HB11_AXI,  -- ufix2
              TriState_HB12_AXI => TriState_HB12_AXI,  -- ufix2
              SS0_OUT => VSI_Control_Signal_Switch_out1,
              SS1_OUT => VSI_Control_Signal_Switch_out2,
              SS2_OUT => VSI_Control_Signal_Switch_out3,
              SS3_OUT => VSI_Control_Signal_Switch_out4,
              SS4_OUT => VSI_Control_Signal_Switch_out5,
              SS5_OUT => VSI_Control_Signal_Switch_out6,
              SS6_OUT => VSI_Control_Signal_Switch_out7,
              SS7_OUT => VSI_Control_Signal_Switch_out8,
              SS8_OUT => VSI_Control_Signal_Switch_out9,
              SS9_OUT => VSI_Control_Signal_Switch_out10,
              SS10_OUT => VSI_Control_Signal_Switch_out11,
              SS11_OUT => VSI_Control_Signal_Switch_out12,
              SS12_OUT => VSI_Control_Signal_Switch_out13,
              SS13_OUT => VSI_Control_Signal_Switch_out14,
              SS14_OUT => VSI_Control_Signal_Switch_out15,
              SS15_OUT => VSI_Control_Signal_Switch_out16,
              SS16_OUT => VSI_Control_Signal_Switch_out17,
              SS17_OUT => VSI_Control_Signal_Switch_out18,
              SS18_OUT => VSI_Control_Signal_Switch_out19,
              SS19_OUT => VSI_Control_Signal_Switch_out20,
              SS20_OUT => VSI_Control_Signal_Switch_out21,
              SS21_OUT => VSI_Control_Signal_Switch_out22,
              SS22_OUT => VSI_Control_Signal_Switch_out23,
              SS23_OUT => VSI_Control_Signal_Switch_out24
              );

  Mode_AXI_unsigned <= unsigned(Mode_AXI);

  m_u1_norm_AXI_signed <= signed(m_u1_norm_AXI);

  m_u1_norm_signed <= signed(m_u1_norm);

  
  Switch7_out1 <= m_u1_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u1_norm_signed;

  m_u2_norm_AXI_signed <= signed(m_u2_norm_AXI);

  m_u2_norm_signed <= signed(m_u2_norm);

  
  Switch8_out1 <= m_u2_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u2_norm_signed;

  m_u3_norm_AXI_signed <= signed(m_u3_norm_AXI);

  m_u3_norm_signed <= signed(m_u3_norm);

  
  Switch9_out1 <= m_u3_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u3_norm_signed;

  m_u4_norm_AXI_signed <= signed(m_u4_norm_AXI);

  m_u4_norm_signed <= signed(m_u4_norm);

  
  Switch1_out1 <= m_u4_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u4_norm_signed;

  m_u5_norm_AXI_signed <= signed(m_u5_norm_AXI);

  m_u5_norm_signed <= signed(m_u5_norm);

  
  Switch2_out1 <= m_u5_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u5_norm_signed;

  m_u6_norm_AXI_signed <= signed(m_u6_norm_AXI);

  m_u6_norm_signed <= signed(m_u6_norm);

  
  Switch3_out1 <= m_u6_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u6_norm_signed;

  m_u7_norm_AXI_signed <= signed(m_u7_norm_AXI);

  m_u7_norm_signed <= signed(m_u7_norm);

  
  Switch10_out1 <= m_u7_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u7_norm_signed;

  m_u8_norm_AXI_signed <= signed(m_u8_norm_AXI);

  m_u8_norm_signed <= signed(m_u8_norm);

  
  Switch11_out1 <= m_u8_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u8_norm_signed;

  m_u9_norm_AXI_signed <= signed(m_u9_norm_AXI);

  m_u9_norm_signed <= signed(m_u9_norm);

  
  Switch12_out1 <= m_u9_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u9_norm_signed;

  m_u10_norm_AXI_signed <= signed(m_u10_norm_AXI);

  m_u10_norm_signed <= signed(m_u10_norm);

  
  Switch4_out1 <= m_u10_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u10_norm_signed;

  m_u11_norm_AXI_signed <= signed(m_u11_norm_AXI);

  m_u11_norm_signed <= signed(m_u11_norm);

  
  Switch5_out1 <= m_u11_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u11_norm_signed;

  m_u12_norm_AXI_signed <= signed(m_u12_norm_AXI);

  m_u12_norm_signed <= signed(m_u12_norm);

  
  Switch6_out1 <= m_u12_norm_AXI_signed WHEN Mode_AXI_unsigned = to_unsigned(16#0#, 2) ELSE
      m_u12_norm_signed;

  ce_out <= clk_enable;

  SS0_OUT <= VSI_Control_Signal_Switch_out1;

  SS1_OUT <= VSI_Control_Signal_Switch_out2;

  SS2_OUT <= VSI_Control_Signal_Switch_out3;

  SS3_OUT <= VSI_Control_Signal_Switch_out4;

  SS4_OUT <= VSI_Control_Signal_Switch_out5;

  SS5_OUT <= VSI_Control_Signal_Switch_out6;

  SS6_OUT <= VSI_Control_Signal_Switch_out7;

  SS7_OUT <= VSI_Control_Signal_Switch_out8;

  SS8_OUT <= VSI_Control_Signal_Switch_out9;

  SS9_OUT <= VSI_Control_Signal_Switch_out10;

  SS10_OUT <= VSI_Control_Signal_Switch_out11;

  SS11_OUT <= VSI_Control_Signal_Switch_out12;

  SS12_OUT <= VSI_Control_Signal_Switch_out13;

  SS13_OUT <= VSI_Control_Signal_Switch_out14;

  SS14_OUT <= VSI_Control_Signal_Switch_out15;

  SS15_OUT <= VSI_Control_Signal_Switch_out16;

  SS16_OUT <= VSI_Control_Signal_Switch_out17;

  SS17_OUT <= VSI_Control_Signal_Switch_out18;

  SS18_OUT <= VSI_Control_Signal_Switch_out19;

  SS19_OUT <= VSI_Control_Signal_Switch_out20;

  SS20_OUT <= VSI_Control_Signal_Switch_out21;

  SS21_OUT <= VSI_Control_Signal_Switch_out22;

  SS22_OUT <= VSI_Control_Signal_Switch_out23;

  SS23_OUT <= VSI_Control_Signal_Switch_out24;

  PWM_en_rd_AXI <= GenPWM_out25;

  PWM_f_carrier_kHz_rd_AXI <= GenPWM_out26;

  PWM_T_carrier_us_rd_AXI <= GenPWM_out27;

  PWM_min_pulse_width_rd_AXI <= GenPWM_out28;

  PWM_enb_out <= GenPWM_out29;

  Mode_rd_AXI <= Mode_AXI;

  Triangular_Max <= GenPWM_out30;

  Triangular_Min <= GenPWM_out31;

END rtl;

