module segB(out, SenE, SenF, SenD, SenA);
	input SenE, SenF, SenD, SenA;
	output out;
	wire notA, or1, nor1, and1, and2;
	
	not NotA(notA, SenA);
	or Or1(or1, notA, SenF);
	nor Nor1(nor1, SenE, SenD);
	and And1(and1, nor1, or1);
	
	and And2(and2, SenE, SenF);
	
	or Or2(out, and1, and2);
endmodule