// Seed: 4149885509
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    output wire id_4
);
  wand id_6 = id_3;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    inout tri0 id_2,
    output supply1 id_3,
    input wand id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7,
    output tri id_8,
    output tri0 id_9,
    output wire id_10,
    output wor id_11,
    input wor id_12,
    output logic id_13,
    output tri1 id_14,
    output tri0 id_15
);
  module_0(
      id_6, id_5, id_14, id_5, id_1
  );
  assign id_3 = 1;
  always @(*) begin
    id_13 <= 1;
    #1 $display(1, 1);
    if (1'b0) disable id_17;
    else assert (id_7);
  end
endmodule
