HIFT 0x18
#define MC_SEQ_IO_RWORD0__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD0__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD1__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD1__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD2__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD2__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD3__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD3__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD4__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD4__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD5__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD5__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD6__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD6__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RWORD7__RDATA_MASK 0xffffffff
#define MC_SEQ_IO_RWORD7__RDATA__SHIFT 0x0
#define MC_SEQ_IO_RDBI__MASK_MASK 0xffffffff
#define MC_SEQ_IO_RDBI__MASK__SHIFT 0x0
#define MC_SEQ_IO_REDC__EDC_MASK 0xffffffff
#define MC_SEQ_IO_REDC__EDC__SHIFT 0x0
#define MC_SEQ_TCG_CNTL__RESET_MASK 0x1
#define MC_SEQ_TCG_CNTL__RESET__SHIFT 0x0
#define MC_SEQ_TCG_CNTL__ENABLE_D0_MASK 0x2
#define MC_SEQ_TCG_CNTL__ENABLE_D0__SHIFT 0x1
#define MC_SEQ_TCG_CNTL__ENABLE_D1_MASK 0x4
#define MC_SEQ_TCG_CNTL__ENABLE_D1__SHIFT 0x2
#define MC_SEQ_TCG_CNTL__START_MASK 0x8
#define MC_SEQ_TCG_CNTL__START__SHIFT 0x3
#define MC_SEQ_TCG_CNTL__NFIFO_MASK 0x70
#define MC_SEQ_TCG_CNTL__NFIFO__SHIFT 0x4
#define MC_SEQ_TCG_CNTL__INFINITE_CMD_MASK 0x80
#define MC_SEQ_TCG_CNTL__INFINITE_CMD__SHIFT 0x7
#define MC_SEQ_TCG_CNTL__MOP_MASK 0xf00
#define MC_SEQ_TCG_CNTL__MOP__SHIFT 0x8
#define MC_SEQ_TCG_CNTL__DATA_CNT_MASK 0xf000
#define MC_SEQ_TCG_CNTL__DATA_CNT__SHIFT 0xc
#define MC_SEQ_TCG_CNTL__LOAD_FIFO_MASK 0x10000
#define MC_SEQ_TCG_CNTL__LOAD_FIFO__SHIFT 0x10
#define MC_SEQ_TCG_CNTL__SHORT_LDFF_MASK 0x20000
#define MC_SEQ_TCG_CNTL__SHORT_LDFF__SHIFT 0x11
#define MC_SEQ_TCG_CNTL__FRAME_TRAIN_MASK 0x40000
#define MC_SEQ_TCG_CNTL__FRAME_TRAIN__SHIFT 0x12
#define MC_SEQ_TCG_CNTL__BURST_NUM_MASK 0x380000
#define MC_SEQ_TCG_CNTL__BURST_NUM__SHIFT 0x13
#define MC_SEQ_TCG_CNTL__ISSUE_AREF_MASK 0x400000
#define MC_SEQ_TCG_CNTL__ISSUE_AREF__SHIFT 0x16
#define MC_SEQ_TCG_CNTL__TXDBI_CNTL_MASK 0x800000
#define MC_SEQ_TCG_CNTL__TXDBI_CNTL__SHIFT 0x17
#define MC_SEQ_TCG_CNTL__VPTR_MASK_MASK 0x1000000
#define MC_SEQ_TCG_CNTL__VPTR_MASK__SHIFT 0x18
#define MC_SEQ_TCG_CNTL__AREF_LAST_MASK 0x2000000
#define MC_SEQ_TCG_CNTL__AREF_LAST__SHIFT 0x19
#define MC_SEQ_TCG_CNTL__AREF_BOTH_MASK 0x4000000
#define MC_SEQ_TCG_CNTL__AREF_BOTH__SHIFT 0x1a
#define MC_SEQ_TCG_CNTL__LD_RTDATA_OVR_MASK 0x10000000
#define MC_SEQ_TCG_CNTL__LD_RTDATA_OVR__SHIFT 0x1c
#define MC_SEQ_TCG_CNTL__LD_RTDATA_CH_MASK 0x20000000
#define MC_SEQ_TCG_CNTL__LD_RTDATA_CH__SHIFT 0x1d
#define MC_SEQ_TCG_CNTL__DONE_MASK 0x80000000
#define MC_SEQ_TCG_CNTL__DONE__SHIFT 0x1f
#define MC_SEQ_TSM_CTRL__START_MASK 0x1
#define MC_SEQ_TSM_CTRL__START__SHIFT 0x0
#define MC_SEQ_TSM_CTRL__CAPTURE_START_MASK 0x2
#define MC_SEQ_TSM_CTRL__CAPTURE_START__SHIFT 0x1
#define MC_SEQ_TSM_CTRL__DONE_MASK 0x4
#define MC_SEQ_TSM_CTRL__DONE__SHIFT 0x2
#define MC_SEQ_TSM_CTRL__ERR_MASK 0x8
#define MC_SEQ_TSM_CTRL__ERR__SHIFT 0x3
#define MC_SEQ_TSM_CTRL__STEP_MASK 0x10
#define MC_SEQ_TSM_CTRL__STEP__SHIFT 0x4
#define MC_SEQ_TSM_CTRL__DIRECTION_MASK 0x20
#define MC_SEQ_TSM_CTRL__DIRECTION__SHIFT 0x5
#define MC_SEQ_TSM_CTRL__INVERT_MASK 0x40
#define MC_SEQ_TSM_CTRL__INVERT__SHIFT 0x6
#define MC_SEQ_TSM_CTRL__MASK_BITS_MASK 0x80
#define MC_SEQ_TSM_CTRL__MASK_BITS__SHIFT 0x7
#define MC_SEQ_TSM_CTRL__UPDATE_LOOP_MASK 0x300
#define MC_SEQ_TSM_CTRL__UPDATE_LOOP__SHIFT 0x8
#define MC_SEQ_TSM_CTRL__ROT_INV_MASK 0x400
#define MC_SEQ_TSM_CTRL__ROT_INV__SHIFT 0xa
#define MC_SEQ_TSM_CTRL__DUAL_CH_EN_MASK 0x800
#define MC_SEQ_TSM_CTRL__DUAL_CH_EN__SHIFT 0xb
#define MC_SEQ_TSM_CTRL__DONE0_MASK 0x1000
#define MC_SEQ_TSM_CTRL__DONE0__SHIFT 0xc
#define MC_SEQ_TSM_CTRL__DONE1_MASK 0x2000
#define MC_SEQ_TSM_CTRL__DONE1__SHIFT 0xd
#define MC_SEQ_TSM_CTRL__POINTER_MASK 0xffff0000
#define MC_SEQ_TSM_CTRL__POINTER__SHIFT 0x10
#define MC_SEQ_TSM_GCNT__TRUE_ACT_MASK 0xf
#define MC_SEQ_TSM_GCNT__TRUE_ACT__SHIFT 0x0
#define MC_SEQ_TSM_GCNT__FALSE_ACT_MASK 0xf0
#define MC_SEQ_TSM_GCNT__FALSE_ACT__SHIFT 0x4
#define MC_SEQ_TSM_GCNT__TESTS_MASK 0xff00
#define MC_SEQ_TSM_GCNT__TESTS__SHIFT 0x8
#define MC_SEQ_TSM_GCNT__COMP_VALUE_MASK 0xffff0000
#define MC_SEQ_TSM_GCNT__COMP_VALUE__SHIFT 0x10
#define MC_SEQ_TSM_OCNT__TRUE_ACT_MASK 0xf
#define MC_SEQ_TSM_OCNT__TRUE_ACT__SHIFT 0x0
#define MC_SEQ_TSM_OCNT__FALSE_ACT_MASK 0xf0
#define MC_SEQ_TSM_OCNT__FALSE_ACT__SHIFT 0x4
#define MC_SEQ_TSM_OCNT__TESTS_MASK 0xff00
#define MC_SEQ_TSM_OCNT__TESTS__SHIFT 0x8
#define MC_SEQ_TSM_OCNT__CMP_VALUE_MASK 0xffff0000
#define MC_SEQ_TSM_OCNT__CMP_VALUE__SHIFT 0x10
#define MC_SEQ_TSM_NCNT__TRUE_ACT_MASK 0xf
#define MC_SEQ_TSM_NCNT__TRUE_ACT__SHIFT 0x0
#define MC_SEQ_TSM_NCNT__FALSE_ACT_MASK 0xf0
#define MC_SEQ_TSM_NCNT__FALSE_ACT__SHIFT 0x4
#define MC_SEQ_TSM_NCNT__TESTS_MASK 0xff00
#define MC_SEQ_TSM_NCNT__TESTS__SHIFT 0x8
#define MC_SEQ_TSM_NCNT__RANGE_LOW_MASK 0xf0000
#define MC_SEQ_TSM_NCNT__RANGE_LOW__SHIFT 0x10
#define MC_SEQ_TSM_NCNT__RANGE_HIGH_MASK 0xf00000
#define MC_SEQ_TSM_NCNT__RANGE_HIGH__SHIFT 0x14
#define MC_SEQ_TSM_NCNT__NIBBLE_SKIP_MASK 0xf000000
#define MC_SEQ_TSM_NCNT__NIBBLE_SKIP__SHIFT 0x18
#define MC_SEQ_TSM_BCNT__TRUE_ACT_MASK 0xf
#define MC_SEQ_TSM_BCNT__TRUE_ACT__SHIFT 0x0
#define MC_SEQ_TSM_BCNT__FALSE_ACT_MASK 0xf0
#define MC_SEQ_TSM_BCNT__FALSE_ACT__SHIFT 0x4
#define MC_SEQ_TSM_BCNT__BCNT_TESTS_MASK 0xff00
#define MC_SEQ_TSM_BCNT__BCNT_TESTS__SHIFT 0x8
#define MC_SEQ_TSM_BCNT__COMP_VALUE_MASK 0xff0000
#define MC_SEQ_TSM_BCNT__COMP_VALUE__SHIFT 0x10
#define MC_SEQ_TSM_BCNT__DONE_TESTS_MASK 0xff000000
#define MC_SEQ_TSM_BCNT__DONE_TESTS__SHIFT 0x18
#define MC_SEQ_TSM_FLAG__TRUE_ACT_MASK 0xf
#define MC_SEQ_TSM_FLAG__TRUE_ACT__SHIFT 0x0
#define MC_SEQ_TSM_FLAG__FALSE_ACT_MASK 0xf0
#define MC_SEQ_TSM_FLAG__FALSE_ACT__SHIFT 0x4
#define MC_SEQ_TSM_FLAG__FLAG_TESTS_MASK 0xff00
#define MC_SEQ_TSM_FLAG__FLAG_TESTS__SHIFT 0x8
#define MC_SEQ_TSM_FLAG__NBBL_MASK_MASK 0xf0000
#define MC_SEQ_TSM_FLAG__NBBL_MASK__SHIFT 0x10
#define MC_SEQ_TSM_FLAG__ERROR_TESTS_MASK 0xff000000
#define MC_SEQ_TSM_FLAG__ERROR_TESTS__SHIFT 0x18
#define MC_SEQ_TSM_UPDATE__TRUE_ACT_MASK 0xf
#define MC_SEQ_TSM_UPDATE__TRUE_ACT__SHIFT 0x0
#define MC_SEQ_TSM_UPDATE__FALSE_ACT_MASK 0xf0
#define MC_SEQ_TSM_UPDATE__FALSE_ACT__SHIFT 0x4
#define MC_SEQ_TSM_UPDATE__UPDT_TESTS_MASK 0xff00
#define MC_SEQ_TSM_UPDATE__UPDT_TESTS__SHIFT 0x8
#define MC_SEQ_TSM_UPDATE__AREF_COUNT_MASK 0xff0000
#define MC_SEQ_TSM_UPDATE__AREF_COUNT__SHIFT 0x10
#define MC_SEQ_TSM_UPDATE__CAPTR_TESTS_MASK 0xff000000
#define MC_SEQ_TSM_UPDATE__CAPTR_TESTS__SHIFT 0x18
#define MC_SEQ_TSM_EDC__EDC_MASK 0xffffffff
#define MC_SEQ_TSM_EDC__EDC__SHIFT 0x0
#define MC_SEQ_TSM_DBI__DBI_MASK 0xffffffff
#define MC_SEQ_TSM_DBI__DBI__SHIFT 0x0
#define MC_SEQ_TSM_WCDR__WCDR_MASK 0xffffffff
#define MC_SEQ_TSM_WCDR__WCDR__SHIFT 0x0
#define MC_SEQ_TSM_MISC__WCDR_PTR_MASK 0xffff
#define MC_SEQ_TSM_MISC__WCDR_PTR__SHIFT 0x0
#define MC_SEQ_TSM_MISC__WCDR_MASK_MASK 0xf0000
#define MC_SEQ_TSM_MISC__WCDR_MASK__SHIFT 0x10
#define MC_SEQ_TSM_MISC__CH1_OFFSET_MASK 0x3f00000
#define MC_SEQ_TSM_MISC__CH1_OFFSET__SHIFT 0x14
#define MC_SEQ_TSM_MISC__CH1_WCDR_OFFSET_MASK 0xfc000000
#define MC_SEQ_TSM_MISC__CH1_WCDR_OFFSET__SHIFT 0x1a
#define MC_SEQ_TIMER_WR__COUNTER_MASK 0xffffffff
#define MC_SEQ_TIMER_WR__COUNTER__SHIFT 0x0
#define MC_SEQ_TIMER_RD__COUNTER_MASK 0xffffffff
#define MC_SEQ_TIMER_RD__COUNTER__SHIFT 0x0
#define MC_SEQ_DRAM_ERROR_INSERTION__TX_MASK 0xffff
#define MC_SEQ_DRAM_ERROR_INSERTION__TX__SHIFT 0x0
#define MC_SEQ_DRAM_ERROR_INSERTION__RX_MASK 0xffff0000
#define MC_SEQ_DRAM_ERROR_INSERTION__RX__SHIFT 0x10
#define MC_PHY_TIMING_D0__RXC0_DLY_MASK 0xf
#define MC_PHY_TIMING_D0__RXC0_DLY__SHIFT 0x0
#define MC_PHY_TIMING_D0__RXC0_EXT_MASK 0xf0
#define MC_PHY_TIMING_D0__RXC0_EXT__SHIFT 0x4
#define MC_PHY_TIMING_D0__RXC1_DLY_MASK 0xf00
#define MC_PHY_TIMING_D0__RXC1_DLY__SHIFT 0x8
#define MC_PHY_TIMING_D0__RXC1_EXT_MASK 0xf000
#define MC_PHY_TIMING_D0__RXC1_EXT__SHIFT 0xc
#define MC_PHY_TIMING_D0__TXC0_DLY_MASK 0x70000
#define MC_PHY_TIMING_D0__TXC0_DLY__SHIFT 0x10
#define MC_PHY_TIMING_D0__TXC0_EXT_MASK 0xf00000
#define MC_PHY_TIMING_D0__TXC0_EXT__SHIFT 0x14
#define MC_PHY_TIMING_D0__TXC1_DLY_MASK 0x7000000
#define MC_PHY_TIMING_D0__TXC1_DLY__SHIFT 0x18
#define MC_PHY_TIMING_D0__TXC1_EXT_MASK 0xf0000000
#define MC_PHY_TIMING_D0__TXC1_EXT__SHIFT 0x1c
#define MC_PHY_TIMING_D1__RXC0_DLY_MASK 0xf
#define MC_PHY_TIMING_D1__RXC0_DLY__SHIFT 0x0
#define MC_PHY_TIMING_D1__RXC0_EXT_MASK 0xf0
#define MC_PHY_TIMING_D1__RXC0_EXT__SHIFT 0x4
#define MC_PHY_TIMING_D1__RXC1_DLY_MASK 0xf00
#define MC_PHY_TIMING_D1__RXC1_DLY__SHIFT 0x8
#define MC_PHY_TIMING_D1__RXC1_EXT_MASK 0xf000
#define MC_PHY_TIMING_D1__RXC1_EXT__SHIFT 0xc
#define MC_PHY_TIMING_D1__TXC0_DLY_MASK 0x70000
#define MC_PHY_TIMING_D1__TXC0_DLY__SHIFT 0x10
#define MC_PHY_TIMING_D1__TXC0_EXT_MASK 0xf00000
#define MC_PHY_TIMING_D1__TXC0_EXT__SHIFT 0x14
#define MC_PHY_TIMING_D1__TXC1_DLY_MASK 0x7000000
#define MC_PHY_TIMING_D1__TXC1_DLY__SHIFT 0x18
#define MC_PHY_TIMING_D1__TXC1_EXT_MASK 0xf0000000
#define MC_PHY_TIMING_D1__TXC1_EXT__SHIFT 0x1c
#define MC_PHY_TIMING_2__IND_LD_CNT_MASK 0x7f
#define MC_PHY_TIMING_2__IND_LD_CNT__SHIFT 0x0
#define MC_PHY_TIMING_2__RXC0_INV_MASK 0x100
#define MC_PHY_TIMING_2__RXC0_INV__SHIFT 0x8
#define MC_PHY_TIMING_2__RXC1_INV_MASK 0x200
#define MC_PHY_TIMING_2__RXC1_INV__SHIFT 0x9
#define MC_PHY_TIMING_2__TXC0_INV_MASK 0x400
#define MC_PHY_TIMING_2__TXC0_INV__SHIFT 0xa
#define MC_PHY_TIMING_2__TXC1_INV_MASK 0x800
#define MC_PHY_TIMING_2__TXC1_INV__SHIFT 0xb
#define MC_PHY_TIMING_2__RXC0_FRC_MASK 0x1000
#define MC_PHY_TIMING_2__RXC0_FRC__SHIFT 0xc
#define MC_PHY_TIMING_2__RXC1_FRC_MASK 0x2000
#define MC_PHY_TIMING_2__RXC1_FRC__SHIFT 0xd
#define MC_PHY_TIMING_2__TXC0_FRC_MASK 0x4000
#define MC_PHY_TIMING_2__TXC0_FRC__SHIFT 0xe
#define MC_PHY_TIMING_2__TXC1_FRC_MASK 0x8000
#define MC_PHY_TIMING_2__TXC1_FRC__SHIFT 0xf
#define MC_PHY_TIMING_2__TX_CDREN_D0_MASK 0x10000
#define MC_PHY_TIMING_2__TX_CDREN_D0__SHIFT 0x10
#define MC_PHY_TIMING_2__TX_CDREN_D1_MASK 0x20000
#define MC_PHY_TIMING_2__TX_CDREN_D1__SHIFT 0x11
#define MC_PHY_TIMING_2__ADR_CLKEN_D0_MASK 0x40000
#define MC_PHY_TIMING_2__ADR_CLKEN_D0__SHIFT 0x12
#define MC_PHY_TIMING_2__ADR_CLKEN_D1_MASK 0x80000
#define MC_PHY_TIMING_2__ADR_CLKEN_D1__SHIFT 0x13
#define MC_PHY_TIMING_2__WR_DLY_MASK 0xf00000
#define MC_PHY_TIMING_2__WR_DLY__SHIFT 0x14
#define MC_PHY_TIMING_2__RXDPWRONC0_FRC_MASK 0x1000000
#define MC_PHY_TIMING_2__RXDPWRONC0_FRC__SHIFT 0x18
#define MC_PHY_TIMING_2__RXDPWRONC1_FRC_MASK 0x2000000
#define MC_PHY_TIMING_2__RXDPWRONC1_FRC__SHIFT 0x19
#define MC_SEQ_MPLL_OVERRIDE__AD_PLL_RESET_OVERRIDE_MASK 0x1
#define MC_SEQ_MPLL_OVERRIDE__AD_PLL_RESET_OVERRIDE__SHIFT 0x0
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_0_PLL_RESET_OVERRIDE_MASK 0x2
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_0_PLL_RESET_OVERRIDE__SHIFT 0x1
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_1_PLL_RESET_OVERRIDE_MASK 0x4
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_1_PLL_RESET_OVERRIDE__SHIFT 0x2
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_0_PLL_RESET_OVERRIDE_MASK 0x8
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_0_PLL_RESET_OVERRIDE__SHIFT 0x3
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_1_PLL_RESET_OVERRIDE_MASK 0x10
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_1_PLL_RESET_OVERRIDE__SHIFT 0x4
#define MC_SEQ_MPLL_OVERRIDE__ATGM_CLK_SEL_OVERRIDE_MASK 0x20
#define MC_SEQ_MPLL_OVERRIDE__ATGM_CLK_SEL_OVERRIDE__SHIFT 0x5
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_EN_OVERRIDE_MASK 0x40
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_EN_OVERRIDE__SHIFT 0x6
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_SEL_OVERRIDE_MASK 0x80
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_SEL_OVERRIDE__SHIFT 0x7
#define MCLK_PWRMGT_CNTL__DLL_SPEED_MASK 0x1f
#define MCLK_PWRMGT_CNTL__DLL_SPEED__SHIFT 0x0
#define MCLK_PWRMGT_CNTL__DLL_READY_MASK 0x40
#define MCLK_PWRMGT_CNTL__DLL_READY__SHIFT 0x6
#define MCLK_PWRMGT_CNTL__MC_INT_CNTL_MASK 0x80
#define MCLK_PWRMGT_CNTL__MC_INT_CNTL__SHIFT 0x7
#define MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK 0x100
#define MCLK_PWRMGT_CNTL__MRDCK0_PDNB__SHIFT 0x8
#define MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK 0x200
#define MCLK_PWRMGT_CNTL__MRDCK1_PDNB__SHIFT 0x9
#define MCLK_PWRMGT_CNTL__MRDCK0_RESET_MASK 0x10000
#define MCLK_PWRMGT_CNTL__MRDCK0_RESET__SHIFT 0x10
#define MCLK_PWRMGT_CNTL__MRDCK1_RESET_MASK 0x20000
#define MCLK_PWRMGT_CNTL__MRDCK1_RESET__SHIFT 0x11
#define MCLK_PWRMGT_CNTL__DLL_READY_READ_MASK 0x1000000
#define MCLK_PWRMGT_CNTL__DLL_READY_READ__SHIFT 0x18
#define DLL_CNTL__DLL_RESET_TIME_MASK 0x3ff
#define DLL_CNTL__DLL_RESET_TIME__SHIFT 0x0
#define DLL_CNTL__DLL_LOCK_TIME_MASK 0x3ff000
#define DLL_CNTL__DLL_LOCK_TIME__SHIFT 0xc
#define DLL_CNTL__MRDCK0_BYPASS_MASK 0x1000000
#define DLL_CNTL__MRDCK0_BYPASS__SHIFT 0x18
#define DLL_CNTL__MRDCK1_BYPASS_MASK 0x2000000
#define DLL_CNTL__MRDCK1_BYPASS__SHIFT 0x19
#define DLL_CNTL__PWR2_MODE_MASK 0x4000000
#define DLL_CNTL__PWR2_MODE__SHIFT 0x1a
#define MPLL_SEQ_UCODE_1__INSTR0_MASK 0xf
#define MPLL_SEQ_UCODE_1__INSTR0__SHIFT 0x0
#define MPLL_SEQ_UCODE_1__INSTR1_MASK 0xf0
#define MPLL_SEQ_UCODE_1__INSTR1__SHIFT 0x4
#define MPLL_SEQ_UCODE_1__INSTR2_MASK 0xf00
#define MPLL_SEQ_UCODE_1__INSTR2__SHIFT 0x8
#define MPLL_SEQ_UCODE_1__INSTR3_MASK 0xf000
#define MPLL_SEQ_UCODE_1__INSTR3__SHIFT 0xc
#define MPLL_SEQ_UCODE_1__INSTR4_MASK 0xf0000
#define MPLL_SEQ_UCODE_1__INSTR4__SHIFT 0x10
#define MPLL_SEQ_UCODE_1__INSTR5_MASK 0xf00000
#define MPLL_SEQ_UCODE_1__INSTR5__SHIFT 0x14
#define MPLL_SEQ_UCODE_1__INSTR6_MASK 0xf000000
#define MPLL_SEQ_UCODE_1__INSTR6__SHIFT 0x18
#define MPLL_SEQ_UCODE_1__INSTR7_MASK 0xf0000000
#define MPLL_SEQ_UCODE_1__INSTR7__SHIFT 0x1c
#define MPLL_SEQ_UCODE_2__INSTR8_MASK 0xf
#define MPLL_SEQ_UCODE_2__INSTR8__SHIFT 0x0
#define MPLL_SEQ_UCODE_2__INSTR9_MASK 0xf0
#define MPLL_SEQ_UCODE_2__INSTR9__SHIFT 0x4
#define MPLL_SEQ_UCODE_2__INSTR10_MASK 0xf00
#define MPLL_SEQ_UCODE_2__INSTR10__SHIFT 0x8
#define MPLL_SEQ_UCODE_2__INSTR11_MASK 0xf000
#define MPLL_SEQ_UCODE_2__INSTR11__SHIFT 0xc
#define MPLL_SEQ_UCODE_2__INSTR12_MASK 0xf0000
#define MPLL_SEQ_UCODE_2__INSTR12__SHIFT 0x10
#define MPLL_