--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
project12_mod_stub.twr -v 30 -l 30 project12_mod_stub_routed.ncd
project12_mod_stub.pcf

Design file:              project12_mod_stub_routed.ncd
Physical constraint file: project12_mod_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 156712370531478210 paths analyzed, 21340 endpoints analyzed, 162 failing endpoints
 162 timing errors detected. (162 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.836ns.
--------------------------------------------------------------------------------
Slack:                  -19.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.747ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.747ns (10.462ns logic, 19.285ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -19.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.740ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.740ns (10.346ns logic, 19.394ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.727ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.727ns (10.468ns logic, 19.259ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -19.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.718ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.060ns (0.769 - 0.829)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output_1
    SLICE_X40Y56.B4      net (fanout=4)        0.473   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output[1]
    SLICE_X40Y56.COUT    Topcyb                0.674   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X40Y57.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X40Y58.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X40Y59.CMUX    Tcinc                 0.417   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X45Y60.B3      net (fanout=14)       0.943   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X45Y60.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N4640
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_685_o12
    SLICE_X47Y58.A1      net (fanout=17)       1.021   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_685_o
    SLICE_X47Y58.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8030
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141_1
    SLICE_X40Y60.BX      net (fanout=1)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X40Y60.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X46Y61.C6      net (fanout=22)       0.706   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[12]
    SLICE_X46Y61.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N4964
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o131
    SLICE_X41Y60.DX      net (fanout=1)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_lut[12]
    SLICE_X41Y60.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_cy<12>
    SLICE_X41Y61.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_cy[12]
    SLICE_X41Y61.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N1764
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_xor<15>
    SLICE_X42Y61.C5      net (fanout=5)        0.468   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_19_OUT[13]
    SLICE_X42Y61.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N4421
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o121
    SLICE_X45Y54.C2      net (fanout=26)       1.161   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_843_o
    SLICE_X45Y54.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_896_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_889_o171
    SLICE_X38Y54.BX      net (fanout=3)        0.515   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_896_o
    SLICE_X38Y54.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_cy<10>
    SLICE_X42Y56.D1      net (fanout=2)        1.002   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_23_OUT[9]
    SLICE_X42Y56.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/MULT_P3/output[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o161
    SLICE_X39Y60.DX      net (fanout=5)        0.665   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_lut[9]
    SLICE_X39Y60.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X39Y61.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X42Y55.C5      net (fanout=4)        0.653   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[11]
    SLICE_X42Y55.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1992
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o141
    SLICE_X42Y55.D4      net (fanout=32)       0.554   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_961_o
    SLICE_X42Y55.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1992
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_lut<6>1_SW0_SW0
    SLICE_X37Y60.B2      net (fanout=2)        1.202   project12_mod_i/project12_reduced_0/N1992
    SLICE_X37Y60.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o181
    SLICE_X44Y57.CX      net (fanout=6)        0.697   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
    SLICE_X44Y57.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<7>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[7]
    SLICE_X44Y58.DMUX    Tcind                 0.495   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X34Y58.C4      net (fanout=6)        1.071   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[11]
    SLICE_X34Y58.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N5225
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o141
    SLICE_X36Y56.A2      net (fanout=15)       1.187   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1043_o
    SLICE_X36Y56.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0015_INV_507_o2
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X35Y54.C6      net (fanout=23)       0.576   project12_mod_i/project12_reduced_0/N246
    SLICE_X35Y54.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N3633
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o161
    SLICE_X37Y57.DX      net (fanout=8)        0.824   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1083_o
    SLICE_X37Y57.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X37Y58.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X37Y53.B5      net (fanout=3)        0.965   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X37Y53.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N9167
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X39Y58.CX      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X39Y58.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X39Y59.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X39Y59.CMUX    Tcinc                 0.417   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_740_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X31Y57.D3      net (fanout=1)        1.071   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[15]
    SLICE_X31Y57.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X38Y57.A5      net (fanout=2)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X38Y57.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X38Y58.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X33Y60.A5      net (fanout=1)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X33Y60.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.718ns (10.466ns logic, 19.252ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  -19.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.721ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.721ns (10.615ns logic, 19.106ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  -19.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.720ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.720ns (10.352ns logic, 19.368ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.714ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.714ns (10.499ns logic, 19.215ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -19.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.708ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X11Y33.C6      net (fanout=23)       0.710   project12_mod_i/project12_reduced_0/N248
    SLICE_X11Y33.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o191
    SLICE_X17Y34.AX      net (fanout=7)        0.643   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1086_o
    SLICE_X17Y34.COUT    Taxcy                 0.526   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.708ns (10.715ns logic, 18.993ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  -19.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.707ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X19Y41.A5      net (fanout=1)        0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X19Y41.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.707ns (10.312ns logic, 19.395ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  -19.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.701ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X11Y33.C6      net (fanout=23)       0.710   project12_mod_i/project12_reduced_0/N248
    SLICE_X11Y33.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o191
    SLICE_X17Y34.AX      net (fanout=7)        0.643   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1086_o
    SLICE_X17Y34.COUT    Taxcy                 0.526   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.701ns (10.599ns logic, 19.102ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  -19.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.701ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.701ns (10.621ns logic, 19.080ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.700ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X19Y41.A5      net (fanout=1)        0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X19Y41.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.700ns (10.196ns logic, 19.504ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  -19.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.695ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0
    SLICE_X12Y33.A5      net (fanout=2)        0.432   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[0]
    SLICE_X12Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<0>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.695ns (10.595ns logic, 19.100ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  -19.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.694ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.694ns (10.505ns logic, 19.189ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -19.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.694ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B4       net (fanout=13)       1.032   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[12]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.694ns (10.436ns logic, 19.258ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  -19.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.689ns (Levels of Logic = 36)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X13Y30.A5      net (fanout=23)       0.791   project12_mod_i/project12_reduced_0/N248
    SLICE_X13Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1118_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o151
    SLICE_X15Y31.D2      net (fanout=7)        1.027   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1082_o
    SLICE_X15Y31.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o1131_SW0
    SLICE_X9Y31.D3       net (fanout=2)        0.829   project12_mod_i/project12_reduced_0/N1618
    SLICE_X9Y31.D        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1126_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o1131
    SLICE_X15Y32.BX      net (fanout=1)        0.626   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1126_o
    SLICE_X15Y32.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[4]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<4>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[4]
    SLICE_X15Y33.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<8>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[8]
    SLICE_X15Y34.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.689ns (10.137ns logic, 19.552ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  -19.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.688ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0
    SLICE_X12Y33.A5      net (fanout=2)        0.432   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[0]
    SLICE_X12Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<0>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.688ns (10.479ns logic, 19.209ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -19.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.687ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B4       net (fanout=13)       1.032   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[12]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.687ns (10.320ns logic, 19.367ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.687ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X19Y41.A5      net (fanout=1)        0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X19Y41.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.687ns (10.318ns logic, 19.369ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.687ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X13Y30.A5      net (fanout=23)       0.791   project12_mod_i/project12_reduced_0/N248
    SLICE_X13Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1118_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o151
    SLICE_X15Y31.D2      net (fanout=7)        1.027   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1082_o
    SLICE_X15Y31.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o1131_SW0
    SLICE_X9Y31.D3       net (fanout=2)        0.829   project12_mod_i/project12_reduced_0/N1618
    SLICE_X9Y31.D        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1126_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o1131
    SLICE_X15Y32.BX      net (fanout=1)        0.626   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1126_o
    SLICE_X15Y32.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[4]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<4>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[4]
    SLICE_X15Y33.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<8>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[8]
    SLICE_X15Y34.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y30.A3      net (fanout=1)        0.985   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[10]
    SLICE_X15Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1115_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.A3      net (fanout=2)        0.816   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o21
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.687ns (10.023ns logic, 19.664ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.685ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X19Y31.B4      net (fanout=23)       0.673   project12_mod_i/project12_reduced_0/N248
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.685ns (10.696ns logic, 18.989ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  -19.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.682ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X11Y33.C6      net (fanout=23)       0.710   project12_mod_i/project12_reduced_0/N248
    SLICE_X11Y33.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o191
    SLICE_X17Y34.AX      net (fanout=7)        0.643   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1086_o
    SLICE_X17Y34.COUT    Taxcy                 0.526   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.682ns (10.868ns logic, 18.814ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  -19.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.682ns (Levels of Logic = 36)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X13Y30.A5      net (fanout=23)       0.791   project12_mod_i/project12_reduced_0/N248
    SLICE_X13Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1118_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o151
    SLICE_X15Y31.D2      net (fanout=7)        1.027   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1082_o
    SLICE_X15Y31.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o1131_SW0
    SLICE_X9Y31.D3       net (fanout=2)        0.829   project12_mod_i/project12_reduced_0/N1618
    SLICE_X9Y31.D        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1126_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o1131
    SLICE_X15Y32.BX      net (fanout=1)        0.626   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1126_o
    SLICE_X15Y32.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[4]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<4>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[4]
    SLICE_X15Y33.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<8>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[8]
    SLICE_X15Y34.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.682ns (10.021ns logic, 19.661ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.681ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X19Y31.B5      net (fanout=2)        0.796   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[7]
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X19Y41.A5      net (fanout=1)        0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X19Y41.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.681ns (10.465ns logic, 19.216ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  -19.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.680ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X19Y41.A5      net (fanout=1)        0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X19Y41.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.680ns (10.202ns logic, 19.478ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  -19.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.678ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X19Y31.B4      net (fanout=23)       0.673   project12_mod_i/project12_reduced_0/N248
    SLICE_X19Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N2973
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o181
    SLICE_X17Y34.BX      net (fanout=8)        0.676   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1085_o
    SLICE_X17Y34.COUT    Tbxcy                 0.507   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.678ns (10.580ns logic, 19.098ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  -19.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.670ns (Levels of Logic = 33)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.060ns (0.769 - 0.829)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output_1
    SLICE_X40Y56.B4      net (fanout=4)        0.473   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/ADD_ALL/output[1]
    SLICE_X40Y56.COUT    Topcyb                0.674   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X40Y57.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X40Y58.COUT    Tbyp                  0.114   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X40Y59.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X45Y60.B4      net (fanout=13)       0.799   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[13]
    SLICE_X45Y60.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N4640
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_685_o12
    SLICE_X47Y58.A1      net (fanout=17)       1.021   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_685_o
    SLICE_X47Y58.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8030
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141_1
    SLICE_X40Y60.BX      net (fanout=1)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X40Y60.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X46Y61.C6      net (fanout=22)       0.706   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[12]
    SLICE_X46Y61.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N4964
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o131
    SLICE_X41Y60.DX      net (fanout=1)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_lut[12]
    SLICE_X41Y60.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_cy<12>
    SLICE_X41Y61.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_cy[12]
    SLICE_X41Y61.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N1764
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_19_OUT_Madd_Madd_xor<15>
    SLICE_X42Y61.C5      net (fanout=5)        0.468   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_19_OUT[13]
    SLICE_X42Y61.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N4421
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o121
    SLICE_X45Y54.C2      net (fanout=26)       1.161   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_843_o
    SLICE_X45Y54.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_896_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_889_o171
    SLICE_X38Y54.BX      net (fanout=3)        0.515   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_896_o
    SLICE_X38Y54.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_cy<10>
    SLICE_X42Y56.D1      net (fanout=2)        1.002   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_23_OUT[9]
    SLICE_X42Y56.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/MULT_P3/output[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o161
    SLICE_X39Y60.DX      net (fanout=5)        0.665   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_lut[9]
    SLICE_X39Y60.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X39Y61.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X42Y55.C5      net (fanout=4)        0.653   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[11]
    SLICE_X42Y55.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1992
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o141
    SLICE_X42Y55.D4      net (fanout=32)       0.554   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_961_o
    SLICE_X42Y55.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1992
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_lut<6>1_SW0_SW0
    SLICE_X37Y60.B2      net (fanout=2)        1.202   project12_mod_i/project12_reduced_0/N1992
    SLICE_X37Y60.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o181
    SLICE_X44Y57.CX      net (fanout=6)        0.697   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
    SLICE_X44Y57.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<7>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[7]
    SLICE_X44Y58.DMUX    Tcind                 0.495   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X34Y58.C4      net (fanout=6)        1.071   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[11]
    SLICE_X34Y58.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N5225
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o141
    SLICE_X36Y56.A2      net (fanout=15)       1.187   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1043_o
    SLICE_X36Y56.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0015_INV_507_o2
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X35Y54.C6      net (fanout=23)       0.576   project12_mod_i/project12_reduced_0/N246
    SLICE_X35Y54.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N3633
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o161
    SLICE_X37Y57.DX      net (fanout=8)        0.824   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1083_o
    SLICE_X37Y57.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X37Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X37Y58.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X37Y53.B5      net (fanout=3)        0.965   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X37Y53.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N9167
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X39Y58.CX      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X39Y58.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X39Y59.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X39Y59.CMUX    Tcinc                 0.417   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_740_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X31Y57.D3      net (fanout=1)        1.071   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[15]
    SLICE_X31Y57.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X38Y57.A5      net (fanout=2)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X38Y57.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X38Y58.DMUX    Tcind                 0.498   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X33Y60.A5      net (fanout=1)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][7]
    SLICE_X33Y60.CLK     Tas                   0.095   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o141
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH5/DIVIDE_ALL/result_7
    -------------------------------------------------  ---------------------------
    Total                                     29.670ns (10.562ns logic, 19.108ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  -19.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.675ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_0
    SLICE_X12Y33.A5      net (fanout=2)        0.432   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[0]
    SLICE_X12Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<0>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X16Y32.D4      net (fanout=2)        0.831   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[9]
    SLICE_X16Y32.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o151
    SLICE_X16Y32.C2      net (fanout=8)        0.871   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
    SLICE_X16Y32.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o11
    SLICE_X17Y30.A1      net (fanout=27)       0.937   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o1
    SLICE_X17Y30.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1116_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o191
    SLICE_X16Y33.DX      net (fanout=2)        0.624   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_lut[6]
    SLICE_X16Y33.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<6>
    SLICE_X16Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[6]
    SLICE_X16Y34.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy[10]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_31_OUT_Madd_Madd_cy<10>
    SLICE_X12Y32.A5      net (fanout=2)        0.732   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_31_OUT[8]
    SLICE_X12Y32.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0013_INV_509_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o171
    SLICE_X17Y34.CX      net (fanout=9)        0.714   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1084_o
    SLICE_X17Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.675ns (10.601ns logic, 19.074ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  -19.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.675ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_2
    SLICE_X12Y33.C4      net (fanout=4)        0.617   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[2]
    SLICE_X12Y33.COUT    Topcyc                0.504   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.CMUX    Tbxc                  0.724   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X9Y34.C5       net (fanout=2)        0.809   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[8]
    SLICE_X9Y34.C        Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o171
    SLICE_X15Y36.DX      net (fanout=4)        0.852   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_lut[8]
    SLICE_X15Y36.COUT    Tdxcy                 0.385   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<8>
    SLICE_X15Y37.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[8]
    SLICE_X15Y37.CMUX    Tcinc                 0.417   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X11Y33.C6      net (fanout=23)       0.710   project12_mod_i/project12_reduced_0/N248
    SLICE_X11Y33.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o191
    SLICE_X17Y34.AX      net (fanout=7)        0.643   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1086_o
    SLICE_X17Y34.COUT    Taxcy                 0.526   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D5      net (fanout=1)        0.773   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[14]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.675ns (10.616ns logic, 19.059ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  -19.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 (FF)
  Destination:          project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      29.675ns (Levels of Logic = 35)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (0.855 - 0.909)
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1 to project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.456   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output_1
    SLICE_X12Y33.B5      net (fanout=4)        0.438   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/ADD_ALL/output[1]
    SLICE_X12Y33.COUT    Topcyb                0.657   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_cy[11]
    SLICE_X12Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Msub_a[15]_unary_minus_1_OUT_xor<15>
    SLICE_X8Y38.B3       net (fanout=13)       1.059   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_unary_minus_1_OUT[14]
    SLICE_X8Y38.B        Tilo                  0.124   project12_mod_i/project12_reduced_0/N8580
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o111_SW3
    SLICE_X12Y39.A2      net (fanout=3)        1.002   project12_mod_i/project12_reduced_0/N8580
    SLICE_X12Y39.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0006_INV_516_o11
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_739_o141
    SLICE_X16Y37.BX      net (fanout=22)       0.739   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_743_o
    SLICE_X16Y37.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy<13>
    SLICE_X16Y38.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_cy[13]
    SLICE_X16Y38.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_889_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_17_OUT_Madd_Madd_xor<15>
    SLICE_X13Y38.B6      net (fanout=23)       0.549   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_17_OUT[15]
    SLICE_X13Y38.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1741
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_791_o16
    SLICE_X10Y36.C5      net (fanout=25)       0.898   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_791_o
    SLICE_X10Y36.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N904
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1_SW0
    SLICE_X21Y34.C5      net (fanout=12)       0.973   project12_mod_i/project12_reduced_0/N22
    SLICE_X21Y34.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/N8415
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_841_o17_SW1
    SLICE_X14Y35.A2      net (fanout=3)        1.021   project12_mod_i/project12_reduced_0/N8696
    SLICE_X14Y35.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o1
    SLICE_X12Y30.CX      net (fanout=39)       0.835   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0009_INV_513_o
    SLICE_X12Y30.CMUX    Tcxc                  0.488   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_23_OUT_Madd_Madd_lut[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0010_INV_512_o1_SW3
    SLICE_X20Y35.D6      net (fanout=1)        0.840   project12_mod_i/project12_reduced_0/N1162
    SLICE_X20Y35.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_935_o181
    SLICE_X18Y34.BX      net (fanout=4)        0.677   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_943_o
    SLICE_X18Y34.COUT    Tbxcy                 0.520   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<9>
    SLICE_X18Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[9]
    SLICE_X18Y35.AMUX    Tcina                 0.390   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_25_OUT_Madd_Madd_cy<13>
    SLICE_X8Y36.A5       net (fanout=2)        0.768   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_25_OUT[10]
    SLICE_X8Y36.A        Tilo                  0.124   project12_mod_i/project12_reduced_0/N512
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_957_o151
    SLICE_X15Y37.BX      net (fanout=12)       0.827   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_962_o
    SLICE_X15Y37.CMUX    Tbxc                  0.715   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_27_OUT_Madd_Madd_cy<12>
    SLICE_X20Y33.A5      net (fanout=10)       0.765   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_27_OUT[11]
    SLICE_X20Y33.A       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1092
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1000_o131
    SLICE_X14Y31.DX      net (fanout=5)        0.767   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1003_o
    SLICE_X14Y31.COUT    Tdxcy                 0.396   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy<11>
    SLICE_X14Y32.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_cy[11]
    SLICE_X14Y32.BMUX    Tcinb                 0.505   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_29_OUT_Madd_Madd_xor<15>
    SLICE_X15Y31.B3      net (fanout=9)        0.729   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_29_OUT[13]
    SLICE_X15Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/N1618
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1039_o121
    SLICE_X16Y32.B2      net (fanout=15)       0.895   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1041_o
    SLICE_X16Y32.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1005_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0014_INV_508_o13_SW0
    SLICE_X11Y33.C6      net (fanout=23)       0.710   project12_mod_i/project12_reduced_0/N248
    SLICE_X11Y33.C       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1008_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1077_o191
    SLICE_X17Y34.AX      net (fanout=7)        0.643   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1086_o
    SLICE_X17Y34.COUT    Taxcy                 0.526   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<9>
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[9]
    SLICE_X17Y35.BMUX    Tcinb                 0.513   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy[13]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_33_OUT_Madd_Madd_cy<13>
    SLICE_X16Y31.B6      net (fanout=3)        0.683   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_33_OUT[11]
    SLICE_X16Y31.B       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1047_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_a[15]_GND_81_o_MUX_1113_o141
    SLICE_X15Y34.CX      net (fanout=3)        0.678   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/a[15]_GND_81_o_MUX_1117_o
    SLICE_X15Y34.COUT    Tcxcy                 0.398   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy<12>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_cy[12]
    SLICE_X15Y35.AMUX    Tcina                 0.397   project12_mod_i/project12_reduced_0/N3663
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_b[15]_add_35_OUT_Madd_Madd_xor<15>
    SLICE_X16Y29.D3      net (fanout=1)        0.882   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_b[15]_add_35_OUT[13]
    SLICE_X16Y29.D       Tilo                  0.124   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o23
    SLICE_X14Y33.A4      net (fanout=2)        0.916   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0017_INV_505_o22
    SLICE_X14Y33.COUT    Topcya                0.637   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_lut<0>
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.117   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.000   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_cy[11]
    SLICE_X14Y36.CMUX    Tcinc                 0.416   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/BUS_0005_INV_517_o
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Madd_GND_81_o_BUS_0001_add_38_OUT[16:0]_xor<14>
    SLICE_X19Y41.B6      net (fanout=1)        0.629   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/GND_81_o_BUS_0001_add_38_OUT[16:0][14]
    SLICE_X19Y41.CLK     Tas                   0.093   project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result[15]
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/num_signed[15]_denom_signed[15]_div_2/Mmux_o71
                                                       project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/PATH6/DIVIDE_ALL/result_15
    -------------------------------------------------  ---------------------------
    Total                                     29.675ns (10.752ns logic, 18.923ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y4.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y4.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y25.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y25.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y14.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y14.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y21.CLKARDCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y21.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y18.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y7.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y19.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y19.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y18.WRCLK
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y4.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X4Y4.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y13.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y13.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y47.CLKBWRCLK
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: project12_mod_i/project12_reduced_0/project12_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: project12_mod_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.055ns (data path - clock path skew + uncertainty)
  Source:               project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y146.AQ     Tcko                  0.456   project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X27Y146.BX     net (fanout=1)        0.483   project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X27Y146.CLK    Tdick                 0.081   project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.537ns logic, 0.483ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Delay:                  1.033ns (data path - clock path skew + uncertainty)
  Source:               project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    project12_mod_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y146.BQ     Tcko                  0.456   project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X27Y146.CX     net (fanout=1)        0.481   project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X27Y146.CLK    Tdick                 0.061   project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       project12_mod_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.517ns logic, 0.481ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 162  Score: 2310362  (Setup/Max: 2310362, Hold: 0)

Constraints cover 156712370531475390 paths, 0 nets, and 40925 connections

Design statistics:
   Minimum period:  29.836ns{1}   (Maximum frequency:  33.517MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 23 15:07:41 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 736 MB



