{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651461023147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461023151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 05:10:22 2022 " "Processing started: Mon May 02 05:10:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461023151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461023151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c tecnica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c tecnica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461023151 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461025943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651461026034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651461026034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/nios_system_tec3.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/nios_system_tec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3 " "Found entity 1: nios_system_tec3" {  } { { "nios_system_tec3/synthesis/nios_system_tec3.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/nios_system_tec3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_tec3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_tec3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_system_tec3/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_irq_mapper " "Found entity 1: nios_system_tec3_irq_mapper" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_irq_mapper.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1 " "Found entity 1: nios_system_tec3_mm_interconnect_1" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_tec3_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_tec3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1_rsp_mux " "Found entity 1: nios_system_tec3_mm_interconnect_1_rsp_mux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1_rsp_demux " "Found entity 1: nios_system_tec3_mm_interconnect_1_rsp_demux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1_cmd_mux " "Found entity 1: nios_system_tec3_mm_interconnect_1_cmd_mux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1_cmd_demux " "Found entity 1: nios_system_tec3_mm_interconnect_1_cmd_demux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042237 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_tec3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_1_router_001_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042258 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_1_router_001 " "Found entity 2: nios_system_tec3_mm_interconnect_1_router_001" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_1_router_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_1_router_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042274 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_1_router " "Found entity 2: nios_system_tec3_mm_interconnect_1_router" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0 " "Found entity 1: nios_system_tec3_mm_interconnect_0" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_tec3_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_tec3_mm_interconnect_0_rsp_mux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_system_tec3_mm_interconnect_0_rsp_demux_002" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_tec3_mm_interconnect_0_rsp_demux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_system_tec3_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_tec3_mm_interconnect_0_cmd_mux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_tec3_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_tec3_mm_interconnect_0_cmd_demux" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042611 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042611 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042611 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042611 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system_tec3/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system_tec3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system_tec3/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_0_router_006_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042713 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_0_router_006 " "Found entity 2: nios_system_tec3_mm_interconnect_0_router_006" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042724 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_0_router_004 " "Found entity 2: nios_system_tec3_mm_interconnect_0_router_004" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042734 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_0_router_002 " "Found entity 2: nios_system_tec3_mm_interconnect_0_router_002" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042758 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_0_router_001 " "Found entity 2: nios_system_tec3_mm_interconnect_0_router_001" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651461042773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_tec3_mm_interconnect_0_router_default_decode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042778 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_mm_interconnect_0_router " "Found entity 2: nios_system_tec3_mm_interconnect_0_router" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios_system_tec3/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_tec3_cpu_custom_instruction_master_multi_xconnect" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios_system_tec3/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_timer " "Found entity 1: nios_system_tec3_timer" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_timer.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461042835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461042835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/math_utility.vhd 1 0 " "Found 1 design units, including 0 entities, in source file nios_system_tec3/synthesis/submodules/math_utility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_utility_pkg (nios_system_tec3) " "Found design unit 1: math_utility_pkg (nios_system_tec3)" {  } { { "nios_system_tec3/synthesis/submodules/math_utility.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/math_utility.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/fixed_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (nios_system_tec3) " "Found design unit 1: fixed_pkg (nios_system_tec3)" {  } { { "nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043420 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" 1474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/float_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file nios_system_tec3/synthesis/submodules/float_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg (nios_system_tec3) " "Found design unit 1: float_pkg (nios_system_tec3)" {  } { { "nios_system_tec3/synthesis/submodules/float_pkg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/float_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Found design unit 2: float_pkg-body" {  } { { "nios_system_tec3/synthesis/submodules/float_pkg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/float_pkg.vhd" 1001 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/rom_sincrona_d_tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/rom_sincrona_d_tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_tanh_mem_9k-sincrona " "Found design unit 1: d_tanh_mem_9k-sincrona" {  } { { "nios_system_tec3/synthesis/submodules/ROM_sincrona_d_tanh.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/ROM_sincrona_d_tanh.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043455 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_tanh_mem_9k " "Found entity 1: d_tanh_mem_9k" {  } { { "nios_system_tec3/synthesis/submodules/ROM_sincrona_d_tanh.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/ROM_sincrona_d_tanh.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/rom_sincrona_tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/rom_sincrona_tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanh_mem_9k-sincrona " "Found design unit 1: tanh_mem_9k-sincrona" {  } { { "nios_system_tec3/synthesis/submodules/ROM_sincrona_tanh.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/ROM_sincrona_tanh.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043467 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanh_mem_9k " "Found entity 1: tanh_mem_9k" {  } { { "nios_system_tec3/synthesis/submodules/ROM_sincrona_tanh.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/ROM_sincrona_tanh.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/tanh_instruct_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/tanh_instruct_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_tanh_top " "Found entity 1: d_tanh_top" {  } { { "nios_system_tec3/synthesis/submodules/tanh_instruct_top.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/tanh_instruct_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_sysid " "Found entity 1: nios_system_tec3_sysid" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_sysid.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_sw " "Found entity 1: nios_system_tec3_sw" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_sw.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_sdram_input_efifo_module " "Found entity 1: nios_system_tec3_sdram_input_efifo_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043532 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_sdram " "Found entity 2: nios_system_tec3_sdram" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_pll " "Found entity 1: nios_system_tec3_pll" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_pll.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_performance_counter_0 " "Found entity 1: nios_system_tec3_performance_counter_0" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_performance_counter_0.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_led " "Found entity 1: nios_system_tec3_led" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_led.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_key " "Found entity 1: nios_system_tec3_key" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_key.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_tec3_jtag_uart_sim_scfifo_w" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043612 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_jtag_uart_scfifo_w " "Found entity 2: nios_system_tec3_jtag_uart_scfifo_w" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043612 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec3_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_tec3_jtag_uart_sim_scfifo_r" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043612 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec3_jtag_uart_scfifo_r " "Found entity 4: nios_system_tec3_jtag_uart_scfifo_r" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043612 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec3_jtag_uart " "Found entity 5: nios_system_tec3_jtag_uart" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu " "Found entity 1: nios_system_tec3_cpu" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461043631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461043631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_cpu_ic_data_module " "Found entity 1: nios_system_tec3_cpu_cpu_ic_data_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec3_cpu_cpu_ic_tag_module " "Found entity 2: nios_system_tec3_cpu_cpu_ic_tag_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec3_cpu_cpu_bht_module " "Found entity 3: nios_system_tec3_cpu_cpu_bht_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec3_cpu_cpu_register_bank_a_module " "Found entity 4: nios_system_tec3_cpu_cpu_register_bank_a_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec3_cpu_cpu_register_bank_b_module " "Found entity 5: nios_system_tec3_cpu_cpu_register_bank_b_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_tec3_cpu_cpu_dc_tag_module " "Found entity 6: nios_system_tec3_cpu_cpu_dc_tag_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_tec3_cpu_cpu_dc_data_module " "Found entity 7: nios_system_tec3_cpu_cpu_dc_data_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_tec3_cpu_cpu_dc_victim_module " "Found entity 8: nios_system_tec3_cpu_cpu_dc_victim_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_tec3_cpu_cpu_nios2_oci_debug " "Found entity 9: nios_system_tec3_cpu_cpu_nios2_oci_debug" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_tec3_cpu_cpu_nios2_oci_break " "Found entity 10: nios_system_tec3_cpu_cpu_nios2_oci_break" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_tec3_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios_system_tec3_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_tec3_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios_system_tec3_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_tec3_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios_system_tec3_cpu_cpu_nios2_oci_itrace" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_tec3_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios_system_tec3_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_tec3_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios_system_tec3_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_tec3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_system_tec3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_tec3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_system_tec3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_tec3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_system_tec3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_tec3_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios_system_tec3_cpu_cpu_nios2_oci_fifo" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_tec3_cpu_cpu_nios2_oci_pib " "Found entity 20: nios_system_tec3_cpu_cpu_nios2_oci_pib" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_tec3_cpu_cpu_nios2_oci_im " "Found entity 21: nios_system_tec3_cpu_cpu_nios2_oci_im" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_tec3_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios_system_tec3_cpu_cpu_nios2_performance_monitors" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_tec3_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios_system_tec3_cpu_cpu_nios2_avalon_reg" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_tec3_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios_system_tec3_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_tec3_cpu_cpu_nios2_ocimem " "Found entity 25: nios_system_tec3_cpu_cpu_nios2_ocimem" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_tec3_cpu_cpu_nios2_oci " "Found entity 26: nios_system_tec3_cpu_cpu_nios2_oci" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_tec3_cpu_cpu " "Found entity 27: nios_system_tec3_cpu_cpu" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_system_tec3_cpu_cpu_debug_slave_sysclk" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_cpu_debug_slave_tck " "Found entity 1: nios_system_tec3_cpu_cpu_debug_slave_tck" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_system_tec3_cpu_cpu_debug_slave_wrapper" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_cpu_mult_cell " "Found entity 1: nios_system_tec3_cpu_cpu_mult_cell" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_mult_cell.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec3_cpu_cpu_test_bench " "Found entity 1: nios_system_tec3_cpu_cpu_test_bench" {  } { { "nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_test_bench.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/nios_system_tec3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios_system_tec3/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461044995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461044995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios_system_tec3/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461045014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461045014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios_system_tec3/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461045032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461045032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec3/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec3/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system_tec3/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461045052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461045052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecnica3.v 1 1 " "Found 1 design units, including 1 entities, in source file tecnica3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecnica3 " "Found entity 1: tecnica3" {  } { { "tecnica3.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica3.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461045062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461045062 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "math_utility_pkg IEEE_PROPOSED fixed_pkg.vhd(23) " "VHDL Use Clause error at fixed_pkg.vhd(23): design library \"IEEE_PROPOSED\" does not contain primary unit \"math_utility_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" 23 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1651461045063 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "fixed_pkg.vhd(23) " "VHDL error at fixed_pkg.vhd(23): selected name in use clause is not an expanded name" {  } { { "nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec3/synthesis/submodules/fixed_pkg.vhd" 23 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1651461045063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/output_files/tecnica3.map.smsg " "Generated suppressed messages file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/output_files/tecnica3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461045236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461046765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 05:10:46 2022 " "Processing ended: Mon May 02 05:10:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461046765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461046765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461046765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461046765 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461047416 ""}
