
*** Running vivado
    with args -log top_level_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 358.125 ; gain = 78.063
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 426.750 ; gain = 68.625
Command: synth_design -top top_level_wrapper -part xczu29dr-ffvf1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15512 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.883 ; gain = 178.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_level_RFSoC_Controller_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_RFSoC_Controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_RFSoC_Controller_0_0' (1#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_RFSoC_Controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_clk_wiz_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_level_clk_wiz_0' (2#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_level_gpio_split_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_gpio_split_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_gpio_split_0_0' (3#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_gpio_split_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'gpio_split_0' of module 'top_level_gpio_split_0_0' has 14 connections declared, but only 12 given [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:96]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:109]
INFO: [Synth 8-6157] synthesizing module 'top_level_ila_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_ila_0_0' (4#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_microblaze_mcs_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_microblaze_mcs_0_0' (5#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_usp_rf_data_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0' (6#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_usp_rf_data_converter_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'top_level_usp_rf_data_converter_0_0' has 32 connections declared, but only 22 given [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:119]
INFO: [Synth 8-6157] synthesizing module 'top_level_util_ds_buf_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_util_ds_buf_0_0' (7#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_util_vector_logic_0_0' [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_util_vector_logic_0_0' (8#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/.Xil/Vivado-9740-DESKTOP-6ILET8A/realtime/top_level_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz'. This will prevent further optimization [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_mcs_0'. This will prevent further optimization [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:114]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_vector_logic_0'. This will prevent further optimization [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:145]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usp_rf_data_converter_0'. This will prevent further optimization [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:119]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RFSoC_Controller_0'. This will prevent further optimization [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:75]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (9#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/synth/top_level.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (10#1) [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.504 ; gain = 241.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.086 ; gain = 247.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.086 ; gain = 247.516
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_in_context.xdc] for cell 'top_level_i/microblaze_mcs_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_in_context.xdc] for cell 'top_level_i/microblaze_mcs_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0/top_level_clk_wiz_0_in_context.xdc] for cell 'top_level_i/clk_wiz'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0/top_level_clk_wiz_0_in_context.xdc] for cell 'top_level_i/clk_wiz'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0_in_context.xdc] for cell 'top_level_i/util_vector_logic_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0_in_context.xdc] for cell 'top_level_i/util_vector_logic_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_RFSoC_Controller_0_0/top_level_RFSoC_Controller_0_0/top_level_RFSoC_Controller_0_0_in_context.xdc] for cell 'top_level_i/RFSoC_Controller_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_RFSoC_Controller_0_0/top_level_RFSoC_Controller_0_0/top_level_RFSoC_Controller_0_0_in_context.xdc] for cell 'top_level_i/RFSoC_Controller_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_gpio_split_0_0/top_level_gpio_split_0_0/top_level_gpio_split_0_0_in_context.xdc] for cell 'top_level_i/gpio_split_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_gpio_split_0_0/top_level_gpio_split_0_0/top_level_gpio_split_0_0_in_context.xdc] for cell 'top_level_i/gpio_split_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0_in_context.xdc] for cell 'top_level_i/util_ds_buf_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0_in_context.xdc] for cell 'top_level_i/util_ds_buf_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc] for cell 'top_level_i/usp_rf_data_converter_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc] for cell 'top_level_i/usp_rf_data_converter_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_ila_0_0/top_level_ila_0_0/top_level_ila_0_0_in_context.xdc] for cell 'top_level_i/ila_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_ila_0_0/top_level_ila_0_0/top_level_ila_0_0_in_context.xdc] for cell 'top_level_i/ila_0'
Parsing XDC File [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/constrs_1/new/elab_design.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/constrs_1/new/elab_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/constrs_1/new/elab_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1644.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1644.215 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.215 ; gain = 320.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.215 ; gain = 320.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0/top_level_clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0/top_level_clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0/top_level_clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0/top_level_clk_wiz_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property DONT_TOUCH = true for top_level_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_mcs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/RFSoC_Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/gpio_split_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/usp_rf_data_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.215 ; gain = 320.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.215 ; gain = 320.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.215 ; gain = 320.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/clk_wiz/clk_out1' to pin 'top_level_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/clk_wiz/clk_out2' to pin 'top_level_i/clk_wiz/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/util_ds_buf_0/BUFG_O[0]' to pin '{top_level_i/util_ds_buf_0/bbstub_BUFG_O[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/usp_rf_data_converter_0/clk_dac0' to pin 'top_level_i/usp_rf_data_converter_0/bbstub_clk_dac0/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2091.625 ; gain = 768.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2091.625 ; gain = 768.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2101.469 ; gain = 777.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |top_level_RFSoC_Controller_0_0      |         1|
|2     |top_level_clk_wiz_0                 |         1|
|3     |top_level_gpio_split_0_0            |         1|
|4     |top_level_ila_0_0                   |         1|
|5     |top_level_microblaze_mcs_0_0        |         1|
|6     |top_level_usp_rf_data_converter_0_0 |         1|
|7     |top_level_util_ds_buf_0_0           |         1|
|8     |top_level_util_vector_logic_0_0     |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |top_level_RFSoC_Controller_0_0      |     1|
|2     |top_level_clk_wiz_0                 |     1|
|3     |top_level_gpio_split_0_0            |     1|
|4     |top_level_ila_0_0                   |     1|
|5     |top_level_microblaze_mcs_0_0        |     1|
|6     |top_level_usp_rf_data_converter_0_0 |     1|
|7     |top_level_util_ds_buf_0_0           |     1|
|8     |top_level_util_vector_logic_0_0     |     1|
|9     |IBUF                                |     1|
|10    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   353|
|2     |  top_level_i |top_level |   344|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2116.277 ; gain = 792.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2116.277 ; gain = 719.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2116.277 ; gain = 792.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2170.344 ; gain = 1743.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/synth_1/top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_synth.rpt -pb top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 12:42:31 2019...
