

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:54:57 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.368 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     38|        -|        -|    -|
|Expression           |        -|      0|        0|     1446|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1672|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     38|     1672|     1610|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+----------------+
    |                    Instance                   |                   Module                  |   Expression   |
    +-----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_13s_15s_12s_22_1_1_U19     |myproject_am_addmul_13s_15s_12s_22_1_1     | (i0 + i1) * i2 |
    |myproject_am_addmul_15s_12s_12s_22_1_1_U26     |myproject_am_addmul_15s_12s_12s_22_1_1     | (i0 + i1) * i2 |
    |myproject_am_submul_14s_12s_12s_22_1_1_U29     |myproject_am_submul_14s_12s_12s_22_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_14s_12s_12s_22_1_1_U30     |myproject_am_submul_14s_12s_12s_22_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_15s_12s_12s_22_1_1_U37     |myproject_am_submul_15s_12s_12s_22_1_1     | (i0 - i1) * i2 |
    |myproject_am_submul_15s_13s_12s_22_1_1_U27     |myproject_am_submul_15s_13s_12s_22_1_1     | (i0 - i1) * i2 |
    |myproject_mac_mul_sub_25s_12s_27ns_27_1_1_U28  |myproject_mac_mul_sub_25s_12s_27ns_27_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_25s_12s_27ns_27_1_1_U7    |myproject_mac_muladd_25s_12s_27ns_27_1_1   |  i0 + i1 * i2  |
    |myproject_mac_mulsub_24s_12s_27ns_27_1_1_U18   |myproject_mac_mulsub_24s_12s_27ns_27_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_24s_12s_27s_27_1_1_U33    |myproject_mac_mulsub_24s_12s_27s_27_1_1    |  i0 - i1 * i2  |
    |myproject_mul_mul_12s_12s_22_1_1_U2            |myproject_mul_mul_12s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_22_1_1_U15           |myproject_mul_mul_12s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_22_1_1_U32           |myproject_mul_mul_12s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U4            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U5            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U6            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U8            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U11           |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U13           |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_22_1_1_U1            |myproject_mul_mul_13s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_22_1_1_U35           |myproject_mul_mul_13s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_25_1_1_U3            |myproject_mul_mul_13s_12s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_25_1_1_U10           |myproject_mul_mul_13s_12s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_13s_12s_25_1_1_U12           |myproject_mul_mul_13s_12s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_14s_12s_22_1_1_U20           |myproject_mul_mul_14s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_14s_12s_26_1_1_U9            |myproject_mul_mul_14s_12s_26_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_22_1_1_U23           |myproject_mul_mul_15s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_22_1_1_U34           |myproject_mul_mul_15s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_15s_12s_22_1_1_U36           |myproject_mul_mul_15s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_17s_12s_22_1_1_U31           |myproject_mul_mul_17s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_24s_12s_27_1_1_U14           |myproject_mul_mul_24s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_24s_12s_27_1_1_U16           |myproject_mul_mul_24s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_24s_12s_27_1_1_U17           |myproject_mul_mul_24s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_24s_12s_27_1_1_U24           |myproject_mul_mul_24s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_24s_12s_27_1_1_U25           |myproject_mul_mul_24s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_25s_12s_27_1_1_U22           |myproject_mul_mul_25s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_26s_12s_27_1_1_U21           |myproject_mul_mul_26s_12s_27_1_1           |     i0 * i1    |
    |myproject_mul_mul_7ns_12s_17_1_1_U38           |myproject_mul_mul_7ns_12s_17_1_1           |     i0 * i1    |
    +-----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_35_fu_401_p2                  |     *    |      0|  0|   9|           4|          12|
    |add_ln1192_10_fu_618_p2           |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_11_fu_1005_p2          |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_13_fu_659_p2           |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_14_fu_1040_p2          |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_15_fu_1052_p2          |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_16_fu_1069_p2          |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_18_fu_719_p2           |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_19_fu_740_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln1192_20_fu_777_p2           |     +    |      0|  0|  32|          32|          32|
    |add_ln1192_2_fu_363_p2            |     +    |      0|  0|  34|          27|          27|
    |add_ln1192_3_fu_823_p2            |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_4_fu_855_p2            |     +    |      0|  0|  32|          27|          27|
    |add_ln1192_6_fu_535_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln1192_7_fu_911_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln1192_8_fu_924_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_1180_p2                    |     +    |      0|  0|  32|          27|          27|
    |r_V_49_fu_849_p2                  |     +    |      0|  0|  24|          17|          17|
    |r_V_50_fu_389_p2                  |     +    |      0|  0|  22|          15|          15|
    |ret_V_1_fu_956_p2                 |     +    |      0|  0|  32|          26|          32|
    |ret_V_2_fu_1011_p2                |     +    |      0|  0|  32|          20|          27|
    |ret_V_3_fu_1126_p2                |     +    |      0|  0|  32|          20|          27|
    |ret_V_4_fu_796_p2                 |     +    |      0|  0|  32|          25|          32|
    |ret_V_fu_875_p2                   |     +    |      0|  0|  32|          21|          27|
    |r_V_47_fu_329_p2                  |     -    |      0|  0|  22|          15|          15|
    |r_V_52_fu_569_p2                  |     -    |      0|  0|  24|          17|          17|
    |r_V_55_fu_701_p2                  |     -    |      0|  0|  23|          16|          16|
    |r_V_56_fu_746_p2                  |     -    |      0|  0|  23|          16|          16|
    |sub_ln1192_10_fu_980_p2           |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_11_fu_992_p2           |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_13_fu_647_p2           |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_14_fu_1035_p2          |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_15_fu_1086_p2          |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_16_fu_1103_p2          |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_17_fu_1120_p2          |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_18_fu_689_p2           |     -    |      0|  0|  34|           1|          27|
    |sub_ln1192_19_fu_695_p2           |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_20_fu_764_p2           |     -    |      0|  0|  32|          32|          32|
    |sub_ln1192_21_fu_790_p2           |     -    |      0|  0|  32|          32|          32|
    |sub_ln1192_2_fu_464_p2            |     -    |      0|  0|  34|          27|          27|
    |sub_ln1192_3_fu_869_p2            |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_4_fu_516_p2            |     -    |      0|  0|  32|          32|          32|
    |sub_ln1192_5_fu_899_p2            |     -    |      0|  0|  32|          32|          32|
    |sub_ln1192_6_fu_937_p2            |     -    |      0|  0|  32|          32|          32|
    |sub_ln1192_7_fu_950_p2            |     -    |      0|  0|  32|          32|          32|
    |sub_ln1192_9_fu_606_p2            |     -    |      0|  0|  32|          27|          27|
    |sub_ln1192_fu_309_p2              |     -    |      0|  0|  32|          27|          27|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1446|        1189|        1257|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_10_reg_1656                 |   27|   0|   27|          0|
    |add_ln1192_13_reg_1671                 |   27|   0|   27|          0|
    |add_ln1192_2_reg_1534                  |   27|   0|   27|          0|
    |add_ln1192_6_reg_1626                  |   27|   0|   32|          5|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |mul_ln1118_reg_1586                    |   24|   0|   24|          0|
    |mul_ln1192_10_reg_1636                 |   27|   0|   27|          0|
    |mul_ln1192_11_reg_1641                 |   22|   0|   22|          0|
    |mul_ln1192_12_reg_1646                 |   22|   0|   22|          0|
    |mul_ln1192_16_reg_1661                 |   22|   0|   22|          0|
    |mul_ln1192_17_reg_1666                 |   22|   0|   22|          0|
    |mul_ln1192_1_reg_1443                  |   22|   0|   22|          0|
    |mul_ln1192_20_reg_1591                 |   27|   0|   27|          0|
    |mul_ln1192_22_reg_1676                 |   22|   0|   22|          0|
    |mul_ln1192_23_reg_1686                 |   22|   0|   22|          0|
    |mul_ln1192_24_reg_1606                 |   27|   0|   27|          0|
    |mul_ln1192_25_reg_1611                 |   27|   0|   27|          0|
    |mul_ln1192_27_reg_1601                 |   22|   0|   22|          0|
    |mul_ln1192_5_reg_1621                  |   22|   0|   22|          0|
    |mul_ln1192_9_reg_1631                  |   27|   0|   27|          0|
    |mul_ln1192_reg_1431                    |   22|   0|   22|          0|
    |p_Val2_6_reg_1448                      |   12|   0|   12|          0|
    |p_Val2_6_reg_1448_pp0_iter1_reg        |   12|   0|   12|          0|
    |r_V_12_reg_1539                        |   24|   0|   24|          0|
    |r_V_1_reg_1549                         |   12|   0|   13|          1|
    |r_V_22_reg_1544                        |   26|   0|   26|          0|
    |r_V_23_reg_1555                        |   25|   0|   25|          0|
    |r_V_2_reg_1464                         |   12|   0|   13|          1|
    |r_V_2_reg_1464_pp0_iter1_reg           |   12|   0|   13|          1|
    |r_V_32_reg_1571                        |   25|   0|   25|          0|
    |r_V_35_reg_1581                        |   17|   0|   17|          0|
    |r_V_36_reg_1504                        |   24|   0|   24|          0|
    |r_V_43_reg_1509                        |   24|   0|   24|          0|
    |r_V_45_reg_1514                        |   24|   0|   24|          0|
    |r_V_47_reg_1529                        |   15|   0|   15|          0|
    |r_V_48_reg_1469                        |   25|   0|   25|          0|
    |r_V_50_reg_1560                        |   15|   0|   15|          0|
    |r_V_50_reg_1560_pp0_iter2_reg          |   15|   0|   15|          0|
    |r_V_51_reg_1566                        |   24|   0|   24|          0|
    |r_V_52_reg_1651                        |   15|   0|   17|          2|
    |r_V_8_reg_1524                         |   12|   0|   14|          2|
    |sext_ln1117_reg_1415                   |   24|   0|   24|          0|
    |sext_ln1118_13_reg_1479                |   24|   0|   24|          0|
    |sext_ln1192_19_reg_1576                |   17|   0|   17|          0|
    |sext_ln1192_19_reg_1576_pp0_iter2_reg  |   17|   0|   17|          0|
    |sext_ln1192_1_reg_1519                 |   27|   0|   27|          0|
    |sext_ln1192_2_reg_1436                 |   22|   0|   22|          0|
    |sext_ln1192_2_reg_1436_pp0_iter1_reg   |   22|   0|   22|          0|
    |sext_ln1192_reg_1410                   |   22|   0|   22|          0|
    |sext_ln1192_reg_1410_pp0_iter1_reg     |   22|   0|   22|          0|
    |shl_ln1192_19_reg_1681                 |   22|   0|   27|          5|
    |sub_ln1192_2_reg_1616                  |   27|   0|   27|          0|
    |tmp_1_reg_1399                         |   12|   0|   12|          0|
    |tmp_2_reg_1421                         |   12|   0|   12|          0|
    |tmp_4_reg_1485                         |   12|   0|   12|          0|
    |tmp_5_reg_1492                         |   12|   0|   12|          0|
    |trunc_ln1117_reg_1394                  |   12|   0|   12|          0|
    |trunc_ln1192_1_reg_1596                |   22|   0|   22|          0|
    |trunc_ln1192_reg_1474                  |   22|   0|   22|          0|
    |trunc_ln708_4_reg_1691                 |   12|   0|   12|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  192|   0|  192|          0|
    |tmp_1_reg_1399                         |   64|  32|   12|          0|
    |tmp_2_reg_1421                         |   64|  32|   12|          0|
    |tmp_4_reg_1485                         |   64|  32|   12|          0|
    |tmp_5_reg_1492                         |   64|  32|   12|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1672| 128| 1481|         17|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

