Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home1/ISEProjects/FinalProjects/Crodeators_top_testbench3_isim_beh.exe" -prj "/home1/ISEProjects/FinalProjects/Crodeators_top_testbench3_beh.prj" "work.Crodeators_top_testbench3" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home1/ISEProjects/FinalProjects/Crodeators_top.vhd" into library work
Parsing VHDL file "/home1/ISEProjects/FinalProjects/Crodeators_top_testbench3.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97692 KB
Fuse CPU Usage: 1320 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture crodeators_top_arch of entity Crodeators_top [crodeators_top_default]
Compiling architecture behavior of entity crodeators_top_testbench3
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home1/ISEProjects/FinalProjects/Crodeators_top_testbench3_isim_beh.exe
Fuse Memory Usage: 670060 KB
Fuse CPU Usage: 1410 ms
GCC CPU Usage: 120 ms
