// Seed: 3599432521
module module_0 ();
  reg id_1 = 1 & {id_1 <-> -1{1}};
  assign module_1.id_4 = 0;
  always_ff id_2 <= id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output supply1 id_5
);
  tri1 id_7, id_8;
  assign id_5 = {-1{id_7}} <-> 1;
  module_0 modCall_1 ();
  wire id_9, id_10;
  tri  id_11;
  wire id_12;
  assign id_11 = id_0;
  wire id_13, id_14, id_15, id_16;
  assign id_13 = id_13;
endmodule
