
module i2c_slave_top
(
    input clk,
    input rst_n,
    inout scl,
    inout sda
);

    /*****************************************************************************************************/

    //ä¾æ®ç³»ç»Ÿçš„æ•´ä½“è®¾è®¡è€Œé€‰æ‹©
    //å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾
    reg reset_1, reset_2;
    wire reset_in;
    
    always @(posedge clk or negedge rst_n) begin
        if(!rst_n) begin
            reset_1 <= 1'b0;
            reset_2 <= 1'b0;
        end
        else begin
            reset_1 <= 1'b1;
            reset_2 <= reset_1;
        end
    end
    
    assign reset_in = reset_2;

    /*****************************************************************************************************/

    //PLL IP Coreè¾“å‡ºclk
    //ä½¿ç”¨50MHzæ—¶é’Ÿæº    
    i2c_slave #(.I2C_SLAVE_ADDR(7'h66)) u2
    (
        .clk(clk),
        .rst_n(reset_in),
        .scl(scl),
        .sda(sda)
    );
    
    
endmodule

