#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr  1 16:07:00 2024
# Process ID: 22724
# Current directory: C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent91028 C:\Users\14435\Desktop\ECE385\Lab 6\Lab_6\Lab_6.xpr
# Log file: C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/vivado.log
# Journal file: C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/14435/Desktop/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/14435/Desktop/Vivado/2022.2/data/ip'.
opopen_project: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1202.527 ; gain = 390.582
update_compile_order -fileset sources_crexit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 16:09:55 2024...
35/Desktop/ECE385/Lab 6/Lab_6/Lab_6.srcs/sources_1/bd/mb_block/mb_block.bd}}]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: mb_intro_top
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/14435/Desktop/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.301 ; gain = 396.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_intro_top' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/design_source/mb_intro_top.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_1_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1181]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2249]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2249]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1974]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1974]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1974]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1181]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2015]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2161]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2161]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2207]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2207]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2232]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2232]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:2015]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/.Xil/Vivado-22724-BOOK-SIO57HHSUH/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1170]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1170]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:1170]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'mb_intro_top' (0#1) [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/design_source/mb_intro_top.sv:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_5YIJ0K is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_5YIJ0K is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_5YIJ0K is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_5YIJ0K is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_1SCR8U8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_1SCR8U8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_1SCR8U8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_1SCR8U8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1VI1NO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1VI1NO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1VI1NO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1VI1NO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1ST4AV9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1ST4AV9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_1ST4AV9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_1ST4AV9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_UT2LJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_UT2LJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_UT2LJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_UT2LJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1TK4492 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1TK4492 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1TK4492 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1TK4492 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module mb_block_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module mb_intro_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module mb_intro_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.551 ; gain = 492.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.551 ; gain = 492.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.551 ; gain = 492.926
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2041.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_intro_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_intro_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_intro_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_intro_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'd0_an[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'd0_an[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'd0_an[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'd0_an[3]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[3]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[4]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[5]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[6]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'd0_seg[7]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'servo0'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'servo1'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'servo2'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'servo3'. [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc:118]
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/lab6_1_provided/pin_assignment/mb_intro_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_intro_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/14435/Desktop/ECE385/Lab 6/Lab_6/Lab_6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_intro_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_intro_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2088.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2193.332 ; gain = 645.707
76 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2193.332 ; gain = 983.035
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 22:12:22 2024...
