

================================================================
== Vivado HLS Report for 'stream_deconv_385'
================================================================
* Date:           Tue Oct 30 20:44:33 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.99|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70163|  70163|  70163|  70163|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_IH_L_IW   |  69375|  69375|       111|          -|          -|   625|    no    |
        | + L_BUF      |     32|     32|         2|          1|          1|    32|    yes   |
        | + L_KH_L_KW  |     74|     74|         5|          2|          1|    36|    yes   |
        |- Loop 2      |    785|    785|         3|          1|          1|   784|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    501|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     504|    137|
|Memory           |        0|      -|    1080|    270|
|Multiplexer      |        -|      -|       -|   1011|
|Register         |        -|      -|     412|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    1996|   1919|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+-------+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+---------------------+---------+-------+-----+-----+
    |deconv_mux_305_18_1_U81  |deconv_mux_305_18_1  |        0|      0|  504|  137|
    +-------------------------+---------------------+---------+-------+-----+-----+
    |Total                    |                     |        0|      0|  504|  137|
    +-------------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------+----------------------+-----------+
    |          Instance          |        Module        | Expression|
    +----------------------------+----------------------+-----------+
    |deconv_mul_mul_18cud_x_U82  |deconv_mul_mul_18cud  |  i0 * i1  |
    +----------------------------+----------------------+-----------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |layer3_matrix_0_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_1_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_2_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_3_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_4_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_5_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_6_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_7_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_8_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_9_V_U   |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_10_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_11_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_12_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_13_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_14_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_15_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_16_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_17_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_18_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_19_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_20_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_21_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_22_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_23_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_24_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_25_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_26_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_27_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_28_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    |layer3_matrix_29_V_U  |stream_deconv_385JfO  |        0|  36|   9|    30|   18|     1|          540|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        0|1080| 270|   900|  540|    30|        16200|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ic_V_fu_1063_p2                    |     +    |      0|  0|  15|           6|           1|
    |ih_V_fu_1029_p2                    |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next1_fu_1372_p2    |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next8_fu_1023_p2    |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next_fu_1101_p2     |     +    |      0|  0|  15|           6|           1|
    |iw_V_fu_1361_p2                    |     +    |      0|  0|  15|           5|           1|
    |kh_V_fu_1107_p2                    |     +    |      0|  0|  12|           3|           1|
    |kw_V_fu_1202_p2                    |     +    |      0|  0|  12|           3|           1|
    |oh_V_fu_1378_p2                    |     +    |      0|  0|  15|           5|           1|
    |ow_V_fu_1438_p2                    |     +    |      0|  0|  15|           5|           1|
    |r_V_1_i_i_i_mid2_fu_1139_p2        |     +    |      0|  0|  15|           5|           5|
    |r_V_fu_1210_p2                     |     +    |      0|  0|  15|           5|           5|
    |stream_o_V_V_din                   |     +    |      0|  0|  25|          18|          18|
    |tmp_4_fu_1178_p2                   |     +    |      0|  0|   8|           7|           7|
    |tmp_6_30_i_i_i_fu_1326_p2          |     +    |      0|  0|  25|          18|          18|
    |tmp_7_fu_1191_p2                   |     +    |      0|  0|  19|          12|           6|
    |tmp_3_fu_1168_p2                   |     -    |      0|  0|   8|           7|           7|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state14_pp2_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_371                   |    and   |      0|  0|   8|           1|           1|
    |exitcond3_i_i_i_fu_1035_p2         |   icmp   |      0|  0|  11|           5|           4|
    |exitcond4_i_i_i_fu_1057_p2         |   icmp   |      0|  0|  11|           6|           7|
    |exitcond6_i_i_i_fu_1113_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten1_fu_1366_p2       |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten9_fu_1017_p2       |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_flatten_fu_1095_p2        |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_i_i_i_fu_1384_p2          |   icmp   |      0|  0|  11|           5|           3|
    |switch_fu_1073_p2                  |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_condition_553                   |    or    |      0|  0|   8|           1|           1|
    |op_V_read_assign_31_s_fu_1079_p3   |  select  |      0|  0|  18|           1|          18|
    |p_1_i_i_i_mid2_fu_1398_p3          |  select  |      0|  0|   5|           1|           5|
    |p_2_i_i_i_mid2_fu_1041_p3          |  select  |      0|  0|   5|           1|           1|
    |p_3_i_i_i_mid2_fu_1390_p3          |  select  |      0|  0|   5|           1|           1|
    |p_6_i_i_i_mid2_fu_1119_p3          |  select  |      0|  0|   3|           1|           1|
    |p_i_i_i_mid2_fu_1049_p3            |  select  |      0|  0|   5|           1|           5|
    |r_V_1_i_i_i_mid2_v_v_fu_1127_p3    |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 501|         200|         173|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+-----+-----------+-----+-----------+
    |                             Name                            | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                    |   47|         10|    1|         10|
    |ap_done                                                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                      |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                                      |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                                      |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                                      |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                                      |    9|          2|    1|          2|
    |ap_phi_precharge_reg_pp2_iter2_layer3_matrix_V_load_reg_953  |  133|         29|   18|        522|
    |indvar_flatten1_reg_920                                      |    9|          2|   10|         20|
    |indvar_flatten7_reg_843                                      |    9|          2|   10|         20|
    |indvar_flatten_phi_fu_891_p4                                 |    9|          2|    6|         12|
    |indvar_flatten_reg_887                                       |    9|          2|    6|         12|
    |layer3_matrix_0_V_address0                                   |   15|          3|    5|         15|
    |layer3_matrix_10_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_11_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_12_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_13_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_14_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_15_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_16_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_17_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_18_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_19_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_1_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_20_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_21_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_22_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_23_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_24_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_25_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_26_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_27_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_28_V_address0                                  |   21|          4|    5|         20|
    |layer3_matrix_29_V_address0                                  |   15|          3|    5|         15|
    |layer3_matrix_2_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_3_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_4_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_5_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_6_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_7_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_8_V_address0                                   |   21|          4|    5|         20|
    |layer3_matrix_9_V_address0                                   |   21|          4|    5|         20|
    |p_1_i_i_i_phi_fu_935_p4                                      |    9|          2|    5|         10|
    |p_1_i_i_i_reg_931                                            |    9|          2|    5|         10|
    |p_2_i_i_i_reg_865                                            |    9|          2|    5|         10|
    |p_3_i_i_i_reg_942                                            |    9|          2|    5|         10|
    |p_4_i_i_i_reg_876                                            |    9|          2|    6|         12|
    |p_5_i_i_i_phi_fu_902_p4                                      |    9|          2|    3|          6|
    |p_5_i_i_i_reg_898                                            |    9|          2|    3|          6|
    |p_6_i_i_i_phi_fu_913_p4                                      |    9|          2|    3|          6|
    |p_6_i_i_i_reg_909                                            |    9|          2|    3|          6|
    |p_i_i_i_reg_854                                              |    9|          2|    5|         10|
    |stream_o_V_V_blk_n                                           |    9|          2|    1|          2|
    |stream_res_1_V_V_blk_n                                       |    9|          2|    1|          2|
    |tmp_V_load_loc_blk_n                                         |    9|          2|    1|          2|
    +-------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                        | 1011|        204|  253|       1291|
    +-------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_V_i187_i_s_reg_1702                               |  18|   0|   18|          0|
    |ap_CS_fsm                                                    |   9|   0|    9|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                      |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp2_iter2_layer3_matrix_V_load_reg_953  |  18|   0|   18|          0|
    |ap_reg_pp1_iter1_exitcond_flatten_reg_1507                   |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_p_6_i_i_i_mid2_reg_1516                     |   3|   0|    3|          0|
    |ap_reg_pp1_iter1_r_V_1_i_i_i_mid2_reg_1527                   |   5|   0|    5|          0|
    |ap_reg_pp2_iter1_exitcond_flatten1_reg_1712                  |   1|   0|    1|          0|
    |exitcond4_i_i_i_reg_1488                                     |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1712                                   |   1|   0|    1|          0|
    |exitcond_flatten_reg_1507                                    |   1|   0|    1|          0|
    |in_buf_V_31_1_i_i_i_fu_162                                   |  18|   0|   18|          0|
    |indvar_flatten1_reg_920                                      |  10|   0|   10|          0|
    |indvar_flatten7_reg_843                                      |  10|   0|   10|          0|
    |indvar_flatten_next8_reg_1471                                |  10|   0|   10|          0|
    |indvar_flatten_next_reg_1511                                 |   6|   0|    6|          0|
    |indvar_flatten_reg_887                                       |   6|   0|    6|          0|
    |kw_V_reg_1542                                                |   3|   0|    3|          0|
    |layer3_kernel_V_load_reg_1547                                |  18|   0|   18|          0|
    |layer3_matrix_0_V_a_reg_1552                                 |   5|   0|    5|          0|
    |layer3_matrix_10_V_s_reg_1602                                |   5|   0|    5|          0|
    |layer3_matrix_11_V_s_reg_1607                                |   5|   0|    5|          0|
    |layer3_matrix_12_V_s_reg_1612                                |   5|   0|    5|          0|
    |layer3_matrix_13_V_s_reg_1617                                |   5|   0|    5|          0|
    |layer3_matrix_14_V_s_reg_1622                                |   5|   0|    5|          0|
    |layer3_matrix_15_V_s_reg_1627                                |   5|   0|    5|          0|
    |layer3_matrix_16_V_s_reg_1632                                |   5|   0|    5|          0|
    |layer3_matrix_17_V_s_reg_1637                                |   5|   0|    5|          0|
    |layer3_matrix_18_V_s_reg_1642                                |   5|   0|    5|          0|
    |layer3_matrix_19_V_s_reg_1647                                |   5|   0|    5|          0|
    |layer3_matrix_1_V_a_reg_1557                                 |   5|   0|    5|          0|
    |layer3_matrix_20_V_s_reg_1652                                |   5|   0|    5|          0|
    |layer3_matrix_21_V_s_reg_1657                                |   5|   0|    5|          0|
    |layer3_matrix_22_V_s_reg_1662                                |   5|   0|    5|          0|
    |layer3_matrix_23_V_s_reg_1667                                |   5|   0|    5|          0|
    |layer3_matrix_24_V_s_reg_1672                                |   5|   0|    5|          0|
    |layer3_matrix_25_V_s_reg_1677                                |   5|   0|    5|          0|
    |layer3_matrix_26_V_s_reg_1682                                |   5|   0|    5|          0|
    |layer3_matrix_27_V_s_reg_1687                                |   5|   0|    5|          0|
    |layer3_matrix_28_V_s_reg_1692                                |   5|   0|    5|          0|
    |layer3_matrix_29_V_s_reg_1697                                |   5|   0|    5|          0|
    |layer3_matrix_2_V_a_reg_1562                                 |   5|   0|    5|          0|
    |layer3_matrix_3_V_a_reg_1567                                 |   5|   0|    5|          0|
    |layer3_matrix_4_V_a_reg_1572                                 |   5|   0|    5|          0|
    |layer3_matrix_5_V_a_reg_1577                                 |   5|   0|    5|          0|
    |layer3_matrix_6_V_a_reg_1582                                 |   5|   0|    5|          0|
    |layer3_matrix_7_V_a_reg_1587                                 |   5|   0|    5|          0|
    |layer3_matrix_8_V_a_reg_1592                                 |   5|   0|    5|          0|
    |layer3_matrix_9_V_a_reg_1597                                 |   5|   0|    5|          0|
    |p_1_i_i_i_mid2_reg_1721                                      |   5|   0|    5|          0|
    |p_1_i_i_i_reg_931                                            |   5|   0|    5|          0|
    |p_2_i_i_i_mid2_reg_1476                                      |   5|   0|    5|          0|
    |p_2_i_i_i_reg_865                                            |   5|   0|    5|          0|
    |p_3_i_i_i_reg_942                                            |   5|   0|    5|          0|
    |p_4_i_i_i_reg_876                                            |   6|   0|    6|          0|
    |p_5_i_i_i_reg_898                                            |   3|   0|    3|          0|
    |p_6_i_i_i_mid2_reg_1516                                      |   3|   0|    3|          0|
    |p_6_i_i_i_reg_909                                            |   3|   0|    3|          0|
    |p_i_i_i_mid2_reg_1482                                        |   5|   0|    5|          0|
    |p_i_i_i_reg_854                                              |   5|   0|    5|          0|
    |r_V_1_i_i_i_mid2_reg_1527                                    |   5|   0|    5|          0|
    |r_V_1_i_i_i_mid2_v_v_reg_1522                                |   3|   0|    3|          0|
    |switch_reg_1497                                              |   1|   0|    1|          0|
    |tmp_4_reg_1532                                               |   7|   0|    7|          0|
    |tmp_V_load_loc_read_reg_1462                                 |  18|   0|   18|          0|
    |tmp_i183_cast_i_i_i_reg_1502                                 |  30|   0|   30|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 412|   0|  412|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | stream_deconv_385 | return value |
|stream_res_1_V_V_dout     |  in |   18|   ap_fifo  |  stream_res_1_V_V |    pointer   |
|stream_res_1_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_res_1_V_V |    pointer   |
|stream_res_1_V_V_read     | out |    1|   ap_fifo  |  stream_res_1_V_V |    pointer   |
|tmp_V_load_loc_dout       |  in |   18|   ap_fifo  |   tmp_V_load_loc  |    pointer   |
|tmp_V_load_loc_empty_n    |  in |    1|   ap_fifo  |   tmp_V_load_loc  |    pointer   |
|tmp_V_load_loc_read       | out |    1|   ap_fifo  |   tmp_V_load_loc  |    pointer   |
|stream_o_V_V_din          | out |   18|   ap_fifo  |    stream_o_V_V   |    pointer   |
|stream_o_V_V_full_n       |  in |    1|   ap_fifo  |    stream_o_V_V   |    pointer   |
|stream_o_V_V_write        | out |    1|   ap_fifo  |    stream_o_V_V   |    pointer   |
|layer3_kernel_V_address0  | out |   11|  ap_memory |  layer3_kernel_V  |     array    |
|layer3_kernel_V_ce0       | out |    1|  ap_memory |  layer3_kernel_V  |     array    |
|layer3_kernel_V_q0        |  in |   18|  ap_memory |  layer3_kernel_V  |     array    |
+--------------------------+-----+-----+------------+-------------------+--------------+

