#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d69915cbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_000001d69915cd80 .scope module, "controller" "controller" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "Cond";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Func";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /INPUT 16 "inst_19_to_4_BX";
    .port_info 6 /INPUT 1 "carry_out_flag";
    .port_info 7 /INPUT 1 "overflow_flag";
    .port_info 8 /INPUT 1 "negative_flag";
    .port_info 9 /INPUT 1 "zero_flag";
    .port_info 10 /OUTPUT 1 "PCSrc";
    .port_info 11 /OUTPUT 1 "RegWrite";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "MemToReg";
    .port_info 14 /OUTPUT 1 "AluSrc_Branch_Absolute_Mux_Sel";
    .port_info 15 /OUTPUT 1 "Write_Data_PC_Mux_Sel";
    .port_info 16 /OUTPUT 1 "AluSrc";
    .port_info 17 /OUTPUT 2 "ImmSrc";
    .port_info 18 /OUTPUT 2 "RegSrc";
    .port_info 19 /OUTPUT 4 "AluControl";
P_000001d69913feb0 .param/l "W" 0 3 1, +C4<00000000000000000000000000100000>;
L_000001d699200118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d699158970 .functor XNOR 1, L_000001d6991b7030, L_000001d699200118, C4<0>, C4<0>;
L_000001d699158820 .functor AND 1, L_000001d6991b7710, L_000001d699158970, C4<1>, C4<1>;
L_000001d699158ba0 .functor OR 1, L_000001d6991b6ef0, L_000001d699158820, C4<0>, C4<0>;
L_000001d6992001a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001d699158890 .functor XNOR 1, L_000001d6991b6e50, L_000001d6992001a8, C4<0>, C4<0>;
L_000001d699158ac0 .functor AND 1, L_000001d6991b6130, L_000001d699158890, C4<1>, C4<1>;
L_000001d6991589e0 .functor OR 1, L_000001d699158ba0, L_000001d699158ac0, C4<0>, C4<0>;
v000001d6991b5580_0 .var "AluControl", 3 0;
v000001d6991b5620_0 .var "AluSrc", 0 0;
v000001d6991b53a0_0 .var "AluSrc_Branch_Absolute_Mux_Sel", 0 0;
v000001d6991b5440_0 .net "CV_flags_reg_out", 1 0, v000001d6991b5bc0_0;  1 drivers
o000001d6991643f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001d6991b56c0_0 .net "Cond", 3 0, o000001d6991643f8;  0 drivers
v000001d6991b5c60_0 .net "CondEx", 0 0, L_000001d6991589e0;  1 drivers
o000001d699164458 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000001d6991b5940_0 .net "Func", 5 0, o000001d699164458;  0 drivers
v000001d6991b5e40_0 .var "ImmSrc", 1 0;
v000001d6991b59e0_0 .var "MemToReg", 0 0;
v000001d6991b5a80_0 .var "MemWrite", 0 0;
v000001d6991b5b20_0 .net "NZ_flags_reg_out", 1 0, v000001d6991b54e0_0;  1 drivers
o000001d699164518 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d6991b5f80_0 .net "Op", 1 0, o000001d699164518;  0 drivers
v000001d6991b5d00_0 .var "PCSrc", 0 0;
o000001d699164578 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001d6991b5120_0 .net "Rd", 3 0, o000001d699164578;  0 drivers
v000001d6991b5080_0 .var "RegSrc", 1 0;
v000001d6991b51c0_0 .var "RegWrite", 0 0;
v000001d6991b5260_0 .var "Write_Data_PC_Mux_Sel", 0 0;
L_000001d699200088 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v000001d6991b6bd0_0 .net/2u *"_ivl_0", 3 0, L_000001d699200088;  1 drivers
v000001d6991b70d0_0 .net/2u *"_ivl_10", 0 0, L_000001d699200118;  1 drivers
v000001d6991b66d0_0 .net *"_ivl_12", 0 0, L_000001d699158970;  1 drivers
v000001d6991b7350_0 .net *"_ivl_15", 0 0, L_000001d699158820;  1 drivers
v000001d6991b6590_0 .net *"_ivl_17", 0 0, L_000001d699158ba0;  1 drivers
L_000001d699200160 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001d6991b73f0_0 .net/2u *"_ivl_18", 3 0, L_000001d699200160;  1 drivers
v000001d6991b7170_0 .net *"_ivl_2", 0 0, L_000001d6991b6ef0;  1 drivers
v000001d6991b6950_0 .net *"_ivl_20", 0 0, L_000001d6991b6130;  1 drivers
v000001d6991b7850_0 .net *"_ivl_23", 0 0, L_000001d6991b6e50;  1 drivers
v000001d6991b64f0_0 .net/2u *"_ivl_24", 0 0, L_000001d6992001a8;  1 drivers
v000001d6991b7210_0 .net *"_ivl_26", 0 0, L_000001d699158890;  1 drivers
v000001d6991b7d50_0 .net *"_ivl_29", 0 0, L_000001d699158ac0;  1 drivers
L_000001d6992000d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d6991b6c70_0 .net/2u *"_ivl_4", 3 0, L_000001d6992000d0;  1 drivers
v000001d6991b69f0_0 .net *"_ivl_6", 0 0, L_000001d6991b7710;  1 drivers
v000001d6991b6d10_0 .net *"_ivl_9", 0 0, L_000001d6991b7030;  1 drivers
o000001d699164908 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6991b7df0_0 .net "carry_out_flag", 0 0, o000001d699164908;  0 drivers
o000001d699163fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6991b7490_0 .net "clk", 0 0, o000001d699163fd8;  0 drivers
o000001d699164938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d6991b6630_0 .net "inst_19_to_4_BX", 15 0, o000001d699164938;  0 drivers
o000001d699164968 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6991b6a90_0 .net "negative_flag", 0 0, o000001d699164968;  0 drivers
o000001d699164998 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6991b7530_0 .net "overflow_flag", 0 0, o000001d699164998;  0 drivers
v000001d6991b78f0_0 .var "reset_sync_CV", 0 0;
v000001d6991b6770_0 .var "reset_sync_NZ", 0 0;
v000001d6991b6270_0 .var "write_enable_CV", 0 0;
v000001d6991b7e90_0 .var "write_enable_NZ", 0 0;
o000001d6991649c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6991b6db0_0 .net "zero_flag", 0 0, o000001d6991649c8;  0 drivers
E_000001d69913ff70 .event anyedge, v000001d6991b5f80_0, v000001d6991b5940_0, v000001d6991b5c60_0, v000001d6991b6630_0;
L_000001d6991b6ef0 .cmp/eq 4, o000001d6991643f8, L_000001d699200088;
L_000001d6991b7710 .cmp/eq 4, o000001d6991643f8, L_000001d6992000d0;
L_000001d6991b7030 .part v000001d6991b54e0_0, 0, 1;
L_000001d6991b6130 .cmp/eq 4, o000001d6991643f8, L_000001d699200160;
L_000001d6991b6e50 .part v000001d6991b54e0_0, 0, 1;
L_000001d6991b6f90 .concat [ 1 1 0 0], o000001d6991649c8, o000001d699164968;
L_000001d6991b6090 .concat [ 1 1 0 0], o000001d699164998, o000001d699164908;
S_000001d6990f6530 .scope module, "CV_Flags_Reg" "register_synchronous_reset_write_en" 3 39, 4 1 0, S_000001d69915cd80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset_synchronous";
    .port_info 3 /INPUT 2 "inp_reg";
    .port_info 4 /OUTPUT 2 "out_reg";
P_000001d6991400f0 .param/l "W" 0 4 1, +C4<00000000000000000000000000000010>;
v000001d69913cc60_0 .net "clk", 0 0, o000001d699163fd8;  alias, 0 drivers
v000001d6990f6990_0 .net "inp_reg", 1 0, L_000001d6991b6090;  1 drivers
v000001d6991b5bc0_0 .var "out_reg", 1 0;
v000001d6991b5800_0 .net "reset_synchronous", 0 0, v000001d6991b78f0_0;  1 drivers
v000001d6991b5da0_0 .net "write_enable", 0 0, v000001d6991b6270_0;  1 drivers
E_000001d69913f530 .event posedge, v000001d69913cc60_0;
S_000001d6990f66c0 .scope module, "NZ_Flags_Reg" "register_synchronous_reset_write_en" 3 38, 4 1 0, S_000001d69915cd80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset_synchronous";
    .port_info 3 /INPUT 2 "inp_reg";
    .port_info 4 /OUTPUT 2 "out_reg";
P_000001d6991401f0 .param/l "W" 0 4 1, +C4<00000000000000000000000000000010>;
v000001d6991b5300_0 .net "clk", 0 0, o000001d699163fd8;  alias, 0 drivers
v000001d6991b5760_0 .net "inp_reg", 1 0, L_000001d6991b6f90;  1 drivers
v000001d6991b54e0_0 .var "out_reg", 1 0;
v000001d6991b58a0_0 .net "reset_synchronous", 0 0, v000001d6991b6770_0;  1 drivers
v000001d6991b5ee0_0 .net "write_enable", 0 0, v000001d6991b7e90_0;  1 drivers
    .scope S_000001d6990f66c0;
T_0 ;
    %wait E_000001d69913f530;
    %load/vec4 v000001d6991b58a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d6991b54e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d6991b58a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000001d6991b5ee0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d6991b5760_0;
    %assign/vec4 v000001d6991b54e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d6990f6530;
T_1 ;
    %wait E_000001d69913f530;
    %load/vec4 v000001d6991b5800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d6991b5bc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d6991b5800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v000001d6991b5da0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d6990f6990_0;
    %assign/vec4 v000001d6991b5bc0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d69915cd80;
T_2 ;
    %wait E_000001d69913ff70;
    %load/vec4 v000001d6991b5f80_0;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_2.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_2.6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.7;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.8, 4;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.8;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.11, 4;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.11;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_2.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
T_2.17;
    %jmp/1 T_2.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
T_2.16;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.18;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.19, 4;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.19;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.26, 8;
T_2.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.26, 8;
 ; End of false expr.
    %blend;
T_2.26;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.24, 4;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.24;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.27, 4;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.27;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 4, 1, 2;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_2.32, 4;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001d6991b6630_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 65521, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.33, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.33;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d6991b5580_0, 0, 4;
T_2.30 ;
T_2.23 ;
T_2.15 ;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %jmp T_2.36;
T_2.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.37, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.37;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.38;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 2, 2, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.36;
T_2.36 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d6991b5940_0;
    %parti/s 1, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %jmp T_2.41;
T_2.39 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.42;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 3, 2, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.41;
T_2.40 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.43, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.43;
    %store/vec4 v000001d6991b5d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v000001d6991b5c60_0;
    %and;
T_2.44;
    %store/vec4 v000001d6991b51c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b59e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b5620_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d6991b5e40_0, 0, 2;
    %pushi/vec4 3, 2, 2;
    %store/vec4 v000001d6991b5080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b53a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6991b5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b7e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6991b6270_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d6991b5580_0, 0, 4;
    %jmp T_2.41;
T_2.41 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_2_Modules_Cocotb_Test/ControllerTest/tests/../hdl/controller.v";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_2_Modules_Cocotb_Test/ControllerTest/tests/../hdl/register_synchronous_reset_write_en.v";
