

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'
================================================================
* Date:           Fri Mar 10 17:22:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.580 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pos = alloca i32 1"   --->   Operation 6 'alloca' 'pos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr = alloca i32 1"   --->   Operation 7 'alloca' 'ctr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln344_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln344_3"   --->   Operation 8 'read' 'zext_ln344_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln384_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln384"   --->   Operation 9 'read' 'zext_ln384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln368_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln368"   --->   Operation 10 'read' 'zext_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln384_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub_ln384"   --->   Operation 11 'read' 'sub_ln384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln384_cast = zext i8 %zext_ln384_read"   --->   Operation 12 'zext' 'zext_ln384_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln368_cast = zext i8 %zext_ln368_read"   --->   Operation 13 'zext' 'zext_ln368_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln384_cast = zext i9 %sub_ln384_read"   --->   Operation 14 'zext' 'sub_ln384_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %ctr"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %pos"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i48"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.09>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pos_1 = load i32 %pos"   --->   Operation 18 'load' 'pos_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ctr_1 = load i32 %ctr" [dilithium2/poly.c:344]   --->   Operation 19 'load' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.11ns)   --->   "%icmp_ln337 = icmp_ult  i32 %ctr_1, i32 %sub_ln384_cast" [dilithium2/poly.c:337]   --->   Operation 21 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%pos_4 = add i32 %pos_1, i32 3" [dilithium2/poly.c:337]   --->   Operation 22 'add' 'pos_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.11ns)   --->   "%icmp_ln337_1 = icmp_ult  i32 %zext_ln368_cast, i32 %pos_4" [dilithium2/poly.c:337]   --->   Operation 23 'icmp' 'icmp_ln337_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%xor_ln337 = xor i1 %icmp_ln337_1, i1 1" [dilithium2/poly.c:337]   --->   Operation 24 'xor' 'xor_ln337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %xor_ln337" [dilithium2/poly.c:337]   --->   Operation 25 'and' 'and_ln337' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %and_ln337, void %rej_uniform.exit73.exitStub, void %while.body.i66" [dilithium2/poly.c:337]   --->   Operation 26 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %pos_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.74ns)   --->   "%pos_2 = add i10 %empty, i10 1" [dilithium2/poly.c:338]   --->   Operation 28 'add' 'pos_2' <Predicate = (and_ln337)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i32 %pos_1" [dilithium2/poly.c:338]   --->   Operation 29 'zext' 'zext_ln338' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln338" [dilithium2/poly.c:338]   --->   Operation 30 'getelementptr' 'buf_addr' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:338]   --->   Operation 31 'load' 'buf_load' <Predicate = (and_ln337)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %pos_2" [dilithium2/poly.c:339]   --->   Operation 32 'zext' 'zext_ln339' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr_31 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln339" [dilithium2/poly.c:339]   --->   Operation 33 'getelementptr' 'buf_addr_31' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.77ns)   --->   "%buf_load_9 = load i10 %buf_addr_31" [dilithium2/poly.c:339]   --->   Operation 34 'load' 'buf_load_9' <Predicate = (and_ln337)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln344 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_4_out, i32 %ctr_1" [dilithium2/poly.c:344]   --->   Operation 60 'write' 'write_ln344' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!and_ln337)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 35 [1/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:338]   --->   Operation 35 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 36 [1/1] (1.74ns)   --->   "%pos_3 = add i10 %empty, i10 2" [dilithium2/poly.c:339]   --->   Operation 36 'add' 'pos_3' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (2.77ns)   --->   "%buf_load_9 = load i10 %buf_addr_31" [dilithium2/poly.c:339]   --->   Operation 37 'load' 'buf_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i10 %pos_3" [dilithium2/poly.c:340]   --->   Operation 38 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buf_addr_32 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln340" [dilithium2/poly.c:340]   --->   Operation 39 'getelementptr' 'buf_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%buf_load_10 = load i10 %buf_addr_32" [dilithium2/poly.c:340]   --->   Operation 40 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln338 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dilithium2/poly.c:338]   --->   Operation 41 'specloopname' 'specloopname_ln338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (2.77ns)   --->   "%buf_load_10 = load i10 %buf_addr_32" [dilithium2/poly.c:340]   --->   Operation 42 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i8 %buf_load_10" [dilithium2/poly.c:341]   --->   Operation 43 'trunc' 'trunc_ln341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln341, i8 %buf_load_9, i8 %buf_load" [dilithium2/poly.c:341]   --->   Operation 44 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.03ns)   --->   "%icmp_ln343 = icmp_ult  i23 %t, i23 8380417" [dilithium2/poly.c:343]   --->   Operation 45 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %icmp_ln343, void %if.end.i72, void %if.then.i70" [dilithium2/poly.c:343]   --->   Operation 46 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.18ns)   --->   "%ctr_2 = add i32 %ctr_1, i32 1" [dilithium2/poly.c:344]   --->   Operation 47 'add' 'ctr_2' <Predicate = (icmp_ln343)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i32 %ctr_1" [dilithium2/poly.c:344]   --->   Operation 48 'trunc' 'trunc_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %trunc_ln344" [dilithium2/poly.c:344]   --->   Operation 49 'zext' 'zext_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.71ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 %zext_ln384_cast" [dilithium2/poly.c:344]   --->   Operation 50 'add' 'add_ln344' <Predicate = (icmp_ln343)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i9 %add_ln344" [dilithium2/poly.c:344]   --->   Operation 51 'zext' 'zext_ln344_1' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.77ns)   --->   "%add_ln344_2 = add i12 %zext_ln344_3_read, i12 %zext_ln344_1" [dilithium2/poly.c:344]   --->   Operation 52 'add' 'add_ln344_2' <Predicate = (icmp_ln343)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i12 %add_ln344_2" [dilithium2/poly.c:344]   --->   Operation 53 'zext' 'zext_ln344_2' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i23 %a, i64 0, i64 %zext_ln344_2" [dilithium2/poly.c:344]   --->   Operation 54 'getelementptr' 'a_addr' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.77ns)   --->   "%store_ln344 = store i23 %t, i12 %a_addr" [dilithium2/poly.c:344]   --->   Operation 55 'store' 'store_ln344' <Predicate = (icmp_ln343)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 4096> <RAM>
ST_4 : Operation 56 [1/1] (1.32ns)   --->   "%store_ln344 = store i32 %ctr_2, i32 %ctr" [dilithium2/poly.c:344]   --->   Operation 56 'store' 'store_ln344' <Predicate = (icmp_ln343)> <Delay = 1.32>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln344 = br void %if.end.i72" [dilithium2/poly.c:344]   --->   Operation 57 'br' 'br_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.32ns)   --->   "%store_ln337 = store i32 %pos_4, i32 %pos" [dilithium2/poly.c:337]   --->   Operation 58 'store' 'store_ln337' <Predicate = true> <Delay = 1.32>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln337 = br void %while.cond.i48" [dilithium2/poly.c:337]   --->   Operation 59 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln384]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln368]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln384]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln344_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ctr_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pos                (alloca        ) [ 01111]
ctr                (alloca        ) [ 01111]
zext_ln344_3_read  (read          ) [ 01111]
zext_ln384_read    (read          ) [ 00000]
zext_ln368_read    (read          ) [ 00000]
sub_ln384_read     (read          ) [ 00000]
zext_ln384_cast    (zext          ) [ 01111]
zext_ln368_cast    (zext          ) [ 00100]
sub_ln384_cast     (zext          ) [ 00100]
store_ln0          (store         ) [ 00000]
store_ln0          (store         ) [ 00000]
br_ln0             (br            ) [ 00000]
pos_1              (load          ) [ 00000]
ctr_1              (load          ) [ 01011]
specpipeline_ln0   (specpipeline  ) [ 00000]
icmp_ln337         (icmp          ) [ 00000]
pos_4              (add           ) [ 01011]
icmp_ln337_1       (icmp          ) [ 00000]
xor_ln337          (xor           ) [ 00000]
and_ln337          (and           ) [ 00100]
br_ln337           (br            ) [ 00000]
empty              (trunc         ) [ 00010]
pos_2              (add           ) [ 00000]
zext_ln338         (zext          ) [ 00000]
buf_addr           (getelementptr ) [ 00010]
zext_ln339         (zext          ) [ 00000]
buf_addr_31        (getelementptr ) [ 00010]
buf_load           (load          ) [ 01001]
pos_3              (add           ) [ 00000]
buf_load_9         (load          ) [ 01001]
zext_ln340         (zext          ) [ 00000]
buf_addr_32        (getelementptr ) [ 01001]
specloopname_ln338 (specloopname  ) [ 00000]
buf_load_10        (load          ) [ 00000]
trunc_ln341        (trunc         ) [ 00000]
t                  (bitconcatenate) [ 00000]
icmp_ln343         (icmp          ) [ 01001]
br_ln343           (br            ) [ 00000]
ctr_2              (add           ) [ 00000]
trunc_ln344        (trunc         ) [ 00000]
zext_ln344         (zext          ) [ 00000]
add_ln344          (add           ) [ 00000]
zext_ln344_1       (zext          ) [ 00000]
add_ln344_2        (add           ) [ 00000]
zext_ln344_2       (zext          ) [ 00000]
a_addr             (getelementptr ) [ 00000]
store_ln344        (store         ) [ 00000]
store_ln344        (store         ) [ 00000]
br_ln344           (br            ) [ 00000]
store_ln337        (store         ) [ 00000]
br_ln337           (br            ) [ 00000]
write_ln344        (write         ) [ 00000]
ret_ln0            (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln384">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln384"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln368">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln384">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln344_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln344_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctr_4_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_4_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i7.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="pos_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pos/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="ctr_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln344_3_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln344_3_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln384_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln384_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln368_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln368_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_ln384_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln384_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln344_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln344/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buf_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
<pin id="104" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 buf_load_9/2 buf_load_10/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_addr_31_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_31/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_addr_32_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_32/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="23" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln344_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="23" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln384_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln368_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_ln384_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_ln384_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="pos_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pos_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ctr_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln337_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pos_4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_4/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln337_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln337_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln337/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln337_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln337/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="pos_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln338_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln339_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pos_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_3/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln340_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln341_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln341/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="t_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="23" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="1"/>
<pin id="230" dir="0" index="3" bw="8" slack="1"/>
<pin id="231" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln343_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="23" slack="0"/>
<pin id="237" dir="0" index="1" bw="23" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="ctr_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_2/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln344_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln344/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln344_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln344_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="3"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln344_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln344_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="3"/>
<pin id="264" dir="0" index="1" bw="9" slack="0"/>
<pin id="265" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_2/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln344_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_2/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln344_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="3"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln337_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="0" index="1" bw="32" slack="3"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="pos_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pos "/>
</bind>
</comp>

<comp id="288" class="1005" name="ctr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr "/>
</bind>
</comp>

<comp id="295" class="1005" name="zext_ln344_3_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="3"/>
<pin id="297" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln344_3_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="zext_ln384_cast_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="3"/>
<pin id="302" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln384_cast "/>
</bind>
</comp>

<comp id="305" class="1005" name="zext_ln368_cast_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln368_cast "/>
</bind>
</comp>

<comp id="310" class="1005" name="sub_ln384_cast_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln384_cast "/>
</bind>
</comp>

<comp id="315" class="1005" name="ctr_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ctr_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="pos_4_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pos_4 "/>
</bind>
</comp>

<comp id="329" class="1005" name="empty_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="1"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="334" class="1005" name="buf_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="buf_addr_31_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_31 "/>
</bind>
</comp>

<comp id="344" class="1005" name="buf_load_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load "/>
</bind>
</comp>

<comp id="349" class="1005" name="buf_load_9_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load_9 "/>
</bind>
</comp>

<comp id="354" class="1005" name="buf_addr_32_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="64" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="70" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="76" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="157" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="157" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="157" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="210"><net_src comp="196" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="225"><net_src comp="96" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="276"><net_src comp="241" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="50" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="291"><net_src comp="54" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="298"><net_src comp="58" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="303"><net_src comp="135" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="308"><net_src comp="139" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="313"><net_src comp="143" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="318"><net_src comp="160" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="324"><net_src comp="169" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="332"><net_src comp="192" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="337"><net_src comp="89" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="342"><net_src comp="106" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="347"><net_src comp="96" pin="7"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="352"><net_src comp="96" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="357"><net_src comp="114" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 }
	Port: ctr_4_out | {2 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 : sub_ln384 | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 : zext_ln368 | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 : buf_r | {2 3 4 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 : zext_ln384 | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 : zext_ln344_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln337 : 1
		pos_4 : 1
		icmp_ln337_1 : 2
		xor_ln337 : 3
		and_ln337 : 3
		br_ln337 : 3
		empty : 1
		pos_2 : 2
		zext_ln338 : 1
		buf_addr : 2
		buf_load : 3
		zext_ln339 : 3
		buf_addr_31 : 4
		buf_load_9 : 5
		write_ln344 : 1
	State 3
		zext_ln340 : 1
		buf_addr_32 : 2
		buf_load_10 : 3
	State 4
		trunc_ln341 : 1
		t : 2
		icmp_ln343 : 3
		br_ln343 : 4
		zext_ln344 : 1
		add_ln344 : 2
		zext_ln344_1 : 3
		add_ln344_2 : 4
		zext_ln344_2 : 5
		a_addr : 6
		store_ln344 : 7
		store_ln344 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         pos_4_fu_169         |    0    |    39   |
|          |         pos_2_fu_196         |    0    |    17   |
|    add   |         pos_3_fu_212         |    0    |    17   |
|          |         ctr_2_fu_241         |    0    |    39   |
|          |       add_ln344_fu_253       |    0    |    15   |
|          |      add_ln344_2_fu_262      |    0    |    19   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln337_fu_164      |    0    |    18   |
|   icmp   |      icmp_ln337_1_fu_175     |    0    |    18   |
|          |       icmp_ln343_fu_235      |    0    |    15   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln337_fu_180       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln337_fu_186       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          | zext_ln344_3_read_read_fu_58 |    0    |    0    |
|   read   |  zext_ln384_read_read_fu_64  |    0    |    0    |
|          |  zext_ln368_read_read_fu_70  |    0    |    0    |
|          |   sub_ln384_read_read_fu_76  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln344_write_fu_82   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln384_cast_fu_135    |    0    |    0    |
|          |    zext_ln368_cast_fu_139    |    0    |    0    |
|          |     sub_ln384_cast_fu_143    |    0    |    0    |
|          |       zext_ln338_fu_202      |    0    |    0    |
|   zext   |       zext_ln339_fu_207      |    0    |    0    |
|          |       zext_ln340_fu_217      |    0    |    0    |
|          |       zext_ln344_fu_249      |    0    |    0    |
|          |      zext_ln344_1_fu_258     |    0    |    0    |
|          |      zext_ln344_2_fu_267     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         empty_fu_192         |    0    |    0    |
|   trunc  |      trunc_ln341_fu_222      |    0    |    0    |
|          |      trunc_ln344_fu_246      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|           t_fu_226           |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   201   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   buf_addr_31_reg_339   |   10   |
|   buf_addr_32_reg_354   |   10   |
|     buf_addr_reg_334    |   10   |
|    buf_load_9_reg_349   |    8   |
|     buf_load_reg_344    |    8   |
|      ctr_1_reg_315      |   32   |
|       ctr_reg_288       |   32   |
|      empty_reg_329      |   10   |
|      pos_4_reg_321      |   32   |
|       pos_reg_281       |   32   |
|  sub_ln384_cast_reg_310 |   32   |
|zext_ln344_3_read_reg_295|   12   |
| zext_ln368_cast_reg_305 |   32   |
| zext_ln384_cast_reg_300 |    9   |
+-------------------------+--------+
|          Total          |   269  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   || 2.69843 ||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   26   |
|  Register |    -   |   269  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   269  |   227  |
+-----------+--------+--------+--------+
