{"sections":[],"kind":"symbol","abstract":[{"type":"text","text":"Inherited from "},{"type":"codeVoice","code":"Decodable.init(from:)"},{"type":"text","text":"."}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition\/init(from:)","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"from"},{"kind":"text","text":" "},{"kind":"internalParam","text":"decoder"},{"kind":"text","text":": any "},{"kind":"typeIdentifier","text":"Decoder","preciseIdentifier":"s:s7DecoderP"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"languages":["swift"],"platforms":["Linux"]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/transition\/init(from:)"]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"metadata":{"modules":[{"name":"VHDLMachines"}],"roleHeading":"Initializer","symbolKind":"init","title":"init(from:)","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"("},{"kind":"externalParam","text":"from"},{"kind":"text","text":": any "},{"kind":"typeIdentifier","text":"Decoder","preciseIdentifier":"s:s7DecoderP"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"externalID":"s:12VHDLMachines10TransitionV4fromACs7Decoder_p_tKcfc","role":"symbol"},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Transition/init(from:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"from","kind":"externalParam"},{"text":": any ","kind":"text"},{"text":"Decoder","preciseIdentifier":"s:s7DecoderP","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"throws","kind":"keyword"}],"title":"init(from:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition\/init(from:)","url":"\/documentation\/vhdlmachines\/transition\/init(from:)","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Transition":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition","type":"topic","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Transition","kind":"identifier"}],"navigatorTitle":[{"text":"Transition","kind":"identifier"}],"role":"symbol","title":"Transition","url":"\/documentation\/vhdlmachines\/transition","abstract":[{"type":"text","text":"A transition in a state machine."}]}}}