Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 13:49:18 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BallMaze_timing_summary_routed.rpt -pb BallMaze_timing_summary_routed.pb -rpx BallMaze_timing_summary_routed.rpx -warn_on_violation
| Design       : BallMaze
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.674        0.000                      0                  446        0.067        0.000                      0                  446        3.000        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk108MHz_videoClk108MHz  {0.000 4.630}        9.259           108.000         
  clkfbout_videoClk108MHz   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk108MHz_videoClk108MHz        3.674        0.000                      0                  446        0.067        0.000                      0                  446        3.650        0.000                       0                   301  
  clkfbout_videoClk108MHz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108MHz_videoClk108MHz
  To Clock:  clk108MHz_videoClk108MHz

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 ballMotion0/ballColumn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            wallRightOfball_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.742ns (50.125%)  route 2.728ns (49.875%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.759 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.719    -0.821    ballMotion0/clk108MHz
    SLICE_X7Y85          FDRE                                         r  ballMotion0/ballColumn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  ballMotion0/ballColumn_reg[0]/Q
                         net (fo=19, routed)          1.048     0.683    ballMotion0/Q[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  ballMotion0/wallRightOfball_i_42/O
                         net (fo=1, routed)           0.000     0.807    ballMotion0/wallRightOfball_i_42_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.339 r  ballMotion0/wallRightOfball_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.339    ballMotion0/wallRightOfball_reg_i_29_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.673 r  ballMotion0/wallRightOfball_reg_i_28/O[1]
                         net (fo=2, routed)           0.662     2.335    wallRightOfball1[5]
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.303     2.638 r  wallRightOfball_i_16/O
                         net (fo=1, routed)           0.000     2.638    wallRightOfball_i_16_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.018 r  wallRightOfball_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.018    wallRightOfball_reg_i_5_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.175 r  wallRightOfball_reg_i_3/CO[1]
                         net (fo=2, routed)           0.455     3.630    ballMotion0/CO[0]
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.332     3.962 r  ballMotion0/wallRightOfball_i_4/O
                         net (fo=1, routed)           0.563     4.526    ballMotion0/wallRightOfball_i_4_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I3_O)        0.124     4.650 r  ballMotion0/wallRightOfball_i_1/O
                         net (fo=1, routed)           0.000     4.650    ballMotion0_n_57
    SLICE_X8Y87          FDRE                                         r  wallRightOfball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.520     7.759    clk108MHz
    SLICE_X8Y87          FDRE                                         r  wallRightOfball_reg/C
                         clock pessimism              0.559     8.319    
                         clock uncertainty           -0.072     8.246    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.077     8.323    wallRightOfball_reg
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.828ns (17.349%)  route 3.945ns (82.651%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 7.842 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          1.214     3.032    ballMotion0/ballTick/maxTick
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     3.156 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.801     3.957    ballMotion0/ballTick_n_13
    SLICE_X2Y90          FDRE                                         r  ballMotion0/yVelocity_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.603     7.842    ballMotion0/clk108MHz
    SLICE_X2Y90          FDRE                                         r  ballMotion0/yVelocity_reg[0]/C
                         clock pessimism              0.559     8.402    
                         clock uncertainty           -0.072     8.329    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524     7.805    ballMotion0/yVelocity_reg[0]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.828ns (17.349%)  route 3.945ns (82.651%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 7.842 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          1.214     3.032    ballMotion0/ballTick/maxTick
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     3.156 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.801     3.957    ballMotion0/ballTick_n_13
    SLICE_X2Y90          FDRE                                         r  ballMotion0/yVelocity_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.603     7.842    ballMotion0/clk108MHz
    SLICE_X2Y90          FDRE                                         r  ballMotion0/yVelocity_reg[3]/C
                         clock pessimism              0.559     8.402    
                         clock uncertainty           -0.072     8.329    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524     7.805    ballMotion0/yVelocity_reg[3]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.828ns (17.881%)  route 3.803ns (82.119%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 7.842 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          1.214     3.032    ballMotion0/ballTick/maxTick
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     3.156 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.659     3.815    ballMotion0/ballTick_n_13
    SLICE_X2Y89          FDRE                                         r  ballMotion0/yVelocity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.603     7.842    ballMotion0/clk108MHz
    SLICE_X2Y89          FDRE                                         r  ballMotion0/yVelocity_reg[1]/C
                         clock pessimism              0.559     8.402    
                         clock uncertainty           -0.072     8.329    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524     7.805    ballMotion0/yVelocity_reg[1]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.391%)  route 3.674ns (81.609%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.841 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          1.214     3.032    ballMotion0/ballTick/maxTick
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     3.156 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.530     3.686    ballMotion0/ballTick_n_13
    SLICE_X3Y88          FDRE                                         r  ballMotion0/yVelocity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.602     7.841    ballMotion0/clk108MHz
    SLICE_X3Y88          FDRE                                         r  ballMotion0/yVelocity_reg[2]/C
                         clock pessimism              0.559     8.401    
                         clock uncertainty           -0.072     8.328    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429     7.899    ballMotion0/yVelocity_reg[2]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xVelocity_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.846%)  route 3.566ns (81.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          0.843     2.661    ballMotion0/ballTick/maxTick
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124     2.785 r  ballMotion0/ballTick/xVelocity[3]_i_1/O
                         net (fo=4, routed)           0.793     3.578    ballMotion0/ballTick_n_1
    SLICE_X9Y89          FDRE                                         r  ballMotion0/xVelocity_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X9Y89          FDRE                                         r  ballMotion0/xVelocity_reg[0]/C
                         clock pessimism              0.559     8.321    
                         clock uncertainty           -0.072     8.248    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.429     7.819    ballMotion0/xVelocity_reg[0]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xVelocity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.846%)  route 3.566ns (81.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          0.843     2.661    ballMotion0/ballTick/maxTick
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124     2.785 r  ballMotion0/ballTick/xVelocity[3]_i_1/O
                         net (fo=4, routed)           0.793     3.578    ballMotion0/ballTick_n_1
    SLICE_X9Y89          FDRE                                         r  ballMotion0/xVelocity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X9Y89          FDRE                                         r  ballMotion0/xVelocity_reg[2]/C
                         clock pessimism              0.559     8.321    
                         clock uncertainty           -0.072     8.248    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.429     7.819    ballMotion0/xVelocity_reg[2]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xVelocity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.459%)  route 3.427ns (80.541%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 7.763 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.724    -0.816    ballMotion0/ballTick/clk108MHz
    SLICE_X5Y94          FDRE                                         r  ballMotion0/ballTick/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballTick/q_reg[20]/Q
                         net (fo=2, routed)           1.206     0.846    ballMotion0/ballTick/q_reg_n_0_[20]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124     0.970 f  ballMotion0/ballTick/q[23]_i_6/O
                         net (fo=1, routed)           0.724     1.694    ballMotion0/ballTick/q[23]_i_6_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  ballMotion0/ballTick/q[23]_i_1/O
                         net (fo=44, routed)          0.843     2.661    ballMotion0/ballTick/maxTick
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124     2.785 r  ballMotion0/ballTick/xVelocity[3]_i_1/O
                         net (fo=4, routed)           0.654     3.439    ballMotion0/ballTick_n_1
    SLICE_X10Y88         FDRE                                         r  ballMotion0/xVelocity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.524     7.763    ballMotion0/clk108MHz
    SLICE_X10Y88         FDRE                                         r  ballMotion0/xVelocity_reg[1]/C
                         clock pessimism              0.559     8.323    
                         clock uncertainty           -0.072     8.250    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524     7.726    ballMotion0/xVelocity_reg[1]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 ballMotion0/xVel_stg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.397ns (29.712%)  route 3.305ns (70.288%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.839 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.642    -0.898    ballMotion0/clk108MHz
    SLICE_X8Y87          FDRE                                         r  ballMotion0/xVel_stg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  ballMotion0/xVel_stg2_reg[3]/Q
                         net (fo=13, routed)          1.227     0.847    ballMotion0/xVel_stg2[3]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     0.971 r  ballMotion0/i__carry_i_1/O
                         net (fo=1, routed)           0.526     1.497    ballMotion0/i__carry_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.004 r  ballMotion0/xCoord1_inferred__0/i__carry/CO[3]
                         net (fo=9, routed)           0.674     2.678    ballMotion0/ballTick/CO[0]
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.124     2.802 f  ballMotion0/ballTick/xCoord[7]_i_3/O
                         net (fo=1, routed)           0.263     3.065    ballMotion0/ballTick/xCoord[7]_i_3_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     3.189 r  ballMotion0/ballTick/xCoord[7]_i_1/O
                         net (fo=8, routed)           0.615     3.804    ballMotion0/ballTick_n_2
    SLICE_X5Y88          FDRE                                         r  ballMotion0/xCoord_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.600     7.839    ballMotion0/clk108MHz
    SLICE_X5Y88          FDRE                                         r  ballMotion0/xCoord_reg[1]/C
                         clock pessimism              0.559     8.399    
                         clock uncertainty           -0.072     8.326    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205     8.121    ballMotion0/xCoord_reg[1]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 ballMotion0/xVel_stg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.397ns (30.021%)  route 3.256ns (69.979%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 7.838 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.642    -0.898    ballMotion0/clk108MHz
    SLICE_X8Y87          FDRE                                         r  ballMotion0/xVel_stg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  ballMotion0/xVel_stg2_reg[3]/Q
                         net (fo=13, routed)          1.227     0.847    ballMotion0/xVel_stg2[3]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     0.971 r  ballMotion0/i__carry_i_1/O
                         net (fo=1, routed)           0.526     1.497    ballMotion0/i__carry_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.004 r  ballMotion0/xCoord1_inferred__0/i__carry/CO[3]
                         net (fo=9, routed)           0.674     2.678    ballMotion0/ballTick/CO[0]
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.124     2.802 f  ballMotion0/ballTick/xCoord[7]_i_3/O
                         net (fo=1, routed)           0.263     3.065    ballMotion0/ballTick/xCoord[7]_i_3_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     3.189 r  ballMotion0/ballTick/xCoord[7]_i_1/O
                         net (fo=8, routed)           0.567     3.756    ballMotion0/ballTick_n_2
    SLICE_X5Y87          FDRE                                         r  ballMotion0/xCoord_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         1.599     7.838    ballMotion0/clk108MHz
    SLICE_X5Y87          FDRE                                         r  ballMotion0/xCoord_reg[3]/C
                         clock pessimism              0.559     8.398    
                         clock uncertainty           -0.072     8.325    
    SLICE_X5Y87          FDRE (Setup_fdre_C_CE)      -0.205     8.120    ballMotion0/xCoord_reg[3]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 videoColumn_stg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.567    -0.597    clk108MHz
    SLICE_X11Y80         FDRE                                         r  videoColumn_stg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  videoColumn_stg1_reg[10]/Q
                         net (fo=3, routed)           0.056    -0.400    videoColumn_stg1_reg__0__0[10]
    SLICE_X10Y80         SRL16E                                       r  videoColumn_stg3_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.836    -0.837    clk108MHz
    SLICE_X10Y80         SRL16E                                       r  videoColumn_stg3_reg[10]_srl2/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X10Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.467    videoColumn_stg3_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 videoColumn_stg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoPixelRGB_stg4_reg[11]_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.809%)  route 0.264ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.568    -0.596    clk108MHz
    SLICE_X11Y81         FDRE                                         r  videoColumn_stg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  videoColumn_stg1_reg[4]/Q
                         net (fo=6, routed)           0.264    -0.191    videoColumn_stg1_reg__0[4]
    RAMB18_X0Y32         RAMB18E1                                     r  videoPixelRGB_stg4_reg[11]_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.881    -0.792    clk108MHz
    RAMB18_X0Y32         RAMB18E1                                     r  videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.334    videoPixelRGB_stg4_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 videoColumn_stg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoPixelRGB_stg4_reg[11]_i_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.184%)  route 0.226ns (63.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.568    -0.596    clk108MHz
    SLICE_X11Y81         FDRE                                         r  videoColumn_stg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  videoColumn_stg1_reg[3]/Q
                         net (fo=7, routed)           0.226    -0.243    videoColumn_stg1_reg__0[3]
    RAMB18_X0Y32         RAMB18E1                                     r  videoPixelRGB_stg4_reg[11]_i_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.881    -0.792    clk108MHz
    RAMB18_X0Y32         RAMB18E1                                     r  videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129    -0.388    videoPixelRGB_stg4_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 videoColumn_stg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.567    -0.597    clk108MHz
    SLICE_X11Y80         FDRE                                         r  videoColumn_stg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  videoColumn_stg1_reg[0]/Q
                         net (fo=9, routed)           0.139    -0.317    videoColumn_stg1_reg__0__0[0]
    SLICE_X10Y80         SRL16E                                       r  videoColumn_stg3_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.836    -0.837    clk108MHz
    SLICE_X10Y80         SRL16E                                       r  videoColumn_stg3_reg[0]_srl2/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X10Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.482    videoColumn_stg3_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ballMotion0/YAcceleration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/YAcceleration_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.604    -0.560    ballMotion0/clk108MHz
    SLICE_X3Y93          FDRE                                         r  ballMotion0/YAcceleration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ballMotion0/YAcceleration_reg[1]/Q
                         net (fo=9, routed)           0.122    -0.298    ballMotion0/YAcceleration_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.048    -0.250 r  ballMotion0/YAcceleration[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.250    ballMotion0/p_0_in[3]
    SLICE_X2Y93          FDRE                                         r  ballMotion0/YAcceleration_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.877    -0.796    ballMotion0/clk108MHz
    SLICE_X2Y93          FDRE                                         r  ballMotion0/YAcceleration_reg[3]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131    -0.416    ballMotion0/YAcceleration_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 videoRow_stg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg3_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.236%)  route 0.151ns (51.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.595    -0.569    clk108MHz
    SLICE_X7Y80          FDRE                                         r  videoRow_stg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  videoRow_stg1_reg[1]/Q
                         net (fo=8, routed)           0.151    -0.277    videoRow_stg1_reg__0[1]
    SLICE_X6Y80          SRL16E                                       r  videoRow_stg3_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.864    -0.809    clk108MHz
    SLICE_X6Y80          SRL16E                                       r  videoRow_stg3_reg[1]_srl2/CLK
                         clock pessimism              0.253    -0.556    
    SLICE_X6Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.447    videoRow_stg3_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ballMotion0/YAcceleration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/YAcceleration_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.604    -0.560    ballMotion0/clk108MHz
    SLICE_X3Y93          FDRE                                         r  ballMotion0/YAcceleration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ballMotion0/YAcceleration_reg[1]/Q
                         net (fo=9, routed)           0.122    -0.298    ballMotion0/YAcceleration_reg__0[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  ballMotion0/YAcceleration[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ballMotion0/p_0_in[2]
    SLICE_X2Y93          FDRE                                         r  ballMotion0/YAcceleration_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.877    -0.796    ballMotion0/clk108MHz
    SLICE_X2Y93          FDRE                                         r  ballMotion0/YAcceleration_reg[2]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.427    ballMotion0/YAcceleration_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 videoColumn_stg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.569    -0.595    clk108MHz
    SLICE_X11Y82         FDRE                                         r  videoColumn_stg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  videoColumn_stg2_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.344    videoColumn_stg2_reg_n_0_[9]
    SLICE_X11Y82         FDRE                                         r  videoColumn_stg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.838    -0.835    clk108MHz
    SLICE_X11Y82         FDRE                                         r  videoColumn_stg3_reg[9]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.072    -0.523    videoColumn_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 videoRow_stg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.595    -0.569    clk108MHz
    SLICE_X5Y80          FDRE                                         r  videoRow_stg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  videoRow_stg4_reg[5]/Q
                         net (fo=2, routed)           0.122    -0.306    videoRow_stg4[5]
    SLICE_X5Y79          FDRE                                         r  videoRow_stg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.863    -0.810    clk108MHz
    SLICE_X5Y79          FDRE                                         r  videoRow_stg5_reg[5]/C
                         clock pessimism              0.254    -0.556    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070    -0.486    videoRow_stg5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 videoRow_stg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.596    -0.568    clk108MHz
    SLICE_X5Y81          FDRE                                         r  videoRow_stg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  videoRow_stg4_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.303    videoRow_stg4[3]
    SLICE_X4Y80          FDRE                                         r  videoRow_stg5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=299, routed)         0.864    -0.809    clk108MHz
    SLICE_X4Y80          FDRE                                         r  videoRow_stg5_reg[3]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.070    -0.485    videoRow_stg5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108MHz_videoClk108MHz
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y33     videoPixelRGB_stg5_reg[11]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y32     videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   videoClk108MHz_0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y88      BTND_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y81      BTND_instance/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y88      BTNL_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y81      BTNL_instance/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y90      BTNR_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y81      BTNR_instance/q_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTND_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNL_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNU_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      CPU_RESETN_instance/q_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTND_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNL_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNU_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      CPU_RESETN_instance/q_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTND_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTND_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNL_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNL_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      CPU_RESETN_instance/q_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y88      CPU_RESETN_instance/q_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_videoClk108MHz
  To Clock:  clkfbout_videoClk108MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_videoClk108MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   videoClk108MHz_0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT



