
*** Running vivado
    with args -log MUX_TB1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MUX_TB1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct  8 16:43:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MUX_TB1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 515.195 ; gain = 203.133
Command: synth_design -top MUX_TB1 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39036
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 971.762 ; gain = 453.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_TB1' [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:36]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:34' bound to instance 'UUT' of component 'MUX' [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX' (0#1) [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:44]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:73]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:81]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'MUX_TB1' (0#1) [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1081.246 ; gain = 563.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1081.246 ; gain = 563.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1081.246 ; gain = 563.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1081.246 ; gain = 563.086
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:09 . Memory (MB): peak = 1253.652 ; gain = 735.492
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1253.652 ; gain = 735.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1253.652 ; gain = 735.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log MUX_TB1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MUX_TB1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct  8 16:46:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MUX_TB1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 515.996 ; gain = 199.238
Command: synth_design -top MUX_TB1 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35108
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 972.051 ; gain = 452.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_TB1' [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:36]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:34' bound to instance 'UUT' of component 'MUX' [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX' (0#1) [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX.vhd:44]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:73]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:81]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'MUX_TB1' (0#1) [C:/ECE420/Mini_Project/Mini_Project.srcs/sources_1/new/MUX_TB1.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.602 ; gain = 560.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.602 ; gain = 560.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.602 ; gain = 560.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.602 ; gain = 560.637
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.414 ; gain = 738.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 65a15df9
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1359.953 ; gain = 843.957
INFO: [Common 17-1381] The checkpoint 'C:/ECE420/Mini_Project/Mini_Project.runs/synth_1/MUX_TB1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MUX_TB1_utilization_synth.rpt -pb MUX_TB1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 16:46:54 2024...
