// Seed: 291920867
module module_0 #(
    parameter id_0 = 32'd61,
    parameter id_4 = 32'd33
) (
    input tri1 _id_0,
    output supply0 id_1,
    output tri1 id_2
);
  always #(id_0) disable _id_4;
  wire [~  id_4 : id_0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  assign module_1.id_6 = 0;
  wire id_17;
endmodule
module module_1 #(
    parameter id_11 = 32'd56
) (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri0 id_9
);
  tri1 _id_11 = -1;
  parameter time id_12 = ~1;
  logic id_13 = (id_13);
  logic [id_11 : 1] id_14 = 1;
  logic [1 : {  1 'd0 {  -1 'b0 }  }] id_15;
  wire id_16 = id_13;
  assign id_14 = id_16;
  assign id_11 = id_12;
  wire id_17 = -1;
  always @(negedge id_14);
  module_0 modCall_1 (
      id_11,
      id_1,
      id_1
  );
  wor id_18 = -1;
endmodule
