
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
Stream Prefetcher Initialized
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2592503 heartbeat IPC: 3.85728 cumulative IPC: 3.85728 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5180414 heartbeat IPC: 3.86412 cumulative IPC: 3.8607 (Simulation time: 0 hr 1 min 7 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6474550 (Simulation time: 0 hr 1 min 23 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29839096 heartbeat IPC: 0.405537 cumulative IPC: 0.213999 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76539281 heartbeat IPC: 0.214132 cumulative IPC: 0.214088 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 124286893 heartbeat IPC: 0.209434 cumulative IPC: 0.212202 (Simulation time: 0 hr 10 min 5 sec) 
Finished CPU 0 instructions: 25000000 cycles: 117812343 cumulative IPC: 0.212202 (Simulation time: 0 hr 10 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.212202 instructions: 25000000 cycles: 117812343
cpu0_DTLB TOTAL     ACCESS:    4452277  HIT:    4418230  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981978  HIT:    1977357  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470299  HIT:    2440873  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 510.603 cycles
cpu0_ITLB TOTAL     ACCESS:     472348  HIT:     472348  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472348  HIT:     472348  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     552207  HIT:     552207  MISS:          0
cpu0_L1I LOAD      ACCESS:     552207  HIT:     552207  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 924.197 cycles
cpu0_L1D TOTAL     ACCESS:    5932372  HIT:    3980705  MISS:    1951667
cpu0_L1D LOAD      ACCESS:    1405074  HIT:    1109522  MISS:     295552
cpu0_L1D RFO       ACCESS:    4494498  HIT:    2839484  MISS:    1655014
cpu0_L1D PREFETCH  ACCESS:      15271  HIT:      14179  MISS:       1092
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17529  HIT:      17520  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:      39771  ISSUED:      16008  USEFUL:        517  USELESS:        575
cpu0_L1D AVERAGE MISS LATENCY: 754.881 cycles
cpu0_L2C TOTAL     ACCESS:    3607435  HIT:    2397181  MISS:    1210254
cpu0_L2C LOAD      ACCESS:     295552  HIT:          2  MISS:     295550
cpu0_L2C RFO       ACCESS:    1655014  HIT:     740667  MISS:     914347
cpu0_L2C PREFETCH  ACCESS:       1819  HIT:       1527  MISS:        292
cpu0_L2C WRITEBACK ACCESS:    1655041  HIT:    1654985  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1199.52 cycles
LLC TOTAL     ACCESS:    2124643  HIT:     942409  MISS:    1182234
LLC LOAD      ACCESS:     295550  HIT:          3  MISS:     295547
LLC RFO       ACCESS:     914297  HIT:      27716  MISS:     886581
LLC PREFETCH  ACCESS:        292  HIT:        237  MISS:         55
LLC WRITEBACK ACCESS:     914495  HIT:     914453  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1206.46 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      36491  ROW_BUFFER_MISS:    1145701
 DBUS AVG_CONGESTED_CYCLE:    4.00296
 WQ ROW_BUFFER_HIT:      17681  ROW_BUFFER_MISS:     869171  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.019
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

