/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [9:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = !(in_data[181] ? celloutsig_1_10z : celloutsig_1_3z);
  assign celloutsig_0_7z = !(celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_2z = !(in_data[47] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_7z);
  assign celloutsig_1_5z = ~in_data[133];
  assign celloutsig_0_11z = ~celloutsig_0_3z;
  assign celloutsig_1_14z = celloutsig_1_8z | ~(celloutsig_1_2z[13]);
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_0_0z = ~(in_data[19] ^ in_data[63]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ celloutsig_0_4z[2]);
  assign celloutsig_0_20z = celloutsig_0_16z[2:0] == { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_1_9z = { celloutsig_1_2z[1:0], celloutsig_1_4z, celloutsig_1_3z } <= { celloutsig_1_2z[3:1], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z } && celloutsig_1_2z[2:0];
  assign celloutsig_0_17z = ! { celloutsig_0_16z[1:0], celloutsig_0_1z };
  assign celloutsig_0_18z = ! celloutsig_0_16z[3:1];
  assign celloutsig_1_2z = { in_data[142:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * { in_data[172:158], celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[115:112] * { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_16z = { in_data[48:43], celloutsig_0_8z, celloutsig_0_11z } * { in_data[63:59], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[182:180];
  assign celloutsig_0_1z = | in_data[62:47];
  assign celloutsig_0_33z = | { celloutsig_0_28z[9:6], celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_2z[14:7], celloutsig_1_4z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_2z[8:7], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_9z = ~^ { in_data[35:30], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_3z = ^ celloutsig_1_2z[7:3];
  assign celloutsig_1_4z = ^ { celloutsig_1_2z[11:6], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_7z[2], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_22z = ^ { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_34z = ^ { celloutsig_0_10z[11:1], celloutsig_0_17z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } >> { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } <<< { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_2z[5:3] - { celloutsig_1_6z[3:2], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_6z ^ { celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_6z[3]) | celloutsig_1_12z[2]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_28z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_28z = { celloutsig_0_10z[17:14], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_1z = ~((in_data[180] & in_data[132]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_4z) | (celloutsig_1_3z & celloutsig_1_2z[9]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
