{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port hdmi_io_out -pg 1 -y 660 -defaultsOSRD
preplace port DDR -pg 1 -y 240 -defaultsOSRD
preplace port PXL_CLK_5X_O_0 -pg 1 -y 930 -defaultsOSRD
preplace port PXL_CLK_O -pg 1 -y 850 -defaultsOSRD
preplace port S_AXIS_ov5640 -pg 1 -y 270 -defaultsOSRD
preplace port cmos_rstn -pg 1 -y 520 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 260 -defaultsOSRD
preplace port clk142m -pg 1 -y 360 -defaultsOSRD
preplace port cmos1_i2c -pg 1 -y 280 -defaultsOSRD
preplace port LOCKED_O_0 -pg 1 -y 950 -defaultsOSRD
preplace portBus rstn142m -pg 1 -y 140 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst cmos_rst -pg 1 -lvl 5 -y 520 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -y 690 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 500 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 280 -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 5 -y 100 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 810 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 310 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc rst_processing_system7_0_140M_peripheral_aresetn 1 3 3 1150 430 1460J 440 2020
preplace netloc axis_subset_converter_0_M_AXIS 1 2 1 700
preplace netloc axi_vdma_1_M_AXI_S2MM 1 3 1 1120
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 3 1150 820 1520 850 2000
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 2 1 690
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 1 700
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 5 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 390 100 NJ 100 NJ 100 1530J 190 1990
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1090
preplace netloc axi_dynclk_0_LOCKED_O 1 5 1 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 2 1100J 560 1450
preplace netloc v_tc_0_irq 1 3 2 1150 440 1440
preplace netloc rst_processing_system7_0_140M_interconnect_aresetn 1 3 3 1150 10 NJ 10 2020
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 10 80 NJ 80 NJ 80 NJ 80 1520 430 1990
preplace netloc processing_system7_0_IIC_0 1 5 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1510
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 1 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 670 850 NJ 850 1440J
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 4 360 590 720 830 1140 830 1480
preplace netloc S_AXIS_0_1 1 0 2 NJ 270 NJ
preplace netloc xlconstant_0_dout 1 1 1 360J
preplace netloc xlconcat_0_dout 1 4 1 1450
preplace netloc coms_rst_GPIO 1 5 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 1120
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 370
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 620 380 610 730 540 1110 840 1470 840 2000
preplace netloc v_tc_0_vtiming_out 1 4 1 1490
preplace netloc processing_system7_0_FCLK_CLK1 1 1 5 400 360 710 220 1130 130 1500 450 2010
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 2 3 660J 110 NJ 110 1480
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 2 680 820 1130J
levelinfo -pg 1 -10 190 530 920 1310 1760 2040 -top 0 -bot 1030
",
}
{
   da_axi4_cnt: "3",
   da_board_cnt: "2",
}
