-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Jun 16 12:48:18 2022
-- Host        : TOR00094 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_ad9364_0_sim_netlist.vhdl
-- Design      : design_1_axi_ad9364_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_\ is
  port (
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_\ is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => A(11),
      A(23 downto 12) => A(11 downto 0),
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0 is
  port (
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => Q(11),
      A(23 downto 12) => Q(11 downto 0),
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14 is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(11),
      A(23 downto 12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(11 downto 0),
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18 is
  port (
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => Q(12),
      A(23) => Q(12),
      A(22) => Q(12),
      A(21) => Q(12),
      A(20 downto 8) => Q(12 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19 is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(20 downto 8) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25 is
  port (
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => Q(12),
      A(23) => Q(12),
      A(22) => Q(12),
      A(21) => Q(12),
      A(20 downto 8) => Q(12 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26 is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12),
      A(20 downto 8) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3 is
  port (
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4 is
  port (
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => A(11),
      A(23 downto 12) => A(11 downto 0),
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => Q(11),
      A(23 downto 12) => Q(11 downto 0),
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9 is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9 : entity is "MULT_MACRO";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(11),
      A(23 downto 12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(11 downto 0),
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_clk is
  port (
    clk : out STD_LOGIC;
    rx_clk_in_p : in STD_LOGIC;
    rx_clk_in_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_clk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_clk is
  signal clk_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_clk_gbuf : label is "PRIMITIVE";
  attribute BOX_TYPE of i_rx_clk_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_clk_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_clk_ibuf : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_rx_clk_ibuf : label is "IBUFGDS";
begin
i_clk_gbuf: unisim.vcomponents.BUFG
     port map (
      I => clk_ibuf_s,
      O => clk
    );
i_rx_clk_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_clk_in_p,
      IB => rx_clk_in_n,
      O => clk_ibuf_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in is
  port (
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_data_in_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \adc_data_p_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_p_reg[36]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
begin
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_data_in_p(0),
      IB => rx_data_in_n(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => D(1),
      Q2 => D(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \adc_data_p_reg[36]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => s_axi_aclk_0(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \adc_data_p_reg[36]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_27 is
  port (
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_data_in_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \adc_data_p_reg[37]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_p_reg[37]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_27 : entity is "ad_data_in";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_27 is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
begin
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_data_in_p(0),
      IB => rx_data_in_n(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => D(1),
      Q2 => D(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \adc_data_p_reg[37]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => s_axi_aclk_0(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \adc_data_p_reg[37]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_28 is
  port (
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_data_in_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \adc_data_p_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_p_reg[38]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_28 : entity is "ad_data_in";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_28 is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
begin
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_data_in_p(0),
      IB => rx_data_in_n(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => D(1),
      Q2 => D(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \adc_data_p_reg[38]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => s_axi_aclk_0(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \adc_data_p_reg[38]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_29 is
  port (
    up_drdata : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_data_in_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \adc_data_p_reg[39]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_p_reg[39]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_29 : entity is "ad_data_in";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_29 is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
begin
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_data_in_p(0),
      IB => rx_data_in_n(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => D(1),
      Q2 => D(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \adc_data_p_reg[39]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => up_drdata(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \adc_data_p_reg[39]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_30 is
  port (
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_data_in_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \adc_data_p_reg[40]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_p_reg[40]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_30 : entity is "ad_data_in";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_30 is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
begin
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_data_in_p(0),
      IB => rx_data_in_n(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => D(1),
      Q2 => D(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \adc_data_p_reg[40]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => s_axi_aclk_0(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \adc_data_p_reg[40]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_31 is
  port (
    s_axi_aclk_0 : out STD_LOGIC;
    s_axi_aclk_1 : out STD_LOGIC;
    s_axi_aclk_2 : out STD_LOGIC;
    s_axi_aclk_3 : out STD_LOGIC;
    s_axi_aclk_4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_drdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \up_rdata_int_reg[4]\ : in STD_LOGIC;
    \up_rdata_int_reg[4]_0\ : in STD_LOGIC;
    rx_data_in_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \adc_data_p_reg[41]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_p_reg[41]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_31 : entity is "ad_data_in";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_31 is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  signal up_adc_drdata_s : STD_LOGIC_VECTOR ( 29 downto 25 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
begin
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_data_in_p(0),
      IB => rx_data_in_n(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => D(1),
      Q2 => D(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \adc_data_p_reg[41]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => up_adc_drdata_s(29 downto 25),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \adc_data_p_reg[41]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\up_rdata_int[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => up_adc_drdata_s(25),
      I1 => \up_rdata_int_reg[4]\,
      I2 => up_drdata(0),
      I3 => \up_rdata_int_reg[4]_0\,
      O => s_axi_aclk_0
    );
\up_rdata_int[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => up_adc_drdata_s(26),
      I1 => \up_rdata_int_reg[4]\,
      I2 => up_drdata(1),
      I3 => \up_rdata_int_reg[4]_0\,
      O => s_axi_aclk_1
    );
\up_rdata_int[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => up_adc_drdata_s(27),
      I1 => \up_rdata_int_reg[4]\,
      I2 => up_drdata(2),
      I3 => \up_rdata_int_reg[4]_0\,
      O => s_axi_aclk_2
    );
\up_rdata_int[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => up_adc_drdata_s(28),
      I1 => \up_rdata_int_reg[4]\,
      I2 => up_drdata(3),
      I3 => \up_rdata_int_reg[4]_0\,
      O => s_axi_aclk_3
    );
\up_rdata_int[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => up_adc_drdata_s(29),
      I1 => \up_rdata_int_reg[4]\,
      I2 => up_drdata(4),
      I3 => \up_rdata_int_reg[4]_0\,
      O => s_axi_aclk_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0\ is
  port (
    i_rx_data_iddr_0 : out STD_LOGIC;
    rx_frame_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_rx_data_iddr_1 : out STD_LOGIC;
    delay_locked : out STD_LOGIC;
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    delay_clk : in STD_LOGIC;
    delay_rst : in STD_LOGIC;
    rx_frame_in_p : in STD_LOGIC;
    rx_frame_in_n : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \rx_frame_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_frame_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0\ : entity is "ad_data_in";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0\ is
  signal rx_data_ibuf_s : STD_LOGIC;
  signal rx_data_idelay_s : STD_LOGIC;
  signal \^rx_frame_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_delay_ctrl : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of i_delay_ctrl : label is "dev_4_if_delay_group";
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
  attribute BOX_TYPE of i_rx_data_idelay : label is "PRIMITIVE";
  attribute IODELAY_GROUP of i_rx_data_idelay : label is "dev_4_if_delay_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of i_rx_data_idelay : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_error_r1_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of rx_error_r2_i_1 : label is "soft_lutpair0";
begin
  rx_frame_s(1 downto 0) <= \^rx_frame_s\(1 downto 0);
i_delay_ctrl: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => delay_locked,
      REFCLK => delay_clk,
      RST => delay_rst
    );
i_rx_data_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => rx_frame_in_p,
      IB => rx_frame_in_n,
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D => rx_data_idelay_s,
      Q1 => \^rx_frame_s\(1),
      Q2 => \^rx_frame_s\(0),
      R => '0',
      S => '0'
    );
i_rx_data_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => s_axi_aclk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \rx_frame_reg[1]_0\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => s_axi_aclk_0(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_data_idelay_s,
      IDATAIN => rx_data_ibuf_s,
      INC => '0',
      LD => \rx_frame_reg[1]\(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
rx_error_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rx_frame_s\(1),
      I1 => \^rx_frame_s\(0),
      O => i_rx_data_iddr_1
    );
rx_error_r2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_frame_s\(1),
      I1 => \^rx_frame_s\(0),
      O => i_rx_data_iddr_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out is
  port (
    tx_data_out_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_data_out_p[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_data_out_p(0),
      OB => tx_data_out_n(0)
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => \tx_data_out_p[0]\(0),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_32 is
  port (
    tx_data_out_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_data_out_p[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_32 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_32 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_data_out_p(0),
      OB => tx_data_out_n(0)
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => \tx_data_out_p[1]\(0),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_33 is
  port (
    tx_data_out_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_data_out_p[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_33 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_33 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_data_out_p(0),
      OB => tx_data_out_n(0)
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => \tx_data_out_p[2]\(0),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_34 is
  port (
    tx_data_out_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_data_out_p[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_34 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_34 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_data_out_p(0),
      OB => tx_data_out_n(0)
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => \tx_data_out_p[3]\(0),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_35 is
  port (
    tx_data_out_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_data_out_p[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_35 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_35 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_data_out_p(0),
      OB => tx_data_out_n(0)
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => \tx_data_out_p[4]\(0),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_36 is
  port (
    tx_data_out_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_data_out_p[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_36 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_36 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_data_out_p(0),
      OB => tx_data_out_n(0)
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => \tx_data_out_p[5]\(0),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_37 is
  port (
    tx_clk_out_p : out STD_LOGIC;
    tx_clk_out_n : out STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_37 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_37 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_clk_out_p,
      OB => tx_clk_out_n
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => Q(0),
      D2 => Q(1),
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_38 is
  port (
    tx_frame_out_p : out STD_LOGIC;
    tx_frame_out_n : out STD_LOGIC;
    clk : in STD_LOGIC;
    tx_data_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_38 : entity is "ad_data_out";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_38 is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_tx_data_obuf : label is "OBUFDS";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => tx_frame_out_p,
      OB => tx_frame_out_n
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => tx_data_n,
      D2 => tx_data_n,
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0\ is
  port (
    enable : out STD_LOGIC;
    clk : in STD_LOGIC;
    tx_data_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0\ : entity is "ad_data_out";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0\ is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => enable
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => tx_data_n,
      D2 => tx_data_n,
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_39\ is
  port (
    txnrx : out STD_LOGIC;
    clk : in STD_LOGIC;
    tx_data_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_39\ : entity is "ad_data_out";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_39\ is
  signal tx_data_oddr_s : STD_LOGIC;
  signal NLW_i_tx_data_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_tx_data_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_tx_data_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_tx_data_oddr : label is "TRUE";
begin
i_tx_data_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tx_data_oddr_s,
      O => txnrx
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk,
      CE => '1',
      D1 => tx_data_n,
      D2 => tx_data_n,
      Q => tx_data_oddr_s,
      R => NLW_i_tx_data_oddr_R_UNCONNECTED,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20 is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon is
  port (
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_pn_reg[10]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn_valid_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_pn_reg[12]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \adc_pn1_data_pn_reg[12]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn_match_d_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon is
  signal \adc_pn0_data_pn[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[13]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[14]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[5]_i_2_n_0\ : STD_LOGIC;
  signal \^adc_pn1_data_pn_reg[10]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \adc_pn_err_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^adc_pn_err_s\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_4__0_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_1 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_2 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_3 : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_match_z_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__0_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_int_i_2__0_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal adc_valid_d : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_adc_pn_match_d_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_5__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_6__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_7__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_8__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[10]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[11]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[12]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[13]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[14]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[15]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[1]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[2]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[3]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[5]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[6]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[7]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[8]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[9]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[13]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[14]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[15]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[16]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[4]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[5]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[6]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[7]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc_pn_oos_int_i_2__0\ : label is "soft_lutpair36";
begin
  \adc_pn1_data_pn_reg[10]\(23 downto 0) <= \^adc_pn1_data_pn_reg[10]\(23 downto 0);
  adc_pn_err_s <= \^adc_pn_err_s\;
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn0_data_pn[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \adc_pn0_data_pn[0]_i_2__0_n_0\,
      I1 => \adc_pn0_data_pn[0]_i_3__0_n_0\,
      I2 => \adc_pn0_data_pn[0]_i_4__0_n_0\,
      I3 => \adc_pn0_data_pn[0]_i_5__0_n_0\,
      O => D(0)
    );
\adc_pn0_data_pn[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => adc_pn0_data_in(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      I3 => adc_pn0_data_in(7),
      I4 => Q(7),
      I5 => \adc_pn0_data_pn[0]_i_6__0_n_0\,
      O => \adc_pn0_data_pn[0]_i_2__0_n_0\
    );
\adc_pn0_data_pn[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => adc_pn0_data_in(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      I3 => adc_pn0_data_in(9),
      I4 => Q(9),
      I5 => \adc_pn0_data_pn[0]_i_7__0_n_0\,
      O => \adc_pn0_data_pn[0]_i_3__0_n_0\
    );
\adc_pn0_data_pn[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => adc_pn0_data_in(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      I3 => adc_pn0_data_in(14),
      I4 => Q(14),
      I5 => \adc_pn0_data_pn[0]_i_8__0_n_0\,
      O => \adc_pn0_data_pn[0]_i_4__0_n_0\
    );
\adc_pn0_data_pn[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => adc_pn0_data_in(2),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(1),
      O => \adc_pn0_data_pn[0]_i_5__0_n_0\
    );
\adc_pn0_data_pn[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => adc_pn0_data_in(5),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(4),
      O => \adc_pn0_data_pn[0]_i_6__0_n_0\
    );
\adc_pn0_data_pn[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => adc_pn0_data_in(11),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(10),
      O => \adc_pn0_data_pn[0]_i_7__0_n_0\
    );
\adc_pn0_data_pn[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => adc_pn0_data_in(12),
      I2 => Q(15),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(15),
      O => \adc_pn0_data_pn[0]_i_8__0_n_0\
    );
\adc_pn0_data_pn[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => D(10)
    );
\adc_pn0_data_pn[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => D(11)
    );
\adc_pn0_data_pn[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => D(12)
    );
\adc_pn0_data_pn[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(12),
      O => D(13)
    );
\adc_pn0_data_pn[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => D(14)
    );
\adc_pn0_data_pn[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => D(15)
    );
\adc_pn0_data_pn[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => D(1)
    );
\adc_pn0_data_pn[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => D(2)
    );
\adc_pn0_data_pn[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => D(3)
    );
\adc_pn0_data_pn[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => D(4)
    );
\adc_pn0_data_pn[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(4),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => D(5)
    );
\adc_pn0_data_pn[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => D(6)
    );
\adc_pn0_data_pn[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => D(7)
    );
\adc_pn0_data_pn[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => D(8)
    );
\adc_pn0_data_pn[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => D(9)
    );
\adc_pn1_data_pn[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(5),
      I3 => \adc_pn1_data_pn_reg[12]\(9),
      I4 => \adc_pn1_data_pn_reg[12]_0\(9),
      I5 => \^adc_pn1_data_pn_reg[10]\(9),
      O => \^adc_pn1_data_pn_reg[10]\(0)
    );
\adc_pn1_data_pn[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(8),
      I1 => \adc_pn1_data_pn_reg[12]\(8),
      I2 => \adc_pn1_data_pn_reg[12]_0\(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(4),
      O => \^adc_pn1_data_pn_reg[10]\(10)
    );
\adc_pn1_data_pn[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(9),
      I1 => \adc_pn1_data_pn_reg[12]\(9),
      I2 => \adc_pn1_data_pn_reg[12]_0\(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(5),
      O => \^adc_pn1_data_pn_reg[10]\(11)
    );
\adc_pn1_data_pn[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(10),
      I1 => \adc_pn1_data_pn_reg[12]\(10),
      I2 => \adc_pn1_data_pn_reg[12]_0\(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(6),
      O => \^adc_pn1_data_pn_reg[10]\(12)
    );
\adc_pn1_data_pn[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(7),
      I3 => \adc_pn1_data_pn_reg[12]\(9),
      I4 => \adc_pn1_data_pn_reg[12]_0\(9),
      I5 => \adc_pn1_data_pn[13]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[10]\(13)
    );
\adc_pn1_data_pn[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(0),
      O => \adc_pn1_data_pn[13]_i_2_n_0\
    );
\adc_pn1_data_pn[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(8),
      I3 => \adc_pn1_data_pn_reg[12]\(10),
      I4 => \adc_pn1_data_pn_reg[12]_0\(10),
      I5 => \adc_pn1_data_pn[14]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[10]\(14)
    );
\adc_pn1_data_pn[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(1),
      O => \adc_pn1_data_pn[14]_i_2_n_0\
    );
\adc_pn1_data_pn[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(2),
      I1 => \adc_pn1_data_pn_reg[12]\(2),
      I2 => \adc_pn1_data_pn_reg[12]_0\(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(0),
      O => \^adc_pn1_data_pn_reg[10]\(15)
    );
\adc_pn1_data_pn[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(3),
      I1 => \adc_pn1_data_pn_reg[12]\(3),
      I2 => \adc_pn1_data_pn_reg[12]_0\(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(1),
      O => \^adc_pn1_data_pn_reg[10]\(16)
    );
\adc_pn1_data_pn[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(4),
      I1 => \adc_pn1_data_pn_reg[12]\(4),
      I2 => \adc_pn1_data_pn_reg[12]_0\(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(2),
      O => \^adc_pn1_data_pn_reg[10]\(17)
    );
\adc_pn1_data_pn[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(5),
      I1 => \adc_pn1_data_pn_reg[12]\(5),
      I2 => \adc_pn1_data_pn_reg[12]_0\(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(3),
      O => \^adc_pn1_data_pn_reg[10]\(18)
    );
\adc_pn1_data_pn[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(6),
      I1 => \adc_pn1_data_pn_reg[12]\(6),
      I2 => \adc_pn1_data_pn_reg[12]_0\(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(4),
      O => \^adc_pn1_data_pn_reg[10]\(19)
    );
\adc_pn1_data_pn[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(6),
      I3 => \adc_pn1_data_pn_reg[12]\(10),
      I4 => \adc_pn1_data_pn_reg[12]_0\(10),
      I5 => \^adc_pn1_data_pn_reg[10]\(10),
      O => \^adc_pn1_data_pn_reg[10]\(1)
    );
\adc_pn1_data_pn[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(7),
      I1 => \adc_pn1_data_pn_reg[12]\(7),
      I2 => \adc_pn1_data_pn_reg[12]_0\(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(5),
      O => \^adc_pn1_data_pn_reg[10]\(20)
    );
\adc_pn1_data_pn[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(8),
      I1 => \adc_pn1_data_pn_reg[12]\(8),
      I2 => \adc_pn1_data_pn_reg[12]_0\(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(6),
      O => \^adc_pn1_data_pn_reg[10]\(21)
    );
\adc_pn1_data_pn[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(9),
      I1 => \adc_pn1_data_pn_reg[12]\(9),
      I2 => \adc_pn1_data_pn_reg[12]_0\(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(7),
      O => \^adc_pn1_data_pn_reg[10]\(22)
    );
\adc_pn1_data_pn[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(10),
      I1 => \adc_pn1_data_pn_reg[12]\(10),
      I2 => \adc_pn1_data_pn_reg[12]_0\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(8),
      O => \^adc_pn1_data_pn_reg[10]\(23)
    );
\adc_pn1_data_pn[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(5),
      I3 => \adc_pn1_data_pn_reg[12]\(7),
      I4 => \adc_pn1_data_pn_reg[12]_0\(7),
      I5 => \adc_pn1_data_pn[13]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[10]\(2)
    );
\adc_pn1_data_pn[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(6),
      I3 => \adc_pn1_data_pn_reg[12]\(8),
      I4 => \adc_pn1_data_pn_reg[12]_0\(8),
      I5 => \adc_pn1_data_pn[14]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[10]\(3)
    );
\adc_pn1_data_pn[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(7),
      I3 => \adc_pn1_data_pn_reg[12]\(9),
      I4 => \adc_pn1_data_pn_reg[12]_0\(9),
      I5 => \adc_pn1_data_pn[4]_i_2__0_n_0\,
      O => \^adc_pn1_data_pn_reg[10]\(4)
    );
\adc_pn1_data_pn[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(2),
      O => \adc_pn1_data_pn[4]_i_2__0_n_0\
    );
\adc_pn1_data_pn[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(8),
      I3 => \adc_pn1_data_pn_reg[12]\(10),
      I4 => \adc_pn1_data_pn_reg[12]_0\(10),
      I5 => \adc_pn1_data_pn[5]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[10]\(5)
    );
\adc_pn1_data_pn[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[12]_0\(3),
      O => \adc_pn1_data_pn[5]_i_2_n_0\
    );
\adc_pn1_data_pn[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(4),
      I1 => \adc_pn1_data_pn_reg[12]\(4),
      I2 => \adc_pn1_data_pn_reg[12]_0\(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(0),
      O => \^adc_pn1_data_pn_reg[10]\(6)
    );
\adc_pn1_data_pn[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(5),
      I1 => \adc_pn1_data_pn_reg[12]\(5),
      I2 => \adc_pn1_data_pn_reg[12]_0\(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(1),
      O => \^adc_pn1_data_pn_reg[10]\(7)
    );
\adc_pn1_data_pn[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(6),
      I1 => \adc_pn1_data_pn_reg[12]\(6),
      I2 => \adc_pn1_data_pn_reg[12]_0\(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(2),
      O => \^adc_pn1_data_pn_reg[10]\(8)
    );
\adc_pn1_data_pn[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[12]_0\(7),
      I1 => \adc_pn1_data_pn_reg[12]\(7),
      I2 => \adc_pn1_data_pn_reg[12]_0\(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[12]\(3),
      O => \^adc_pn1_data_pn_reg[10]\(9)
    );
\adc_pn_err_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF1500"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_d,
      I2 => adc_pn_match_z,
      I3 => adc_valid_d,
      I4 => \^adc_pn_err_s\,
      O => \adc_pn_err_int_i_1__0_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_err_int_i_1__0_n_0\,
      Q => \^adc_pn_err_s\,
      R => '0'
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_d_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => adc_pn_match_d_s_carry_n_0,
      CO(2) => adc_pn_match_d_s_carry_n_1,
      CO(1) => adc_pn_match_d_s_carry_n_2,
      CO(0) => adc_pn_match_d_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_adc_pn_match_d_s_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => adc_pn_match_d_s_carry_n_0,
      CO(3) => adc_pn_match_d_s,
      CO(2) => \adc_pn_match_d_s_carry__0_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__0_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__0_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry__0_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry__0_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry__0_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(23),
      I1 => adc_pn_match_d_reg_1(23),
      I2 => adc_pn_match_d_reg_0(22),
      I3 => adc_pn_match_d_reg_1(22),
      I4 => adc_pn_match_d_reg_1(21),
      I5 => adc_pn_match_d_reg_0(21),
      O => \adc_pn_match_d_s_carry__0_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(20),
      I1 => adc_pn_match_d_reg_1(20),
      I2 => adc_pn_match_d_reg_0(19),
      I3 => adc_pn_match_d_reg_1(19),
      I4 => adc_pn_match_d_reg_1(18),
      I5 => adc_pn_match_d_reg_0(18),
      O => \adc_pn_match_d_s_carry__0_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(17),
      I1 => adc_pn_match_d_reg_1(17),
      I2 => adc_pn_match_d_reg_0(16),
      I3 => adc_pn_match_d_reg_1(16),
      I4 => adc_pn_match_d_reg_1(15),
      I5 => adc_pn_match_d_reg_0(15),
      O => \adc_pn_match_d_s_carry__0_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(14),
      I1 => adc_pn_match_d_reg_1(14),
      I2 => adc_pn_match_d_reg_0(13),
      I3 => adc_pn_match_d_reg_1(13),
      I4 => adc_pn_match_d_reg_1(12),
      I5 => adc_pn_match_d_reg_0(12),
      O => \adc_pn_match_d_s_carry__0_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(11),
      I1 => adc_pn_match_d_reg_1(11),
      I2 => adc_pn_match_d_reg_0(10),
      I3 => adc_pn_match_d_reg_1(10),
      I4 => adc_pn_match_d_reg_1(9),
      I5 => adc_pn_match_d_reg_0(9),
      O => \adc_pn_match_d_s_carry_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(8),
      I1 => adc_pn_match_d_reg_1(8),
      I2 => adc_pn_match_d_reg_0(7),
      I3 => adc_pn_match_d_reg_1(7),
      I4 => adc_pn_match_d_reg_1(6),
      I5 => adc_pn_match_d_reg_0(6),
      O => \adc_pn_match_d_s_carry_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(5),
      I1 => adc_pn_match_d_reg_1(5),
      I2 => adc_pn_match_d_reg_0(4),
      I3 => adc_pn_match_d_reg_1(4),
      I4 => adc_pn_match_d_reg_1(3),
      I5 => adc_pn_match_d_reg_0(3),
      O => \adc_pn_match_d_s_carry_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(2),
      I1 => adc_pn_match_d_reg_1(2),
      I2 => adc_pn_match_d_reg_0(1),
      I3 => adc_pn_match_d_reg_1(1),
      I4 => adc_pn_match_d_reg_1(0),
      I5 => adc_pn_match_d_reg_0(0),
      O => \adc_pn_match_d_s_carry_i_4__0_n_0\
    );
\adc_pn_match_z_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__0_n_0\,
      I1 => \adc_pn_match_z_i_3__0_n_0\,
      I2 => \adc_pn_match_z_i_4__0_n_0\,
      I3 => \adc_pn_match_z_i_5__0_n_0\,
      O => \adc_pn_match_z_i_1__0_n_0\
    );
\adc_pn_match_z_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(10),
      I1 => adc_pn_match_d_reg_1(11),
      I2 => adc_pn_match_d_reg_1(8),
      I3 => adc_pn_match_d_reg_1(9),
      I4 => adc_pn_match_d_reg_1(7),
      I5 => adc_pn_match_d_reg_1(6),
      O => \adc_pn_match_z_i_2__0_n_0\
    );
\adc_pn_match_z_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(4),
      I1 => adc_pn_match_d_reg_1(5),
      I2 => adc_pn_match_d_reg_1(2),
      I3 => adc_pn_match_d_reg_1(3),
      I4 => adc_pn_match_d_reg_1(1),
      I5 => adc_pn_match_d_reg_1(0),
      O => \adc_pn_match_z_i_3__0_n_0\
    );
\adc_pn_match_z_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(22),
      I1 => adc_pn_match_d_reg_1(23),
      I2 => adc_pn_match_d_reg_1(20),
      I3 => adc_pn_match_d_reg_1(21),
      I4 => adc_pn_match_d_reg_1(19),
      I5 => adc_pn_match_d_reg_1(18),
      O => \adc_pn_match_z_i_4__0_n_0\
    );
\adc_pn_match_z_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(16),
      I1 => adc_pn_match_d_reg_1(17),
      I2 => adc_pn_match_d_reg_1(14),
      I3 => adc_pn_match_d_reg_1(15),
      I4 => adc_pn_match_d_reg_1(13),
      I5 => adc_pn_match_d_reg_1(12),
      O => \adc_pn_match_z_i_5__0_n_0\
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_match_z_i_1__0_n_0\,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__0_n_0\
    );
\adc_pn_oos_count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00878700"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__0_n_0\
    );
\adc_pn_oos_count[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0087870087008700"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__0_n_0\
    );
\adc_pn_oos_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => adc_valid_d,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_count
    );
\adc_pn_oos_count[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => adc_pn_oos_count_reg(3),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(1),
      I3 => adc_pn_oos_count_reg(2),
      O => \p_0_in__5\(3)
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \p_0_in__5\(3),
      Q => adc_pn_oos_count_reg(3),
      R => adc_pn_oos_count
    );
\adc_pn_oos_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00808080"
    )
        port map (
      I0 => adc_valid_d,
      I1 => \adc_pn_oos_int_i_2__0_n_0\,
      I2 => adc_pn_oos_count_reg(3),
      I3 => adc_pn_match_d,
      I4 => adc_pn_match_z,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__0_n_0\
    );
\adc_pn_oos_int_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_int_i_2__0_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__0_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
adc_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_valid_in,
      Q => adc_valid_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22 is
  port (
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_pn_reg[4]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn_valid_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_pn_reg[23]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \adc_pn1_data_pn_reg[23]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn_match_d_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22 is
  signal \adc_pn0_data_pn[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_4_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_5_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_6_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_7_n_0\ : STD_LOGIC;
  signal \adc_pn0_data_pn[0]_i_8_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[12]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[17]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[18]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn1_data_pn[9]_i_2_n_0\ : STD_LOGIC;
  signal \^adc_pn1_data_pn_reg[4]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal \^adc_pn_err_s\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_3\ : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_2_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_3_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_1 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_2 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_3 : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal adc_pn_match_z_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_2_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_3_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_5_n_0 : STD_LOGIC;
  signal adc_pn_oos_count : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal adc_pn_oos_int_i_2_n_0 : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal adc_valid_d : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_adc_pn_match_d_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[0]_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[10]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[13]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \adc_pn0_data_pn[9]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[12]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[17]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[18]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[21]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[22]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \adc_pn1_data_pn[9]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of adc_pn_oos_int_i_2 : label is "soft_lutpair13";
begin
  \adc_pn1_data_pn_reg[4]\(23 downto 0) <= \^adc_pn1_data_pn_reg[4]\(23 downto 0);
  adc_pn_err_s <= \^adc_pn_err_s\;
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn0_data_pn[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \adc_pn0_data_pn[0]_i_2_n_0\,
      I1 => \adc_pn0_data_pn[0]_i_3_n_0\,
      I2 => \adc_pn0_data_pn[0]_i_4_n_0\,
      I3 => \adc_pn0_data_pn[0]_i_5_n_0\,
      O => D(0)
    );
\adc_pn0_data_pn[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => adc_pn0_data_in(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      I3 => adc_pn0_data_in(7),
      I4 => Q(7),
      I5 => \adc_pn0_data_pn[0]_i_6_n_0\,
      O => \adc_pn0_data_pn[0]_i_2_n_0\
    );
\adc_pn0_data_pn[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => adc_pn0_data_in(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      I3 => adc_pn0_data_in(9),
      I4 => Q(9),
      I5 => \adc_pn0_data_pn[0]_i_7_n_0\,
      O => \adc_pn0_data_pn[0]_i_3_n_0\
    );
\adc_pn0_data_pn[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => adc_pn0_data_in(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      I3 => adc_pn0_data_in(14),
      I4 => Q(14),
      I5 => \adc_pn0_data_pn[0]_i_8_n_0\,
      O => \adc_pn0_data_pn[0]_i_4_n_0\
    );
\adc_pn0_data_pn[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => adc_pn0_data_in(2),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(1),
      O => \adc_pn0_data_pn[0]_i_5_n_0\
    );
\adc_pn0_data_pn[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => adc_pn0_data_in(5),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(4),
      O => \adc_pn0_data_pn[0]_i_6_n_0\
    );
\adc_pn0_data_pn[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => adc_pn0_data_in(11),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(10),
      O => \adc_pn0_data_pn[0]_i_7_n_0\
    );
\adc_pn0_data_pn[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => adc_pn0_data_in(12),
      I2 => Q(15),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_pn0_data_in(15),
      O => \adc_pn0_data_pn[0]_i_8_n_0\
    );
\adc_pn0_data_pn[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => D(10)
    );
\adc_pn0_data_pn[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => D(11)
    );
\adc_pn0_data_pn[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => D(12)
    );
\adc_pn0_data_pn[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(12),
      O => D(13)
    );
\adc_pn0_data_pn[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => D(14)
    );
\adc_pn0_data_pn[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => D(15)
    );
\adc_pn0_data_pn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => D(1)
    );
\adc_pn0_data_pn[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => D(2)
    );
\adc_pn0_data_pn[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => D(3)
    );
\adc_pn0_data_pn[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => D(4)
    );
\adc_pn0_data_pn[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(4),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => D(5)
    );
\adc_pn0_data_pn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => D(6)
    );
\adc_pn0_data_pn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => D(7)
    );
\adc_pn0_data_pn[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => D(8)
    );
\adc_pn0_data_pn[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_pn0_data_in(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => D(9)
    );
\adc_pn1_data_pn[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^adc_pn1_data_pn_reg[4]\(20),
      I1 => \adc_pn1_data_pn_reg[23]\(3),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]_0\(3),
      I4 => \adc_pn1_data_pn_reg[23]\(8),
      I5 => \adc_pn1_data_pn_reg[23]_0\(8),
      O => \^adc_pn1_data_pn_reg[4]\(0)
    );
\adc_pn1_data_pn[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(4),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]\(4),
      I3 => \^adc_pn1_data_pn_reg[4]\(20),
      O => \^adc_pn1_data_pn_reg[4]\(10)
    );
\adc_pn1_data_pn[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \adc_pn1_data_pn[17]_i_2_n_0\,
      I1 => \adc_pn1_data_pn_reg[23]\(5),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]_0\(5),
      I4 => \adc_pn1_data_pn_reg[23]\(6),
      I5 => \adc_pn1_data_pn_reg[23]_0\(6),
      O => \^adc_pn1_data_pn_reg[4]\(11)
    );
\adc_pn1_data_pn[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => \adc_pn1_data_pn[12]_i_2_n_0\,
      I1 => \adc_pn1_data_pn_reg[23]\(7),
      I2 => \adc_pn1_data_pn_reg[23]_0\(7),
      I3 => \adc_pn1_data_pn_reg[23]_0\(6),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \adc_pn1_data_pn_reg[23]\(6),
      O => \^adc_pn1_data_pn_reg[4]\(12)
    );
\adc_pn1_data_pn[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(3),
      O => \adc_pn1_data_pn[12]_i_2_n_0\
    );
\adc_pn1_data_pn[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C33C5A5AC33C"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(8),
      I1 => \adc_pn1_data_pn_reg[23]_0\(8),
      I2 => \adc_pn1_data_pn[18]_i_2_n_0\,
      I3 => \adc_pn1_data_pn_reg[23]_0\(7),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \adc_pn1_data_pn_reg[23]\(7),
      O => \^adc_pn1_data_pn_reg[4]\(13)
    );
\adc_pn1_data_pn[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(8),
      I1 => \adc_pn1_data_pn_reg[23]\(8),
      I2 => \adc_pn1_data_pn_reg[23]_0\(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(0),
      O => \^adc_pn1_data_pn_reg[4]\(14)
    );
\adc_pn1_data_pn[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^adc_pn1_data_pn_reg[4]\(20),
      I1 => \adc_pn1_data_pn_reg[23]_0\(0),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]\(0),
      O => \^adc_pn1_data_pn_reg[4]\(15)
    );
\adc_pn1_data_pn[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^adc_pn1_data_pn_reg[4]\(21),
      I1 => \adc_pn1_data_pn_reg[23]_0\(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]\(1),
      O => \^adc_pn1_data_pn_reg[4]\(16)
    );
\adc_pn1_data_pn[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(3),
      I3 => \adc_pn1_data_pn_reg[23]\(7),
      I4 => \adc_pn1_data_pn_reg[23]_0\(7),
      I5 => \adc_pn1_data_pn[17]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[4]\(17)
    );
\adc_pn1_data_pn[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(2),
      O => \adc_pn1_data_pn[17]_i_2_n_0\
    );
\adc_pn1_data_pn[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C33C5A5AC33C"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(8),
      I1 => \adc_pn1_data_pn_reg[23]_0\(8),
      I2 => \adc_pn1_data_pn[18]_i_2_n_0\,
      I3 => \adc_pn1_data_pn_reg[23]_0\(3),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \adc_pn1_data_pn_reg[23]\(3),
      O => \^adc_pn1_data_pn_reg[4]\(18)
    );
\adc_pn1_data_pn[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(4),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(4),
      O => \adc_pn1_data_pn[18]_i_2_n_0\
    );
\adc_pn1_data_pn[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(4),
      I1 => \adc_pn1_data_pn_reg[23]\(4),
      I2 => \adc_pn1_data_pn_reg[23]_0\(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(0),
      O => \^adc_pn1_data_pn_reg[4]\(19)
    );
\adc_pn1_data_pn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^adc_pn1_data_pn_reg[4]\(21),
      I1 => \adc_pn1_data_pn[18]_i_2_n_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(5),
      I5 => \adc_pn1_data_pn[9]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[4]\(1)
    );
\adc_pn1_data_pn[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(1),
      I1 => \adc_pn1_data_pn_reg[23]\(1),
      I2 => \adc_pn1_data_pn_reg[23]_0\(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(5),
      O => \^adc_pn1_data_pn_reg[4]\(20)
    );
\adc_pn1_data_pn[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(2),
      I1 => \adc_pn1_data_pn_reg[23]\(2),
      I2 => \adc_pn1_data_pn_reg[23]_0\(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(6),
      O => \^adc_pn1_data_pn_reg[4]\(21)
    );
\adc_pn1_data_pn[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(7),
      I1 => \adc_pn1_data_pn_reg[23]\(7),
      I2 => \adc_pn1_data_pn_reg[23]_0\(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(3),
      O => \^adc_pn1_data_pn_reg[4]\(22)
    );
\adc_pn1_data_pn[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(4),
      I1 => \adc_pn1_data_pn_reg[23]\(4),
      I2 => \adc_pn1_data_pn_reg[23]_0\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(8),
      O => \^adc_pn1_data_pn_reg[4]\(23)
    );
\adc_pn1_data_pn[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \^adc_pn1_data_pn_reg[4]\(20),
      I1 => \adc_pn1_data_pn_reg[23]\(6),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]_0\(6),
      I4 => \^adc_pn1_data_pn_reg[4]\(22),
      O => \^adc_pn1_data_pn_reg[4]\(2)
    );
\adc_pn1_data_pn[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \^adc_pn1_data_pn_reg[4]\(21),
      I1 => \adc_pn1_data_pn_reg[23]\(7),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]_0\(7),
      I4 => \^adc_pn1_data_pn_reg[4]\(23),
      O => \^adc_pn1_data_pn_reg[4]\(3)
    );
\adc_pn1_data_pn[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(7),
      I3 => \adc_pn1_data_pn_reg[23]\(8),
      I4 => \adc_pn1_data_pn_reg[23]_0\(8),
      I5 => \adc_pn1_data_pn[4]_i_2_n_0\,
      O => \^adc_pn1_data_pn_reg[4]\(4)
    );
\adc_pn1_data_pn[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(3),
      I1 => \adc_pn1_data_pn_reg[23]\(3),
      I2 => \adc_pn1_data_pn_reg[23]_0\(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]\(0),
      O => \adc_pn1_data_pn[4]_i_2_n_0\
    );
\adc_pn1_data_pn[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \adc_pn1_data_pn[18]_i_2_n_0\,
      I1 => \adc_pn1_data_pn_reg[23]_0\(8),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \adc_pn1_data_pn_reg[23]\(8),
      I4 => \adc_pn1_data_pn[9]_i_2_n_0\,
      I5 => \^adc_pn1_data_pn_reg[4]\(20),
      O => \^adc_pn1_data_pn_reg[4]\(5)
    );
\adc_pn1_data_pn[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(0),
      I1 => \adc_pn1_data_pn_reg[23]\(0),
      I2 => \adc_pn1_data_pn_reg[23]\(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]_0\(1),
      I5 => \^adc_pn1_data_pn_reg[4]\(21),
      O => \^adc_pn1_data_pn_reg[4]\(6)
    );
\adc_pn1_data_pn[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(1),
      I1 => \adc_pn1_data_pn_reg[23]\(1),
      I2 => \adc_pn1_data_pn_reg[23]\(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]_0\(2),
      I5 => \^adc_pn1_data_pn_reg[4]\(22),
      O => \^adc_pn1_data_pn_reg[4]\(7)
    );
\adc_pn1_data_pn[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(2),
      I1 => \adc_pn1_data_pn_reg[23]\(2),
      I2 => \adc_pn1_data_pn_reg[23]\(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \adc_pn1_data_pn_reg[23]_0\(3),
      I5 => \^adc_pn1_data_pn_reg[4]\(23),
      O => \^adc_pn1_data_pn_reg[4]\(8)
    );
\adc_pn1_data_pn[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]_0\(4),
      I1 => \adc_pn1_data_pn_reg[23]\(4),
      I2 => \adc_pn1_data_pn[9]_i_2_n_0\,
      I3 => \adc_pn1_data_pn_reg[23]\(3),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \adc_pn1_data_pn_reg[23]_0\(3),
      O => \^adc_pn1_data_pn_reg[4]\(9)
    );
\adc_pn1_data_pn[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn1_data_pn_reg[23]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn1_data_pn_reg[23]_0\(0),
      O => \adc_pn1_data_pn[9]_i_2_n_0\
    );
adc_pn_err_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF1500"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_d,
      I2 => adc_pn_match_z,
      I3 => adc_valid_d,
      I4 => \^adc_pn_err_s\,
      O => adc_pn_err_int_i_1_n_0
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_err_int_i_1_n_0,
      Q => \^adc_pn_err_s\,
      R => '0'
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_d_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => adc_pn_match_d_s_carry_n_0,
      CO(2) => adc_pn_match_d_s_carry_n_1,
      CO(1) => adc_pn_match_d_s_carry_n_2,
      CO(0) => adc_pn_match_d_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_adc_pn_match_d_s_carry_O_UNCONNECTED(3 downto 0),
      S(3) => adc_pn_match_d_s_carry_i_1_n_0,
      S(2) => adc_pn_match_d_s_carry_i_2_n_0,
      S(1) => adc_pn_match_d_s_carry_i_3_n_0,
      S(0) => adc_pn_match_d_s_carry_i_4_n_0
    );
\adc_pn_match_d_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => adc_pn_match_d_s_carry_n_0,
      CO(3) => adc_pn_match_d_s,
      CO(2) => \adc_pn_match_d_s_carry__0_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__0_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__0_i_1_n_0\,
      S(2) => \adc_pn_match_d_s_carry__0_i_2_n_0\,
      S(1) => \adc_pn_match_d_s_carry__0_i_3_n_0\,
      S(0) => \adc_pn_match_d_s_carry__0_i_4_n_0\
    );
\adc_pn_match_d_s_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(23),
      I1 => adc_pn_match_d_reg_1(23),
      I2 => adc_pn_match_d_reg_0(22),
      I3 => adc_pn_match_d_reg_1(22),
      I4 => adc_pn_match_d_reg_1(21),
      I5 => adc_pn_match_d_reg_0(21),
      O => \adc_pn_match_d_s_carry__0_i_1_n_0\
    );
\adc_pn_match_d_s_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(20),
      I1 => adc_pn_match_d_reg_1(20),
      I2 => adc_pn_match_d_reg_0(19),
      I3 => adc_pn_match_d_reg_1(19),
      I4 => adc_pn_match_d_reg_1(18),
      I5 => adc_pn_match_d_reg_0(18),
      O => \adc_pn_match_d_s_carry__0_i_2_n_0\
    );
\adc_pn_match_d_s_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(17),
      I1 => adc_pn_match_d_reg_1(17),
      I2 => adc_pn_match_d_reg_0(16),
      I3 => adc_pn_match_d_reg_1(16),
      I4 => adc_pn_match_d_reg_1(15),
      I5 => adc_pn_match_d_reg_0(15),
      O => \adc_pn_match_d_s_carry__0_i_3_n_0\
    );
\adc_pn_match_d_s_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(14),
      I1 => adc_pn_match_d_reg_1(14),
      I2 => adc_pn_match_d_reg_0(13),
      I3 => adc_pn_match_d_reg_1(13),
      I4 => adc_pn_match_d_reg_1(12),
      I5 => adc_pn_match_d_reg_0(12),
      O => \adc_pn_match_d_s_carry__0_i_4_n_0\
    );
adc_pn_match_d_s_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(11),
      I1 => adc_pn_match_d_reg_1(11),
      I2 => adc_pn_match_d_reg_0(10),
      I3 => adc_pn_match_d_reg_1(10),
      I4 => adc_pn_match_d_reg_1(9),
      I5 => adc_pn_match_d_reg_0(9),
      O => adc_pn_match_d_s_carry_i_1_n_0
    );
adc_pn_match_d_s_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(8),
      I1 => adc_pn_match_d_reg_1(8),
      I2 => adc_pn_match_d_reg_0(7),
      I3 => adc_pn_match_d_reg_1(7),
      I4 => adc_pn_match_d_reg_1(6),
      I5 => adc_pn_match_d_reg_0(6),
      O => adc_pn_match_d_s_carry_i_2_n_0
    );
adc_pn_match_d_s_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(5),
      I1 => adc_pn_match_d_reg_1(5),
      I2 => adc_pn_match_d_reg_0(4),
      I3 => adc_pn_match_d_reg_1(4),
      I4 => adc_pn_match_d_reg_1(3),
      I5 => adc_pn_match_d_reg_0(3),
      O => adc_pn_match_d_s_carry_i_3_n_0
    );
adc_pn_match_d_s_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_0(2),
      I1 => adc_pn_match_d_reg_1(2),
      I2 => adc_pn_match_d_reg_0(1),
      I3 => adc_pn_match_d_reg_1(1),
      I4 => adc_pn_match_d_reg_1(0),
      I5 => adc_pn_match_d_reg_0(0),
      O => adc_pn_match_d_s_carry_i_4_n_0
    );
adc_pn_match_z_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adc_pn_match_z_i_2_n_0,
      I1 => adc_pn_match_z_i_3_n_0,
      I2 => adc_pn_match_z_i_4_n_0,
      I3 => adc_pn_match_z_i_5_n_0,
      O => adc_pn_match_z_i_1_n_0
    );
adc_pn_match_z_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(10),
      I1 => adc_pn_match_d_reg_1(11),
      I2 => adc_pn_match_d_reg_1(8),
      I3 => adc_pn_match_d_reg_1(9),
      I4 => adc_pn_match_d_reg_1(7),
      I5 => adc_pn_match_d_reg_1(6),
      O => adc_pn_match_z_i_2_n_0
    );
adc_pn_match_z_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(4),
      I1 => adc_pn_match_d_reg_1(5),
      I2 => adc_pn_match_d_reg_1(2),
      I3 => adc_pn_match_d_reg_1(3),
      I4 => adc_pn_match_d_reg_1(1),
      I5 => adc_pn_match_d_reg_1(0),
      O => adc_pn_match_z_i_3_n_0
    );
adc_pn_match_z_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(22),
      I1 => adc_pn_match_d_reg_1(23),
      I2 => adc_pn_match_d_reg_1(20),
      I3 => adc_pn_match_d_reg_1(21),
      I4 => adc_pn_match_d_reg_1(19),
      I5 => adc_pn_match_d_reg_1(18),
      O => adc_pn_match_z_i_4_n_0
    );
adc_pn_match_z_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_pn_match_d_reg_1(16),
      I1 => adc_pn_match_d_reg_1(17),
      I2 => adc_pn_match_d_reg_1(14),
      I3 => adc_pn_match_d_reg_1(15),
      I4 => adc_pn_match_d_reg_1(13),
      I5 => adc_pn_match_d_reg_1(12),
      O => adc_pn_match_z_i_5_n_0
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_match_z_i_1_n_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1_n_0\
    );
\adc_pn_oos_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00878700"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1_n_0\
    );
\adc_pn_oos_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0087870087008700"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1_n_0\
    );
\adc_pn_oos_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => adc_valid_d,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_count
    );
\adc_pn_oos_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => adc_pn_oos_count_reg(3),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(1),
      I3 => adc_pn_oos_count_reg(2),
      O => \p_0_in__3\(3)
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_d,
      D => \p_0_in__3\(3),
      Q => adc_pn_oos_count_reg(3),
      R => adc_pn_oos_count
    );
adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00808080"
    )
        port map (
      I0 => adc_valid_d,
      I1 => adc_pn_oos_int_i_2_n_0,
      I2 => adc_pn_oos_count_reg(3),
      I3 => adc_pn_match_d,
      I4 => adc_pn_match_z,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_int_i_1_n_0
    );
adc_pn_oos_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => adc_pn_oos_int_i_2_n_0
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_oos_int_i_1_n_0,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
adc_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_valid_in,
      Q => adc_valid_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\ is
  port (
    delay_rst : out STD_LOGIC;
    delay_clk : in STD_LOGIC;
    up_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\ : entity is "ad_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\ is
  signal rst_async_d1 : STD_LOGIC;
  signal rst_async_d2 : STD_LOGIC;
  signal rst_sync : STD_LOGIC;
  signal rst_sync_d : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => delay_clk,
      CE => '1',
      D => '0',
      PRE => up_preset,
      Q => rst_async_d1
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => delay_clk,
      CE => '1',
      D => rst_async_d1,
      PRE => up_preset,
      Q => rst_async_d2
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => delay_clk,
      CE => '1',
      D => rst_sync_d,
      Q => delay_rst,
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => delay_clk,
      CE => '1',
      D => rst_sync,
      Q => rst_sync_d,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => delay_clk,
      CE => '1',
      D => rst_async_d2,
      PRE => up_preset,
      Q => rst_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2\ is
  port (
    rst_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    up_core_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2\ : entity is "ad_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2\ is
  signal rst_async_d1_reg_n_0 : STD_LOGIC;
  signal rst_async_d2_reg_n_0 : STD_LOGIC;
  signal rst_sync_d_reg_n_0 : STD_LOGIC;
  signal rst_sync_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => up_core_preset,
      Q => rst_async_d1_reg_n_0
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_async_d1_reg_n_0,
      PRE => up_core_preset,
      Q => rst_async_d2_reg_n_0
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rst_sync_d_reg_n_0,
      Q => rst_reg_0,
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_sync_reg_n_0,
      Q => rst_sync_d_reg_n_0,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_async_d2_reg_n_0,
      PRE => up_core_preset,
      Q => rst_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4\ is
  port (
    rst_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    up_core_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4\ : entity is "ad_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4\ is
  signal rst_async_d1_reg_n_0 : STD_LOGIC;
  signal rst_async_d2_reg_n_0 : STD_LOGIC;
  signal rst_sync_d_reg_n_0 : STD_LOGIC;
  signal rst_sync_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => up_core_preset,
      Q => rst_async_d1_reg_n_0
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_async_d1_reg_n_0,
      PRE => up_core_preset,
      Q => rst_async_d2_reg_n_0
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rst_sync_d_reg_n_0,
      Q => rst_reg_0,
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_sync_reg_n_0,
      Q => rst_sync_d_reg_n_0,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_async_d2_reg_n_0,
      PRE => up_core_preset,
      Q => rst_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_wdata_int_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s : out STD_LOGIC;
    \up_raddr_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn_0 : out STD_LOGIC;
    \up_raddr_int_reg[7]_0\ : out STD_LOGIC;
    \up_raddr_int_reg[7]_1\ : out STD_LOGIC;
    \up_raddr_int_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rreq_s_0 : out STD_LOGIC;
    up_rreq_s_1 : out STD_LOGIC;
    up_rreq_s_2 : out STD_LOGIC;
    \up_adc_start_code_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_wreq_s : out STD_LOGIC;
    \up_waddr_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq_s_3 : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    p_8_in_4 : out STD_LOGIC;
    \up_waddr_int_reg[9]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_0\ : out STD_LOGIC;
    up_adc_dfmt_se0 : out STD_LOGIC;
    up_adc_dfmt_se0_5 : out STD_LOGIC;
    up_adc_sync0 : out STD_LOGIC;
    \up_raddr_int_reg[3]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \up_raddr_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_waddr_int_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[3]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_4\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_5\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in_6 : out STD_LOGIC;
    \up_waddr_int_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq_s_7 : out STD_LOGIC;
    up_dac_par_type0 : out STD_LOGIC;
    \up_waddr_int_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[3]_4\ : out STD_LOGIC;
    \up_waddr_int_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s_8 : out STD_LOGIC;
    \up_dac_pat_data_2_reg[15]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s_9 : out STD_LOGIC;
    \up_timer_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s_10 : out STD_LOGIC;
    \up_wdata_int_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[1]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_6\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_7\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_8\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_4\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_9\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_5\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_10\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_6\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_7\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_4\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_8\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_11\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_9\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_12\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_status_ovf_reg : in STD_LOGIC;
    p_4_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]\ : in STD_LOGIC;
    \up_rdata_int_reg[4]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \up_rdata_int_reg[1]\ : in STD_LOGIC;
    \up_rdata_int_reg[2]\ : in STD_LOGIC;
    \up_rdata_int_reg[3]\ : in STD_LOGIC;
    \up_rdata_int_reg[4]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_dlocked : in STD_LOGIC;
    up_pps_irq_mask_reg : in STD_LOGIC;
    up_timer_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_gpio_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_gpio_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_7_in_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    up_status_pn_oos : in STD_LOGIC;
    up_status_pn_err : in STD_LOGIC;
    \up_dld_int_reg[6]\ : in STD_LOGIC;
    up_dlocked_m3 : in STD_LOGIC;
    up_dlocked_m2 : in STD_LOGIC;
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_oos_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_err_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_lb_enb : in STD_LOGIC;
    up_adc_lb_enb_13 : in STD_LOGIC;
    \up_rdata_int_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_cntrl_xfer_done_s : in STD_LOGIC;
    up_xfer_done_s : in STD_LOGIC;
    up_dac_sync_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    up_dac_frame_reg : in STD_LOGIC;
    up_status_unf_reg : in STD_LOGIC;
    up_status_unf : in STD_LOGIC;
    up_timer_reg_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[0]_1\ : in STD_LOGIC;
    up_dac_iq_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[31]_2\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \up_rdata_int_reg[31]_3\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \up_rdata_int_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[0]_2\ : in STD_LOGIC;
    up_dac_iq_mode_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC;
    up_dac_gpio_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]_4\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_rdata_int_reg[1]_2\ : in STD_LOGIC;
    up_dac_gpio_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[31]_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_rdata_int[7]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[4]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[16]\ : in STD_LOGIC;
    \up_rdata_int_reg[19]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[0]_3\ : in STD_LOGIC;
    \up_rdata_int_reg[0]_4\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_in_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_in_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_in_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    up_wack : in STD_LOGIC;
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_pn_oos_s_19 : in STD_LOGIC;
    up_adc_pn_err_s_20 : in STD_LOGIC;
    up_adc_pn_oos_s_21 : in STD_LOGIC;
    up_adc_pn_err_s_22 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_pn_err_int0\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_5_in : STD_LOGIC;
  signal \^p_7_in\ : STD_LOGIC;
  signal \^p_7_in_6\ : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \up_adc_data_sel[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_adc_gpio_out_int[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_adc_gpio_out_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_adc_gpio_out_int[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_adc_lb_enb_i_2__0_n_0\ : STD_LOGIC;
  signal up_adc_lb_enb_i_2_n_0 : STD_LOGIC;
  signal \up_adc_start_code[31]_i_2_n_0\ : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_arready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_dac_datafmt_i_2_n_0 : STD_LOGIC;
  signal up_dac_frame_i_2_n_0 : STD_LOGIC;
  signal up_dac_frame_i_3_n_0 : STD_LOGIC;
  signal \up_dac_gpio_out_int[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_dac_iq_mode[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_dac_pat_data_2[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_dac_pat_data_2[15]_i_2_n_0\ : STD_LOGIC;
  signal up_dac_pn_enb_i_2_n_0 : STD_LOGIC;
  signal up_dac_sync_i_2_n_0 : STD_LOGIC;
  signal \up_dld_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_dld_int[5]_i_2_n_0\ : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal \up_rack_int_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rack_int_i_2__1_n_0\ : STD_LOGIC;
  signal up_rack_int_i_2_n_0 : STD_LOGIC;
  signal up_rack_int_i_3_n_0 : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal \^up_raddr_int_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_raddr_s : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_11_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_12_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_13_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_14_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_15_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal up_resetn_i_2_n_0 : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_rreq_s_10\ : STD_LOGIC;
  signal \^up_rreq_s_9\ : STD_LOGIC;
  signal \up_rreq_s__0\ : STD_LOGIC;
  signal up_rsel_i_1_n_0 : STD_LOGIC;
  signal up_rsel_reg_n_0 : STD_LOGIC;
  signal \up_scratch[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_scratch[31]_i_3_n_0\ : STD_LOGIC;
  signal up_status_ovf_i_2_n_0 : STD_LOGIC;
  signal \up_timer[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_11_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_14_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal \up_wack_int_i_2__0_n_0\ : STD_LOGIC;
  signal \up_wack_int_i_2__1_n_0\ : STD_LOGIC;
  signal up_wack_int_i_2_n_0 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal \^up_waddr_int_reg[3]_4\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_0\ : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \up_wcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_wreq_s_7\ : STD_LOGIC;
  signal \up_wreq_s__0\ : STD_LOGIC;
  signal up_wsel_i_1_n_0 : STD_LOGIC;
  signal up_wsel_reg_n_0 : STD_LOGIC;
  signal \NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_up_timer_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_adc_clk_enb_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \up_adc_gpio_out_int[31]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \up_adc_gpio_out_int[31]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \up_adc_lb_enb_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of up_adc_lb_enb_i_2 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \up_adc_lb_enb_i_2__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of up_adc_pin_mode_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \up_adc_start_code[31]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \up_dac_data_sel[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \up_dac_data_sel[3]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \up_dac_data_sel[3]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \up_dac_data_sel[3]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of up_dac_datafmt_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of up_dac_datafmt_i_2 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of up_dac_frame_i_2 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of up_dac_frame_i_3 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \up_dac_gpio_out_int[31]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \up_dac_gpio_out_int[31]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \up_dac_pat_data_2[15]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \up_dac_pat_data_2[15]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \up_dac_pat_data_2[15]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \up_dac_pat_data_2[15]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of up_dac_pn_enb_i_2 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \up_dld_int[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \up_dld_int[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \up_dld_int[4]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \up_dld_int[5]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of up_mmcm_resetn_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of up_rack_int_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of up_rack_int_i_2 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \up_rack_int_i_2__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \up_rack_int_i_2__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_2__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_2__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \up_rdata_int[15]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \up_rdata_int[15]_i_5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_2__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_7\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_4__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_2__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_2__4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_3__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_3__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_4__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_6\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_6__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_8\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_4__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_4__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_3__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_4__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_5__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_7\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_3__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_3__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_5__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_6\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_6__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_7__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_2__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_3__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_11\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_13\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_14\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_15\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_4__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_5__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_6__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \up_rdata_int[8]_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of up_resetn_i_2 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \up_timer[0]_i_14\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of up_wack_int_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \up_wack_int_i_2__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair230";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  p_7_in <= \^p_7_in\;
  p_7_in_6 <= \^p_7_in_6\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  \up_raddr_int_reg[6]_0\(5 downto 0) <= \^up_raddr_int_reg[6]_0\(5 downto 0);
  up_rreq_s_10 <= \^up_rreq_s_10\;
  up_rreq_s_9 <= \^up_rreq_s_9\;
  \up_waddr_int_reg[3]_4\ <= \^up_waddr_int_reg[3]_4\;
  \up_waddr_int_reg[6]_0\ <= \^up_waddr_int_reg[6]_0\;
  up_wreq_s_7 <= \^up_wreq_s_7\;
\i_up_adc_channel/up_adc_pn_err_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_pn_err_int0\,
      I2 => up_adc_pn_err_s_20,
      I3 => up_adc_pn_err_s(0),
      O => \up_wdata_int_reg[2]_3\
    );
\i_up_adc_channel/up_adc_pn_err_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_adc_lb_enb_i_2_n_0,
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(8),
      I4 => up_adc_pn_err_s_22,
      I5 => up_adc_pn_err_s(1),
      O => \up_wdata_int_reg[2]_4\
    );
\i_up_adc_channel/up_adc_pn_oos_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_pn_err_int0\,
      I2 => up_adc_pn_oos_s_19,
      I3 => up_adc_pn_oos_s(0),
      O => \up_wdata_int_reg[1]_6\
    );
\i_up_adc_channel/up_adc_pn_oos_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_adc_lb_enb_i_2_n_0,
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(8),
      I4 => up_adc_pn_oos_s_21,
      I5 => up_adc_pn_oos_s(1),
      O => \up_wdata_int_reg[1]_7\
    );
\i_up_dac_channel/up_dac_iq_mode[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_7_in_6\,
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => \up_dac_iq_mode[1]_i_2_n_0\,
      I5 => up_dac_iq_mode_15(0),
      O => \up_wdata_int_reg[0]_11\
    );
\i_up_dac_channel/up_dac_iq_mode[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(1),
      I3 => \up_dac_iq_mode[1]_i_2_n_0\,
      I4 => \^p_7_in\,
      I5 => up_dac_iq_mode(0),
      O => \up_wdata_int_reg[0]_12\
    );
\i_up_dac_channel/up_dac_iq_mode[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^p_7_in_6\,
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => \up_dac_iq_mode[1]_i_2_n_0\,
      I5 => up_dac_iq_mode_15(1),
      O => \up_wdata_int_reg[1]_8\
    );
\i_up_dac_channel/up_dac_iq_mode[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(1),
      I3 => \up_dac_iq_mode[1]_i_2_n_0\,
      I4 => \^p_7_in\,
      I5 => up_dac_iq_mode(1),
      O => \up_wdata_int_reg[1]_9\
    );
up_adc_clk_enb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(0),
      I3 => up_adc_lb_enb_i_2_n_0,
      I4 => data2(2),
      O => \up_wdata_int_reg[2]_1\
    );
\up_adc_data_sel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \up_adc_gpio_out_int[31]_i_3_n_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(4),
      I4 => \up_adc_data_sel[3]_i_2_n_0\,
      O => \up_waddr_int_reg[0]_0\(0)
    );
\up_adc_data_sel[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \up_adc_gpio_out_int[31]_i_3_n_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(4),
      I4 => \up_adc_data_sel[3]_i_2_n_0\,
      O => \up_waddr_int_reg[0]_1\(0)
    );
\up_adc_data_sel[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(3),
      I2 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      I3 => up_waddr_s(5),
      O => \up_adc_data_sel[3]_i_2_n_0\
    );
\up_adc_gpio_out_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \up_adc_gpio_out_int[31]_i_2_n_0\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(5),
      I4 => \up_adc_gpio_out_int[31]_i_3_n_0\,
      I5 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      O => \up_waddr_int_reg[2]_0\(0)
    );
\up_adc_gpio_out_int[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(4),
      O => \up_adc_gpio_out_int[31]_i_2_n_0\
    );
\up_adc_gpio_out_int[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => up_waddr_s(9),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(1),
      O => \up_adc_gpio_out_int[31]_i_3_n_0\
    );
\up_adc_gpio_out_int[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => up_waddr_s(11),
      I1 => up_waddr_s(12),
      I2 => \up_wreq_s__0\,
      I3 => up_waddr_s(13),
      I4 => up_waddr_s(10),
      I5 => up_waddr_s(7),
      O => \up_adc_gpio_out_int[31]_i_4_n_0\
    );
up_adc_lb_enb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(6),
      I4 => \up_adc_lb_enb_i_2__0_n_0\,
      I5 => up_waddr_s(9),
      O => up_adc_dfmt_se0
    );
\up_adc_lb_enb_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(8),
      I2 => up_adc_lb_enb_i_2_n_0,
      O => up_adc_dfmt_se0_5
    );
up_adc_lb_enb_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(1),
      I2 => \up_scratch[31]_i_3_n_0\,
      I3 => up_waddr_s(9),
      I4 => up_waddr_s(4),
      O => up_adc_lb_enb_i_2_n_0
    );
\up_adc_lb_enb_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(5),
      I2 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      I3 => up_waddr_s(3),
      I4 => up_waddr_s(1),
      O => \up_adc_lb_enb_i_2__0_n_0\
    );
up_adc_pin_mode_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => up_waddr_s(8),
      I1 => up_waddr_s(0),
      I2 => up_adc_lb_enb_i_2_n_0,
      O => up_adc_sync0
    );
up_adc_pn_oos_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(6),
      I4 => \up_adc_lb_enb_i_2__0_n_0\,
      I5 => up_waddr_s(9),
      O => \i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_pn_err_int0\
    );
\up_adc_start_code[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      I1 => \up_adc_start_code[31]_i_2_n_0\,
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(8),
      I4 => up_waddr_s(0),
      O => \up_waddr_int_reg[4]_0\(0)
    );
\up_adc_start_code[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(9),
      I5 => up_waddr_s(6),
      O => \up_adc_start_code[31]_i_2_n_0\
    );
up_adc_sync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333300A00000"
    )
        port map (
      I0 => \^q\(3),
      I1 => up_cntrl_xfer_done_s,
      I2 => up_adc_lb_enb_i_2_n_0,
      I3 => up_waddr_s(8),
      I4 => up_waddr_s(0),
      I5 => p_7_in_11(0),
      O => \up_wdata_int_reg[3]_0\
    );
up_axi_arready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => up_rack,
      I2 => p_0_in6_in,
      I3 => up_axi_arready_int_i_2_n_0,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[3]\,
      I4 => p_0_in6_in,
      O => up_axi_arready_int_i_2_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => clear
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_s,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => clear
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => up_rack_d,
      I1 => s_axi_aresetn,
      I2 => \^up_axi_rvalid_int_reg_0\,
      I3 => s_axi_rready,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_s,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => clear
    );
up_dac_clk_enb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_resetn_i_2_n_0,
      I2 => up_dac_datafmt_i_2_n_0,
      I3 => up_waddr_s(1),
      I4 => data1(2),
      O => \up_wdata_int_reg[2]_2\
    );
up_dac_clksel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_dac_frame_i_3_n_0,
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(3),
      I4 => \up_dac_iq_mode[1]_i_2_n_0\,
      I5 => up_dac_sync_reg(15),
      O => \up_wdata_int_reg[0]_4\
    );
\up_dac_data_sel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => \^p_7_in\,
      O => \up_waddr_int_reg[3]_0\(0)
    );
\up_dac_data_sel[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => \up_dac_pat_data_2[15]_i_2_n_0\,
      O => \up_waddr_int_reg[3]_1\(0)
    );
\up_dac_data_sel[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => \up_dac_pat_data_2[15]_i_2__0_n_0\,
      O => \up_waddr_int_reg[3]_2\(0)
    );
\up_dac_data_sel[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^p_7_in_6\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(0),
      O => \up_waddr_int_reg[3]_3\(0)
    );
up_dac_datafmt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(1),
      I4 => up_dac_datafmt_i_2_n_0,
      O => up_dac_par_type0
    );
up_dac_datafmt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => \^up_wreq_s_7\,
      O => up_dac_datafmt_i_2_n_0
    );
\up_dac_datarate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => up_dac_sync_i_2_n_0,
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      O => \up_waddr_int_reg[1]_3\(0)
    );
up_dac_frame_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333000A33330000"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_xfer_done_s,
      I2 => up_dac_frame_i_2_n_0,
      I3 => up_waddr_s(0),
      I4 => up_dac_frame_reg,
      I5 => up_dac_frame_i_3_n_0,
      O => \up_wdata_int_reg[0]_3\
    );
up_dac_frame_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      O => up_dac_frame_i_2_n_0
    );
up_dac_frame_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^up_wreq_s_7\,
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(4),
      O => up_dac_frame_i_3_n_0
    );
\up_dac_gpio_out_int[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^up_wreq_s_7\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(2),
      I4 => \up_dac_gpio_out_int[31]_i_2_n_0\,
      O => \up_waddr_int_reg[3]_5\(0)
    );
\up_dac_gpio_out_int[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(6),
      O => \up_dac_gpio_out_int[31]_i_2_n_0\
    );
\up_dac_iq_mode[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(0),
      O => \up_dac_iq_mode[1]_i_2_n_0\
    );
up_dac_lb_enb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_dac_pn_enb_i_2_n_0,
      I2 => \up_dac_pat_data_2[15]_i_2_n_0\,
      I3 => p_6_in(1),
      O => \up_wdata_int_reg[1]_1\
    );
\up_dac_lb_enb_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_dac_pn_enb_i_2_n_0,
      I2 => \up_dac_pat_data_2[15]_i_2__0_n_0\,
      I3 => p_6_in_16(1),
      O => \up_wdata_int_reg[1]_2\
    );
\up_dac_lb_enb_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_dac_pn_enb_i_2_n_0,
      I2 => \^p_7_in\,
      I3 => p_6_in_17(1),
      O => \up_wdata_int_reg[1]_3\
    );
\up_dac_lb_enb_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^p_7_in_6\,
      I2 => up_dac_pn_enb_i_2_n_0,
      I3 => p_6_in_18(1),
      O => \up_wdata_int_reg[1]_4\
    );
\up_dac_pat_data_2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => \up_dac_pat_data_2[15]_i_2_n_0\,
      O => \up_waddr_int_reg[1]_0\(0)
    );
\up_dac_pat_data_2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => \up_dac_pat_data_2[15]_i_2__0_n_0\,
      O => \up_waddr_int_reg[1]_1\(0)
    );
\up_dac_pat_data_2[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => \^p_7_in\,
      O => \up_waddr_int_reg[1]_2\(0)
    );
\up_dac_pat_data_2[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^p_7_in_6\,
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(0),
      O => E(0)
    );
\up_dac_pat_data_2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \up_wack_int_i_2__0_n_0\,
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(6),
      I4 => \up_wreq_s__0\,
      I5 => up_waddr_s(7),
      O => \up_dac_pat_data_2[15]_i_2_n_0\
    );
\up_dac_pat_data_2[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \up_wack_int_i_2__0_n_0\,
      I1 => up_waddr_s(6),
      I2 => \up_wreq_s__0\,
      I3 => up_waddr_s(7),
      I4 => up_waddr_s(5),
      I5 => up_waddr_s(4),
      O => \up_dac_pat_data_2[15]_i_2__0_n_0\
    );
up_dac_pn_enb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_dac_pn_enb_i_2_n_0,
      I2 => \up_dac_pat_data_2[15]_i_2_n_0\,
      I3 => p_6_in(0),
      O => \up_wdata_int_reg[0]_6\
    );
\up_dac_pn_enb_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_dac_pn_enb_i_2_n_0,
      I2 => \up_dac_pat_data_2[15]_i_2__0_n_0\,
      I3 => p_6_in_16(0),
      O => \up_wdata_int_reg[0]_7\
    );
\up_dac_pn_enb_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_dac_pn_enb_i_2_n_0,
      I2 => \^p_7_in\,
      I3 => p_6_in_17(0),
      O => \up_wdata_int_reg[0]_8\
    );
\up_dac_pn_enb_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_7_in_6\,
      I2 => up_dac_pn_enb_i_2_n_0,
      I3 => p_6_in_18(0),
      O => \up_wdata_int_reg[0]_9\
    );
up_dac_pn_enb_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(2),
      O => up_dac_pn_enb_i_2_n_0
    );
up_dac_sync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030303A30303030"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_xfer_done_s,
      I2 => up_dac_sync_reg(16),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(3),
      I5 => up_dac_sync_i_2_n_0,
      O => \up_wdata_int_reg[0]_2\
    );
up_dac_sync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^up_wreq_s_7\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(4),
      I4 => up_waddr_s(6),
      I5 => up_waddr_s(5),
      O => up_dac_sync_i_2_n_0
    );
\up_dld_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \up_adc_lb_enb_i_2__0_n_0\,
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(9),
      I3 => \up_scratch[31]_i_2_n_0\,
      I4 => up_dlocked_m3,
      I5 => up_dlocked_m2,
      O => \up_waddr_int_reg[9]_0\(0)
    );
\up_dld_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \up_scratch[31]_i_3_n_0\,
      I1 => up_waddr_s(1),
      I2 => \up_dld_int[5]_i_2_n_0\,
      I3 => up_dlocked_m3,
      I4 => up_dlocked_m2,
      O => \up_waddr_int_reg[9]_0\(1)
    );
\up_dld_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \up_scratch[31]_i_3_n_0\,
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_waddr_s(9),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(1),
      I5 => \up_dld_int_reg[6]\,
      O => \up_waddr_int_reg[9]_0\(2)
    );
\up_dld_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \up_scratch[31]_i_3_n_0\,
      I1 => \up_dld_int[5]_i_2_n_0\,
      I2 => up_waddr_s(1),
      I3 => up_dlocked_m3,
      I4 => up_dlocked_m2,
      O => \up_waddr_int_reg[9]_0\(3)
    );
\up_dld_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(9),
      I2 => \up_scratch[31]_i_2_n_0\,
      I3 => \up_dld_int[4]_i_2_n_0\,
      I4 => up_dlocked_m3,
      I5 => up_dlocked_m2,
      O => \up_waddr_int_reg[9]_0\(4)
    );
\up_dld_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(1),
      O => \up_dld_int[4]_i_2_n_0\
    );
\up_dld_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \up_dld_int[5]_i_2_n_0\,
      I1 => \up_adc_data_sel[3]_i_2_n_0\,
      I2 => up_waddr_s(1),
      I3 => up_dlocked_m3,
      I4 => up_dlocked_m2,
      O => \up_waddr_int_reg[9]_0\(5)
    );
\up_dld_int[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(9),
      O => \up_dld_int[5]_i_2_n_0\
    );
\up_dld_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \up_adc_data_sel[3]_i_2_n_0\,
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_waddr_s(9),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(1),
      I5 => \up_dld_int_reg[6]\,
      O => \up_waddr_int_reg[9]_0\(6)
    );
up_mmcm_resetn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(0),
      I3 => up_adc_lb_enb_i_2_n_0,
      I4 => data2(1),
      O => \up_wdata_int_reg[1]_0\
    );
\up_mmcm_resetn_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_resetn_i_2_n_0,
      I2 => up_dac_datafmt_i_2_n_0,
      I3 => up_waddr_s(1),
      I4 => data1(1),
      O => \up_wdata_int_reg[1]_5\
    );
up_pps_irq_mask_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(9),
      I4 => \up_dld_int[4]_i_2_n_0\,
      I5 => up_pps_irq_mask_reg,
      O => \up_wdata_int_reg[0]_0\
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888888888888888"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rack_s
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s,
      Q => up_rack_d,
      R => clear
    );
up_rack_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_raddr_s(8),
      I1 => up_raddr_s(9),
      I2 => \up_rdata_int[24]_i_3_n_0\,
      O => up_rreq_s
    );
\up_rack_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_raddr_s(8),
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(9),
      I3 => \up_rdata_int[24]_i_3_n_0\,
      O => up_rreq_s_0
    );
\up_rack_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \up_rack_int_i_2__0_n_0\,
      I1 => up_raddr_s(8),
      I2 => up_raddr_s(5),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(7),
      I5 => \up_rdata_int[24]_i_3_n_0\,
      O => up_rreq_s_1
    );
\up_rack_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => up_rack_int_i_2_n_0,
      I1 => up_raddr_s(8),
      I2 => up_raddr_s(5),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(7),
      I5 => \up_rdata_int[24]_i_3_n_0\,
      O => up_rreq_s_2
    );
\up_rack_int_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \up_rdata_int[31]_i_2__0_n_0\,
      O => up_rreq_s_8
    );
\up_rack_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \up_rack_int_i_2__1_n_0\,
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(7),
      I3 => up_raddr_s(8),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => up_rack_int_i_3_n_0,
      O => \^up_rreq_s_9\
    );
\up_rack_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_raddr_s(7),
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(8),
      I3 => up_rack_int_i_3_n_0,
      O => \^up_rreq_s_10\
    );
up_rack_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      O => up_rack_int_i_2_n_0
    );
\up_rack_int_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rack_int_i_2__0_n_0\
    );
\up_rack_int_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => up_raddr_s(5),
      O => \up_rack_int_i_2__1_n_0\
    );
up_rack_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => up_raddr_s(13),
      I1 => up_raddr_s(12),
      I2 => up_raddr_s(11),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(10),
      O => up_rack_int_i_3_n_0
    );
\up_raddr_int[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rsel_reg_n_0,
      O => p_1_in
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => \^up_raddr_int_reg[6]_0\(0),
      R => clear
    );
\up_raddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(10),
      Q => up_raddr_s(10),
      R => clear
    );
\up_raddr_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(11),
      Q => up_raddr_s(11),
      R => clear
    );
\up_raddr_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(12),
      Q => up_raddr_s(12),
      R => clear
    );
\up_raddr_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(13),
      Q => up_raddr_s(13),
      R => clear
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => \^up_raddr_int_reg[6]_0\(1),
      R => clear
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => \^up_raddr_int_reg[6]_0\(2),
      R => clear
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => \^up_raddr_int_reg[6]_0\(3),
      R => clear
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => \^up_raddr_int_reg[6]_0\(4),
      R => clear
    );
\up_raddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(5),
      Q => up_raddr_s(5),
      R => clear
    );
\up_raddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(6),
      Q => \^up_raddr_int_reg[6]_0\(5),
      R => clear
    );
\up_raddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(7),
      Q => up_raddr_s(7),
      R => clear
    );
\up_raddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(8),
      Q => up_raddr_s(8),
      R => clear
    );
\up_raddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(9),
      Q => up_raddr_s(9),
      R => clear
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => p_0_in6_in,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14440000"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => p_0_in6_in,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444400000000"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => p_0_in6_in,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rreq_s__0\,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7FFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => p_0_in6_in,
      I5 => up_rack,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => clear
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => clear
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => clear
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => clear
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => clear
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(0),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[0]_i_1_n_0\
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(10),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[10]_i_1_n_0\
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(11),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[11]_i_1_n_0\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(12),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[12]_i_1_n_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(14),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[14]_i_1_n_0\
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(15),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[15]_i_1_n_0\
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(16),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[16]_i_1_n_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(18),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[18]_i_1_n_0\
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(19),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[19]_i_1_n_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(21),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[21]_i_1_n_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(23),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[23]_i_1_n_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(25),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[25]_i_1_n_0\
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(26),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[26]_i_1_n_0\
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(27),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[27]_i_1_n_0\
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(28),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[28]_i_1_n_0\
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(2),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[2]_i_1_n_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(30),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[30]_i_1_n_0\
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(31),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(3),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[3]_i_1_n_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(5),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[5]_i_1_n_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(7),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[7]_i_1_n_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(9),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_d[9]_i_1_n_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[0]_i_1_n_0\,
      Q => up_rdata_d(0),
      R => clear
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[10]_i_1_n_0\,
      Q => up_rdata_d(10),
      R => clear
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[11]_i_1_n_0\,
      Q => up_rdata_d(11),
      R => clear
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[12]_i_1_n_0\,
      Q => up_rdata_d(12),
      R => clear
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(13),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[14]_i_1_n_0\,
      Q => up_rdata_d(14),
      R => clear
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[15]_i_1_n_0\,
      Q => up_rdata_d(15),
      R => clear
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[16]_i_1_n_0\,
      Q => up_rdata_d(16),
      R => clear
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(17),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[18]_i_1_n_0\,
      Q => up_rdata_d(18),
      R => clear
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[19]_i_1_n_0\,
      Q => up_rdata_d(19),
      R => clear
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(1),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(20),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[21]_i_1_n_0\,
      Q => up_rdata_d(21),
      R => clear
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(22),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[23]_i_1_n_0\,
      Q => up_rdata_d(23),
      R => clear
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(24),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[25]_i_1_n_0\,
      Q => up_rdata_d(25),
      R => clear
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[26]_i_1_n_0\,
      Q => up_rdata_d(26),
      R => clear
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[27]_i_1_n_0\,
      Q => up_rdata_d(27),
      R => clear
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[28]_i_1_n_0\,
      Q => up_rdata_d(28),
      R => clear
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(29),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[2]_i_1_n_0\,
      Q => up_rdata_d(2),
      R => clear
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[30]_i_1_n_0\,
      Q => up_rdata_d(30),
      R => clear
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[31]_i_1_n_0\,
      Q => up_rdata_d(31),
      R => clear
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[3]_i_1_n_0\,
      Q => up_rdata_d(3),
      R => clear
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(4),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[5]_i_1_n_0\,
      Q => up_rdata_d(5),
      R => clear
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(6),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[7]_i_1_n_0\,
      Q => up_rdata_d(7),
      R => clear
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(8),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[9]_i_1_n_0\,
      Q => up_rdata_d(9),
      R => clear
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2_n_0\,
      I1 => \up_rdata_int_reg[0]\,
      I2 => \up_rdata_int_reg[4]\(15),
      I3 => \up_rdata_int[4]_i_4_n_0\,
      I4 => \^s_axi_aresetn_0\,
      I5 => \up_rdata_int[0]_i_4_n_0\,
      O => s_axi_aclk_0(0)
    );
\up_rdata_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__0_n_0\,
      I1 => \up_rdata_int[1]_i_4__0_n_0\,
      I2 => \up_rdata_int[0]_i_3__0_n_0\,
      I3 => \up_rdata_int[0]_i_4__0_n_0\,
      I4 => \up_rdata_int[0]_i_5_n_0\,
      I5 => \up_rdata_int[0]_i_6_n_0\,
      O => \up_adc_start_code_reg[31]\(0)
    );
\up_rdata_int[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F00A00000C"
    )
        port map (
      I0 => \up_rdata_int_reg[3]_0\(0),
      I1 => D(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[3]_0\(0)
    );
\up_rdata_int[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F00A00000C"
    )
        port map (
      I0 => \up_rdata_int_reg[3]_1\(0),
      I1 => \up_rdata_int_reg[6]\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[2]_0\(0)
    );
\up_rdata_int[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8A8A888888"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__1_n_0\,
      I1 => \up_rdata_int_reg[0]_1\,
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => up_dac_iq_mode(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[1]_0\(0)
    );
\up_rdata_int[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8A8A888888"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__2_n_0\,
      I1 => \up_rdata_int_reg[0]_2\,
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => up_dac_iq_mode_15(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_dac_pat_data_2_reg[15]\(0)
    );
\up_rdata_int[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[0]_i_2__3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int[0]_i_3__3_n_0\,
      O => \up_timer_reg[31]\(0)
    );
\up_rdata_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[4]_i_6_n_0\,
      I1 => \up_rdata_int_reg[4]\(0),
      I2 => \up_rdata_int[4]_i_7_n_0\,
      I3 => \up_rdata_int_reg[4]\(5),
      I4 => \up_rdata_int_reg[4]\(10),
      I5 => \up_rdata_int[4]_i_8_n_0\,
      O => \up_rdata_int[0]_i_2_n_0\
    );
\up_rdata_int[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_8_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(0),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(0),
      I4 => up_adc_gpio_out(0),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[0]_i_2__0_n_0\
    );
\up_rdata_int[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_rdata_int[0]_i_2__1_n_0\
    );
\up_rdata_int[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[0]_i_2__2_n_0\
    );
\up_rdata_int[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054FFFF00540054"
    )
        port map (
      I0 => \up_rdata_int[0]_i_4__1_n_0\,
      I1 => \up_rdata_int[1]_i_3__2_n_0\,
      I2 => up_dac_gpio_in(0),
      I3 => \up_rdata_int[0]_i_5__0_n_0\,
      I4 => \up_rdata_int[4]_i_4__0_n_0\,
      I5 => up_timer_reg_14(0),
      O => \up_rdata_int[0]_i_2__3_n_0\
    );
\up_rdata_int[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020000002000000"
    )
        port map (
      I0 => \up_rdata_int[1]_i_7_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_pps_irq_mask_reg,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[0]_i_3__0_n_0\
    );
\up_rdata_int[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \up_rdata_int[0]_i_6__0_n_0\,
      I1 => up_raddr_s(5),
      I2 => \up_rdata_int_reg[0]_3\,
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[0]_4\,
      O => \up_rdata_int[0]_i_3__3_n_0\
    );
\up_rdata_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_rack_int_i_2_n_0,
      I2 => \up_rdata_int[1]_i_7_n_0\,
      I3 => \up_rdata_int[4]_i_11_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[4]\(20),
      O => \up_rdata_int[0]_i_4_n_0\
    );
\up_rdata_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A800"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__1_n_0\,
      I1 => data3(0),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[0]_i_7_n_0\,
      O => \up_rdata_int[0]_i_4__0_n_0\
    );
\up_rdata_int[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFFFFFFFD0"
    )
        port map (
      I0 => up_dac_sync_reg(15),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_4__1_n_0\
    );
\up_rdata_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => up_timer_reg(0),
      I1 => \up_rdata_int[31]_i_6_n_0\,
      I2 => \up_rdata_int[24]_i_2__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int_reg[0]_0\,
      O => \up_rdata_int[0]_i_5_n_0\
    );
\up_rdata_int[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFFFBBBFBBBF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(0),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_5__0_n_0\
    );
\up_rdata_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \up_rdata_int[4]_i_5__0_n_0\,
      I1 => \up_rdata_int[4]_i_4__1_n_0\,
      I2 => \up_rdata_int_reg[31]\(0),
      I3 => \up_rdata_int[1]_i_6_n_0\,
      I4 => data2(0),
      I5 => \up_rack_int_i_2__0_n_0\,
      O => \up_rdata_int[0]_i_6_n_0\
    );
\up_rdata_int[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDBDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_status_unf,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_6__0_n_0\
    );
\up_rdata_int[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => up_rack_int_i_2_n_0,
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_7_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[10]_i_2_n_0\,
      I1 => \up_rdata_int[10]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(10)
    );
\up_rdata_int[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => p_0_in(0),
      O => \up_raddr_int_reg[3]_0\(7)
    );
\up_rdata_int[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => p_0_in_12(0),
      O => \up_raddr_int_reg[2]_0\(7)
    );
\up_rdata_int[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(8),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(10)
    );
\up_rdata_int[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(8),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(10)
    );
\up_rdata_int[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[10]_i_2__0_n_0\,
      I2 => \up_rack_int_i_2__1_n_0\,
      I3 => \up_rdata_int[31]_i_3__0_n_0\,
      I4 => up_timer_reg_14(10),
      I5 => \up_rdata_int[10]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(10)
    );
\up_rdata_int[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(10),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(10),
      I4 => up_adc_gpio_out(10),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[10]_i_2_n_0\
    );
\up_rdata_int[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(9),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_5_n_0\,
      I4 => \up_rdata_int[10]_i_4_n_0\,
      O => \up_rdata_int[10]_i_2__0_n_0\
    );
\up_rdata_int[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(10),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(10),
      I4 => \up_rdata_int_reg[31]_0\(10),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[10]_i_3_n_0\
    );
\up_rdata_int[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(10),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(7),
      O => \up_rdata_int[10]_i_3__0_n_0\
    );
\up_rdata_int[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(8),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(10),
      O => \up_rdata_int[10]_i_4_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \up_rdata_int[24]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[11]_i_2_n_0\,
      I5 => \up_rdata_int[11]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(11)
    );
\up_rdata_int[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_adc_lb_enb,
      O => \up_raddr_int_reg[3]_0\(8)
    );
\up_rdata_int[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_adc_lb_enb_13,
      O => \up_raddr_int_reg[2]_0\(8)
    );
\up_rdata_int[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(9),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(11)
    );
\up_rdata_int[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(9),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(11)
    );
\up_rdata_int[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[11]_i_2__0_n_0\,
      I2 => up_timer_reg_14(11),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[11]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(11)
    );
\up_rdata_int[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(11),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(11),
      I4 => up_adc_gpio_out(11),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[11]_i_2_n_0\
    );
\up_rdata_int[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(11),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(8),
      O => \up_rdata_int[11]_i_2__0_n_0\
    );
\up_rdata_int[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(11),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(11),
      I4 => \up_rdata_int_reg[31]_0\(11),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[11]_i_3_n_0\
    );
\up_rdata_int[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFFFFF"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => up_dac_gpio_out(11),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[11]_i_4_n_0\,
      O => \up_rdata_int[11]_i_3__0_n_0\
    );
\up_rdata_int[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \up_rdata_int_reg[31]_4\(10),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[11]_i_5_n_0\
    );
\up_rdata_int[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08120802"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_raddr_s(5),
      I4 => up_dac_sync_reg(9),
      O => \up_rdata_int[11]_i_6_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[12]_i_2_n_0\,
      I1 => \up_rdata_int[12]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(12)
    );
\up_rdata_int[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_2\(10),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(12)
    );
\up_rdata_int[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000008A0"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(10),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_dac_pat_data_2_reg[15]\(12)
    );
\up_rdata_int[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[12]_i_2__0_n_0\,
      I2 => \up_rack_int_i_2__1_n_0\,
      I3 => \up_rdata_int[31]_i_3__0_n_0\,
      I4 => up_timer_reg_14(12),
      I5 => \up_rdata_int[12]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(12)
    );
\up_rdata_int[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(12),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(12),
      I4 => up_adc_gpio_out(12),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[12]_i_2_n_0\
    );
\up_rdata_int[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(11),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_5_n_0\,
      I4 => \up_rdata_int[12]_i_4_n_0\,
      O => \up_rdata_int[12]_i_2__0_n_0\
    );
\up_rdata_int[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(12),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(12),
      I4 => \up_rdata_int_reg[31]_0\(12),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[12]_i_3_n_0\
    );
\up_rdata_int[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(12),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(9),
      O => \up_rdata_int[12]_i_3__0_n_0\
    );
\up_rdata_int[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(10),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(12),
      O => \up_rdata_int[12]_i_4_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[13]_i_2_n_0\,
      I1 => \up_rdata_int[13]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(13)
    );
\up_rdata_int[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(11),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(13)
    );
\up_rdata_int[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(11),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(13)
    );
\up_rdata_int[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[13]_i_2__0_n_0\,
      I2 => \up_rack_int_i_2__1_n_0\,
      I3 => \up_rdata_int[31]_i_3__0_n_0\,
      I4 => up_timer_reg_14(13),
      I5 => \up_rdata_int[13]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(13)
    );
\up_rdata_int[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(13),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(13),
      I4 => up_adc_gpio_out(13),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[13]_i_2_n_0\
    );
\up_rdata_int[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(12),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_5_n_0\,
      I4 => \up_rdata_int[13]_i_4_n_0\,
      O => \up_rdata_int[13]_i_2__0_n_0\
    );
\up_rdata_int[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(13),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(13),
      I4 => \up_rdata_int_reg[31]_0\(13),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[13]_i_3_n_0\
    );
\up_rdata_int[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(13),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(10),
      O => \up_rdata_int[13]_i_3__0_n_0\
    );
\up_rdata_int[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(11),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(13),
      O => \up_rdata_int[13]_i_4_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[14]_i_2_n_0\,
      I1 => \up_rdata_int[14]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(14)
    );
\up_rdata_int[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(12),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(14)
    );
\up_rdata_int[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(12),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(14)
    );
\up_rdata_int[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[14]_i_2__0_n_0\,
      I2 => \up_rack_int_i_2__1_n_0\,
      I3 => \up_rdata_int[31]_i_3__0_n_0\,
      I4 => up_timer_reg_14(14),
      I5 => \up_rdata_int[14]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(14)
    );
\up_rdata_int[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(14),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(14),
      I4 => up_adc_gpio_out(14),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[14]_i_2_n_0\
    );
\up_rdata_int[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(13),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_5_n_0\,
      I4 => \up_rdata_int[14]_i_4_n_0\,
      O => \up_rdata_int[14]_i_2__0_n_0\
    );
\up_rdata_int[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(14),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(14),
      I4 => \up_rdata_int_reg[31]_0\(14),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[14]_i_3_n_0\
    );
\up_rdata_int[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(14),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(11),
      O => \up_rdata_int[14]_i_3__0_n_0\
    );
\up_rdata_int[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(12),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(14),
      O => \up_rdata_int[14]_i_4_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[15]_i_2_n_0\,
      I1 => \up_rdata_int[15]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(15)
    );
\up_rdata_int[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(13),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(15)
    );
\up_rdata_int[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(13),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(15)
    );
\up_rdata_int[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[15]_i_2__0_n_0\,
      I2 => \up_rack_int_i_2__1_n_0\,
      I3 => \up_rdata_int[31]_i_3__0_n_0\,
      I4 => up_timer_reg_14(15),
      I5 => \up_rdata_int[15]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(15)
    );
\up_rdata_int[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(15),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(15),
      I4 => up_adc_gpio_out(15),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[15]_i_2_n_0\
    );
\up_rdata_int[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(14),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_4_n_0\,
      I4 => \up_rdata_int[15]_i_5_n_0\,
      O => \up_rdata_int[15]_i_2__0_n_0\
    );
\up_rdata_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(15),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(15),
      I4 => \up_rdata_int_reg[31]_0\(15),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[15]_i_3_n_0\
    );
\up_rdata_int[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(15),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(12),
      O => \up_rdata_int[15]_i_3__0_n_0\
    );
\up_rdata_int[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(13),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(15),
      O => \up_rdata_int[15]_i_4_n_0\
    );
\up_rdata_int[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[15]_i_5_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \up_rdata_int[24]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[16]_i_2_n_0\,
      I5 => \up_rdata_int[16]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(16)
    );
\up_rdata_int[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C2000"
    )
        port map (
      I0 => \up_rdata_int_reg[19]\(0),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_raddr_int_reg[3]_0\(9)
    );
\up_rdata_int[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C2000"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_raddr_int_reg[2]_0\(9)
    );
\up_rdata_int[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000C20"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(14),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(16)
    );
\up_rdata_int[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002200000002000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_3\(14),
      O => \up_dac_pat_data_2_reg[15]\(16)
    );
\up_rdata_int[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[16]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \up_rdata_int[16]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(16)
    );
\up_rdata_int[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(16),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(16),
      I4 => up_adc_gpio_out(16),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[16]_i_2_n_0\
    );
\up_rdata_int[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEEEEE"
    )
        port map (
      I0 => \up_rdata_int_reg[16]\,
      I1 => \up_rdata_int[19]_i_4__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_dac_gpio_in(16),
      I4 => \up_rdata_int[8]_i_2__0_n_0\,
      O => \up_rdata_int[16]_i_2__0_n_0\
    );
\up_rdata_int[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(16),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(16),
      I4 => \up_rdata_int_reg[31]_0\(16),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[16]_i_3_n_0\
    );
\up_rdata_int[16]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBAFF"
    )
        port map (
      I0 => \up_rdata_int[16]_i_5_n_0\,
      I1 => up_dac_gpio_out(16),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[16]_i_3__0_n_0\
    );
\up_rdata_int[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FFFFD3"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_4\(15),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_raddr_s(5),
      O => \up_rdata_int[16]_i_5_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[17]_i_2_n_0\,
      I1 => up_adc_gpio_out(17),
      I2 => \up_rdata_int[17]_i_3_n_0\,
      I3 => up_adc_gpio_in(17),
      I4 => \up_rdata_int[17]_i_4_n_0\,
      I5 => \up_rdata_int[17]_i_5_n_0\,
      O => \up_adc_start_code_reg[31]\(17)
    );
\up_rdata_int[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[19]\(1),
      O => \up_raddr_int_reg[3]_0\(10)
    );
\up_rdata_int[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[19]_0\(1),
      O => \up_raddr_int_reg[2]_0\(10)
    );
\up_rdata_int[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(15),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(17)
    );
\up_rdata_int[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(15),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(17)
    );
\up_rdata_int[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[17]_i_2__0_n_0\,
      I2 => up_timer_reg_14(17),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[17]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(17)
    );
\up_rdata_int[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAE"
    )
        port map (
      I0 => \up_rdata_int[17]_i_6_n_0\,
      I1 => \up_rdata_int[17]_i_7_n_0\,
      I2 => \up_rack_int_i_2__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => up_raddr_s(5),
      I5 => \up_rdata_int[17]_i_8_n_0\,
      O => \up_rdata_int[17]_i_2_n_0\
    );
\up_rdata_int[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \up_rdata_int[17]_i_4__0_n_0\,
      O => \up_rdata_int[17]_i_2__0_n_0\
    );
\up_rdata_int[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_rack_int_i_2_n_0,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[17]_i_3_n_0\
    );
\up_rdata_int[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(17),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(13),
      O => \up_rdata_int[17]_i_3__0_n_0\
    );
\up_rdata_int[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_rack_int_i_2_n_0,
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => up_raddr_s(5),
      O => \up_rdata_int[17]_i_4_n_0\
    );
\up_rdata_int[17]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FCCCCDDFFFF"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_4\(16),
      I1 => up_raddr_s(5),
      I2 => up_dac_gpio_out(17),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[17]_i_4__0_n_0\
    );
\up_rdata_int[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => up_timer_reg(17),
      I2 => \up_rdata_int[19]_i_6_n_0\,
      I3 => \up_rdata_int_reg[31]\(17),
      I4 => \up_rdata_int_reg[31]_1\(17),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_rdata_int[17]_i_5_n_0\
    );
\up_rdata_int[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[4]_i_4__1_n_0\,
      O => \up_rdata_int[17]_i_6_n_0\
    );
\up_rdata_int[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int_reg[31]_0\(17),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[17]_i_7_n_0\
    );
\up_rdata_int[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_rack_int_i_2_n_0,
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[17]_i_8_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[18]_i_2_n_0\,
      I1 => \up_rdata_int[18]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(18)
    );
\up_rdata_int[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[19]\(2),
      O => \up_raddr_int_reg[3]_0\(11)
    );
\up_rdata_int[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[19]_0\(2),
      O => \up_raddr_int_reg[2]_0\(11)
    );
\up_rdata_int[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(16),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(18)
    );
\up_rdata_int[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(16),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(18)
    );
\up_rdata_int[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[18]_i_2__0_n_0\,
      I2 => up_timer_reg_14(18),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[18]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(18)
    );
\up_rdata_int[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(18),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(18),
      I4 => up_adc_gpio_out(18),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[18]_i_2_n_0\
    );
\up_rdata_int[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(18),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(17),
      O => \up_rdata_int[18]_i_2__0_n_0\
    );
\up_rdata_int[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(18),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(18),
      I4 => \up_rdata_int_reg[31]_0\(18),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[18]_i_3_n_0\
    );
\up_rdata_int[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(18),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(14),
      O => \up_rdata_int[18]_i_3__0_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \up_rdata_int[19]_i_3_n_0\,
      I5 => \up_rdata_int[19]_i_4_n_0\,
      O => \up_adc_start_code_reg[31]\(19)
    );
\up_rdata_int[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[19]\(3),
      O => \up_raddr_int_reg[3]_0\(12)
    );
\up_rdata_int[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[19]_0\(3),
      O => \up_raddr_int_reg[2]_0\(12)
    );
\up_rdata_int[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(17),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(19)
    );
\up_rdata_int[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(17),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(19)
    );
\up_rdata_int[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \up_rdata_int[19]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(19)
    );
\up_rdata_int[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[19]_i_2_n_0\
    );
\up_rdata_int[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(19),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(18),
      O => \up_rdata_int[19]_i_2__0_n_0\
    );
\up_rdata_int[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => up_timer_reg(19),
      I2 => \up_rdata_int[19]_i_6_n_0\,
      I3 => \up_rdata_int_reg[31]\(19),
      I4 => \up_rdata_int_reg[31]_0\(19),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[19]_i_3_n_0\
    );
\up_rdata_int[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFAAAA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[8]_i_2__0_n_0\,
      I2 => up_dac_gpio_in(19),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_4__0_n_0\,
      I5 => \up_rdata_int_reg[19]_1\,
      O => \up_rdata_int[19]_i_3__0_n_0\
    );
\up_rdata_int[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(19),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(19),
      I4 => up_adc_gpio_out(19),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[19]_i_4_n_0\
    );
\up_rdata_int[19]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[19]_i_4__0_n_0\
    );
\up_rdata_int[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[19]_i_5_n_0\
    );
\up_rdata_int[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[19]_i_6_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2_n_0\,
      I1 => \up_rdata_int_reg[1]\,
      I2 => \up_rdata_int_reg[4]\(16),
      I3 => \up_rdata_int[4]_i_4_n_0\,
      I4 => \^s_axi_aresetn_0\,
      I5 => \up_rdata_int[1]_i_4_n_0\,
      O => s_axi_aclk_0(1)
    );
\up_rdata_int[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__0_n_0\,
      I1 => \up_rdata_int[1]_i_3__0_n_0\,
      I2 => \up_rdata_int[1]_i_4__0_n_0\,
      I3 => \up_rdata_int[1]_i_5_n_0\,
      I4 => \up_rdata_int[17]_i_3_n_0\,
      I5 => up_adc_gpio_out(1),
      O => \up_adc_start_code_reg[31]\(1)
    );
\up_rdata_int[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__1_n_0\,
      I1 => up_adc_pn_oos_s(0),
      I2 => \up_rdata_int[1]_i_3__1_n_0\,
      I3 => p_0_in(1),
      I4 => \up_rdata_int_reg[3]_0\(1),
      I5 => \up_rdata_int[1]_i_4__1_n_0\,
      O => \up_raddr_int_reg[3]_0\(1)
    );
\up_rdata_int[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__1_n_0\,
      I1 => up_adc_pn_oos_s(1),
      I2 => \up_rdata_int[1]_i_3__1_n_0\,
      I3 => p_0_in_12(1),
      I4 => \up_rdata_int_reg[3]_1\(1),
      I5 => \up_rdata_int[1]_i_4__1_n_0\,
      O => \up_raddr_int_reg[2]_0\(1)
    );
\up_rdata_int[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050404450504040"
    )
        port map (
      I0 => \up_rdata_int[31]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \up_rdata_int_reg[1]_0\,
      I3 => \up_rdata_int[1]_i_3__2_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => up_dac_iq_mode(1),
      O => \up_raddr_int_reg[1]_0\(1)
    );
\up_rdata_int[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C08088C0C08080"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_rreq_s_9\,
      I2 => \up_rdata_int_reg[1]_1\,
      I3 => \up_rdata_int[1]_i_3__2_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => up_dac_iq_mode_15(1),
      O => \up_dac_pat_data_2_reg[15]\(1)
    );
\up_rdata_int[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022222AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[1]_i_2__4_n_0\,
      I3 => \up_rdata_int_reg[1]_2\,
      I4 => \up_rdata_int[1]_i_4__2_n_0\,
      I5 => \up_rdata_int[1]_i_5__0_n_0\,
      O => \up_timer_reg[31]\(1)
    );
\up_rdata_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[4]_i_6_n_0\,
      I1 => \up_rdata_int_reg[4]\(1),
      I2 => \up_rdata_int[4]_i_7_n_0\,
      I3 => \up_rdata_int_reg[4]\(6),
      I4 => \up_rdata_int_reg[4]\(11),
      I5 => \up_rdata_int[4]_i_8_n_0\,
      O => \up_rdata_int[1]_i_2_n_0\
    );
\up_rdata_int[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => up_timer_reg(1),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => \up_rdata_int_reg[31]_0\(1),
      I4 => up_adc_gpio_in(1),
      I5 => \up_rdata_int[17]_i_4_n_0\,
      O => \up_rdata_int[1]_i_2__0_n_0\
    );
\up_rdata_int[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[1]_i_2__1_n_0\
    );
\up_rdata_int[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      O => \up_rdata_int[1]_i_2__4_n_0\
    );
\up_rdata_int[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \up_rdata_int[4]_i_5__0_n_0\,
      I1 => \up_rdata_int[4]_i_4__1_n_0\,
      I2 => \up_rdata_int_reg[31]\(1),
      I3 => \up_rdata_int[1]_i_6_n_0\,
      I4 => data2(1),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[1]_i_3__0_n_0\
    );
\up_rdata_int[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[1]_i_3__1_n_0\
    );
\up_rdata_int[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[1]_i_3__2_n_0\
    );
\up_rdata_int[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_rack_int_i_2_n_0,
      I2 => \up_rdata_int[1]_i_7_n_0\,
      I3 => \up_rdata_int[4]_i_11_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[4]\(21),
      O => \up_rdata_int[1]_i_4_n_0\
    );
\up_rdata_int[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C01000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => up_rack_int_i_2_n_0,
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[1]_i_4__0_n_0\
    );
\up_rdata_int[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[1]_i_4__1_n_0\
    );
\up_rdata_int[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFDFD"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \up_rdata_int[1]_i_6__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => up_dac_gpio_in(1),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[1]_i_4__2_n_0\
    );
\up_rdata_int[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \up_rdata_int[1]_i_7_n_0\,
      I2 => \up_rdata_int_reg[31]_1\(1),
      I3 => \up_rdata_int[1]_i_8_n_0\,
      I4 => data3(1),
      I5 => \up_rdata_int[4]_i_6__0_n_0\,
      O => \up_rdata_int[1]_i_5_n_0\
    );
\up_rdata_int[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFFFFF"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => up_dac_gpio_out(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[1]_i_7__0_n_0\,
      I5 => \up_rdata_int[1]_i_8__0_n_0\,
      O => \up_rdata_int[1]_i_5__0_n_0\
    );
\up_rdata_int[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[1]_i_6_n_0\
    );
\up_rdata_int[1]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_6__0_n_0\
    );
\up_rdata_int[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[1]_i_7_n_0\
    );
\up_rdata_int[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082020000820000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => up_dac_sync_reg(0),
      O => \up_rdata_int[1]_i_7__0_n_0\
    );
\up_rdata_int[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      O => \up_rdata_int[1]_i_8_n_0\
    );
\up_rdata_int[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_4\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_8__0_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[20]_i_2_n_0\,
      I1 => \up_rdata_int[20]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(20)
    );
\up_rdata_int[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(18),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(20)
    );
\up_rdata_int[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(18),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(20)
    );
\up_rdata_int[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[20]_i_2__0_n_0\,
      I2 => up_timer_reg_14(20),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[20]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(20)
    );
\up_rdata_int[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(20),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(20),
      I4 => up_adc_gpio_out(20),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[20]_i_2_n_0\
    );
\up_rdata_int[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(20),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(19),
      O => \up_rdata_int[20]_i_2__0_n_0\
    );
\up_rdata_int[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(20),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(20),
      I4 => \up_rdata_int_reg[31]_0\(20),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[20]_i_3_n_0\
    );
\up_rdata_int[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(20),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(15),
      O => \up_rdata_int[20]_i_3__0_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[21]_i_2_n_0\,
      I1 => \up_rdata_int[21]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(21)
    );
\up_rdata_int[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(19),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(21)
    );
\up_rdata_int[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(19),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(21)
    );
\up_rdata_int[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[21]_i_2__0_n_0\,
      I2 => up_timer_reg_14(21),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[21]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(21)
    );
\up_rdata_int[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(21),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(21),
      I4 => up_adc_gpio_out(21),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[21]_i_2_n_0\
    );
\up_rdata_int[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(21),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(20),
      O => \up_rdata_int[21]_i_2__0_n_0\
    );
\up_rdata_int[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(21),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(21),
      I4 => \up_rdata_int_reg[31]_0\(21),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[21]_i_3_n_0\
    );
\up_rdata_int[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(21),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(16),
      O => \up_rdata_int[21]_i_3__0_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[22]_i_2_n_0\,
      I1 => \up_rdata_int[22]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(22)
    );
\up_rdata_int[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(20),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(22)
    );
\up_rdata_int[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(20),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(22)
    );
\up_rdata_int[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[22]_i_2__0_n_0\,
      I2 => up_timer_reg_14(22),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[22]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(22)
    );
\up_rdata_int[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(22),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(22),
      I4 => up_adc_gpio_out(22),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[22]_i_2_n_0\
    );
\up_rdata_int[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(22),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(21),
      O => \up_rdata_int[22]_i_2__0_n_0\
    );
\up_rdata_int[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(22),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(22),
      I4 => \up_rdata_int_reg[31]_0\(22),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[22]_i_3_n_0\
    );
\up_rdata_int[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(22),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(17),
      O => \up_rdata_int[22]_i_3__0_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[23]_i_2_n_0\,
      I1 => \up_rdata_int[23]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(23)
    );
\up_rdata_int[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(21),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(23)
    );
\up_rdata_int[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(21),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(23)
    );
\up_rdata_int[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[23]_i_2__0_n_0\,
      I2 => up_timer_reg_14(23),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[23]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(23)
    );
\up_rdata_int[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(23),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(23),
      I4 => up_adc_gpio_out(23),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[23]_i_2_n_0\
    );
\up_rdata_int[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(23),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(22),
      O => \up_rdata_int[23]_i_2__0_n_0\
    );
\up_rdata_int[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(23),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(23),
      I4 => \up_rdata_int_reg[31]_0\(23),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[23]_i_3_n_0\
    );
\up_rdata_int[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(23),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(18),
      O => \up_rdata_int[23]_i_3__0_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3_n_0\,
      I1 => s_axi_aresetn,
      I2 => \up_rdata_int[24]_i_4__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => SR(0)
    );
\up_rdata_int[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3_n_0\,
      I1 => s_axi_aresetn,
      I2 => \up_rdata_int[24]_i_4__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => s_axi_aresetn_1(0)
    );
\up_rdata_int[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \up_rdata_int[24]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[24]_i_3__0_n_0\,
      I5 => \up_rdata_int[24]_i_4_n_0\,
      O => \up_adc_start_code_reg[31]\(24)
    );
\up_rdata_int[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_2\(22),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(24)
    );
\up_rdata_int[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020000000200"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_3\(22),
      O => \up_dac_pat_data_2_reg[15]\(24)
    );
\up_rdata_int[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[24]_i_2__1_n_0\,
      I2 => up_timer_reg_14(24),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[24]_i_3__1_n_0\,
      O => \up_timer_reg[31]\(24)
    );
\up_rdata_int[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[3]_0\(13)
    );
\up_rdata_int[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[24]_i_2__0_n_0\
    );
\up_rdata_int[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2000000F200F200"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_4\(23),
      I1 => \up_rdata_int[24]_i_4__1_n_0\,
      I2 => \up_rdata_int[24]_i_5_n_0\,
      I3 => \up_rdata_int[24]_i_6_n_0\,
      I4 => up_dac_gpio_out(24),
      I5 => up_raddr_s(5),
      O => \up_rdata_int[24]_i_2__1_n_0\
    );
\up_rdata_int[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => up_raddr_s(10),
      I1 => up_raddr_s(13),
      I2 => \up_rreq_s__0\,
      I3 => up_raddr_s(12),
      I4 => up_raddr_s(11),
      O => \up_rdata_int[24]_i_3_n_0\
    );
\up_rdata_int[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(24),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(24),
      I4 => up_adc_gpio_out(24),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[24]_i_3__0_n_0\
    );
\up_rdata_int[24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(24),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(19),
      O => \up_rdata_int[24]_i_3__1_n_0\
    );
\up_rdata_int[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(24),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(24),
      I4 => \up_rdata_int_reg[31]_0\(24),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[24]_i_4_n_0\
    );
\up_rdata_int[24]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => up_raddr_s(8),
      I1 => up_raddr_s(5),
      I2 => up_raddr_s(9),
      I3 => up_raddr_s(7),
      O => \up_rdata_int[24]_i_4__0_n_0\
    );
\up_rdata_int[24]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[24]_i_4__1_n_0\
    );
\up_rdata_int[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[24]_i_5_n_0\
    );
\up_rdata_int[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[24]_i_6_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[25]_i_2_n_0\,
      I1 => \up_rdata_int[25]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(25)
    );
\up_rdata_int[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(23),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(25)
    );
\up_rdata_int[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(23),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(25)
    );
\up_rdata_int[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[25]_i_2__0_n_0\,
      I2 => up_timer_reg_14(25),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[25]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(25)
    );
\up_rdata_int[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(25),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(25),
      I4 => up_adc_gpio_out(25),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[25]_i_2_n_0\
    );
\up_rdata_int[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(25),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(24),
      O => \up_rdata_int[25]_i_2__0_n_0\
    );
\up_rdata_int[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(25),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(25),
      I4 => \up_rdata_int_reg[31]_0\(25),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[25]_i_3_n_0\
    );
\up_rdata_int[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(25),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(20),
      O => \up_rdata_int[25]_i_3__0_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[26]_i_2_n_0\,
      I1 => \up_rdata_int[26]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(26)
    );
\up_rdata_int[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(24),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(26)
    );
\up_rdata_int[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(24),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(26)
    );
\up_rdata_int[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[26]_i_2__0_n_0\,
      I2 => up_timer_reg_14(26),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[26]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(26)
    );
\up_rdata_int[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(26),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(26),
      I4 => up_adc_gpio_out(26),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[26]_i_2_n_0\
    );
\up_rdata_int[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(26),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(25),
      O => \up_rdata_int[26]_i_2__0_n_0\
    );
\up_rdata_int[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(26),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(26),
      I4 => \up_rdata_int_reg[31]_0\(26),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[26]_i_3_n_0\
    );
\up_rdata_int[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(26),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(21),
      O => \up_rdata_int[26]_i_3__0_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[27]_i_2_n_0\,
      I1 => \up_rdata_int[27]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(27)
    );
\up_rdata_int[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(25),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(27)
    );
\up_rdata_int[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(25),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(27)
    );
\up_rdata_int[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[27]_i_2__0_n_0\,
      I2 => up_timer_reg_14(27),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[27]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(27)
    );
\up_rdata_int[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(27),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(27),
      I4 => up_adc_gpio_out(27),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[27]_i_2_n_0\
    );
\up_rdata_int[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(27),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(26),
      O => \up_rdata_int[27]_i_2__0_n_0\
    );
\up_rdata_int[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(27),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(27),
      I4 => \up_rdata_int_reg[31]_0\(27),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[27]_i_3_n_0\
    );
\up_rdata_int[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(27),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(22),
      O => \up_rdata_int[27]_i_3__0_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[28]_i_2_n_0\,
      I1 => \up_rdata_int[28]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(28)
    );
\up_rdata_int[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(26),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(28)
    );
\up_rdata_int[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(26),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(28)
    );
\up_rdata_int[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[28]_i_2__0_n_0\,
      I2 => up_timer_reg_14(28),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[28]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(28)
    );
\up_rdata_int[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(28),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(28),
      I4 => up_adc_gpio_out(28),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[28]_i_2_n_0\
    );
\up_rdata_int[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(28),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(27),
      O => \up_rdata_int[28]_i_2__0_n_0\
    );
\up_rdata_int[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(28),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(28),
      I4 => \up_rdata_int_reg[31]_0\(28),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[28]_i_3_n_0\
    );
\up_rdata_int[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(28),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(23),
      O => \up_rdata_int[28]_i_3__0_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[29]_i_2_n_0\,
      I1 => \up_rdata_int[29]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(29)
    );
\up_rdata_int[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(27),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(29)
    );
\up_rdata_int[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(27),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(29)
    );
\up_rdata_int[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[29]_i_2__0_n_0\,
      I2 => up_timer_reg_14(29),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[29]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(29)
    );
\up_rdata_int[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(29),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(29),
      I4 => up_adc_gpio_out(29),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[29]_i_2_n_0\
    );
\up_rdata_int[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(29),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(28),
      O => \up_rdata_int[29]_i_2__0_n_0\
    );
\up_rdata_int[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(29),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(29),
      I4 => \up_rdata_int_reg[31]_0\(29),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[29]_i_3_n_0\
    );
\up_rdata_int[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(29),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(24),
      O => \up_rdata_int[29]_i_3__0_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \up_rdata_int[2]_i_2_n_0\,
      I1 => \up_rdata_int_reg[2]\,
      I2 => \up_rdata_int_reg[4]\(17),
      I3 => \up_rdata_int[4]_i_4_n_0\,
      I4 => \^s_axi_aresetn_0\,
      I5 => \up_rdata_int[2]_i_4_n_0\,
      O => s_axi_aclk_0(2)
    );
\up_rdata_int[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \up_rdata_int[17]_i_3_n_0\,
      I1 => up_adc_gpio_out(2),
      I2 => \up_rdata_int[2]_i_2__0_n_0\,
      I3 => \up_rdata_int[2]_i_3__0_n_0\,
      I4 => \up_rdata_int[2]_i_4__0_n_0\,
      O => \up_adc_start_code_reg[31]\(2)
    );
\up_rdata_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C0A000000"
    )
        port map (
      I0 => \up_rdata_int_reg[3]_0\(2),
      I1 => up_adc_pn_err_s(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[3]_0\(2)
    );
\up_rdata_int[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C0A000000"
    )
        port map (
      I0 => \up_rdata_int_reg[3]_1\(2),
      I1 => up_adc_pn_err_s(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[2]_0\(2)
    );
\up_rdata_int[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => \up_rdata_int[3]_i_2__1_n_0\,
      I1 => \up_rdata_int_reg[3]_2\(0),
      I2 => \up_rdata_int_reg[31]_2\(0),
      I3 => \up_rdata_int[3]_i_3__1_n_0\,
      I4 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(2)
    );
\up_rdata_int[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(0),
      I2 => \up_rdata_int[3]_i_3__1_n_0\,
      I3 => \up_rdata_int[3]_i_2__1_n_0\,
      I4 => \up_rdata_int_reg[3]_3\(0),
      O => \up_dac_pat_data_2_reg[15]\(2)
    );
\up_rdata_int[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888AAAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[2]_i_2__1_n_0\,
      I2 => \up_rdata_int[2]_i_3__1_n_0\,
      I3 => \up_rdata_int[2]_i_4__1_n_0\,
      I4 => \up_rdata_int[2]_i_5__0_n_0\,
      I5 => \up_rdata_int[2]_i_6_n_0\,
      O => \up_timer_reg[31]\(2)
    );
\up_rdata_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[4]_i_6_n_0\,
      I1 => \up_rdata_int_reg[4]\(2),
      I2 => \up_rdata_int[4]_i_7_n_0\,
      I3 => \up_rdata_int_reg[4]\(7),
      I4 => \up_rdata_int_reg[4]\(12),
      I5 => \up_rdata_int[4]_i_8_n_0\,
      O => \up_rdata_int[2]_i_2_n_0\
    );
\up_rdata_int[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_int[2]_i_5_n_0\,
      I1 => \up_rdata_int[4]_i_5__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => p_4_in(0),
      I5 => up_raddr_s(5),
      O => \up_rdata_int[2]_i_2__0_n_0\
    );
\up_rdata_int[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(1),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_5_n_0\,
      I4 => \up_rdata_int[2]_i_7_n_0\,
      O => \up_rdata_int[2]_i_2__1_n_0\
    );
\up_rdata_int[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[4]_i_6__0_n_0\,
      I1 => data3(2),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(2),
      I4 => up_timer_reg(2),
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => \up_rdata_int[2]_i_3__0_n_0\
    );
\up_rdata_int[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF53F"
    )
        port map (
      I0 => data1(2),
      I1 => up_timer_reg_14(2),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_raddr_s(5),
      O => \up_rdata_int[2]_i_3__1_n_0\
    );
\up_rdata_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_rack_int_i_2_n_0,
      I2 => \up_rdata_int[1]_i_7_n_0\,
      I3 => \up_rdata_int[4]_i_11_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[4]\(22),
      O => \up_rdata_int[2]_i_4_n_0\
    );
\up_rdata_int[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_8_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(2),
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int_reg[31]_1\(2),
      I4 => up_adc_gpio_in(2),
      I5 => \up_rdata_int[17]_i_4_n_0\,
      O => \up_rdata_int[2]_i_4__0_n_0\
    );
\up_rdata_int[2]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[2]_i_4__1_n_0\
    );
\up_rdata_int[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888888"
    )
        port map (
      I0 => \up_rdata_int[1]_i_6_n_0\,
      I1 => data2(2),
      I2 => \up_rdata_int[24]_i_2__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => up_status_pn_oos,
      I5 => \up_rack_int_i_2__0_n_0\,
      O => \up_rdata_int[2]_i_5_n_0\
    );
\up_rdata_int[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[2]_i_5__0_n_0\
    );
\up_rdata_int[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(2),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(0),
      O => \up_rdata_int[2]_i_6_n_0\
    );
\up_rdata_int[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(1),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(2),
      O => \up_rdata_int[2]_i_7_n_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[30]_i_2_n_0\,
      I1 => \up_rdata_int[30]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(30)
    );
\up_rdata_int[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(28),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(30)
    );
\up_rdata_int[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(28),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(30)
    );
\up_rdata_int[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[30]_i_2__0_n_0\,
      I2 => up_timer_reg_14(30),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[30]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(30)
    );
\up_rdata_int[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(30),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(30),
      I4 => up_adc_gpio_out(30),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[30]_i_2_n_0\
    );
\up_rdata_int[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5__0_n_0\,
      I1 => up_dac_gpio_out(30),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_4\(29),
      O => \up_rdata_int[30]_i_2__0_n_0\
    );
\up_rdata_int[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(30),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(30),
      I4 => \up_rdata_int_reg[31]_0\(30),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[30]_i_3_n_0\
    );
\up_rdata_int[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_5\(25),
      I3 => \up_rdata_int[31]_i_6__0_n_0\,
      I4 => \up_rdata_int[31]_i_7__0_n_0\,
      I5 => up_dac_gpio_in(30),
      O => \up_rdata_int[30]_i_3__0_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(9),
      I4 => up_dlocked,
      O => \^s_axi_aresetn_0\
    );
\up_rdata_int[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => up_raddr_s(9),
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => \up_rdata_int[24]_i_3_n_0\,
      I4 => s_axi_aresetn,
      O => \up_raddr_int_reg[9]_0\(0)
    );
\up_rdata_int[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(29),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(31)
    );
\up_rdata_int[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(29),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(31)
    );
\up_rdata_int[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[31]_i_2__1_n_0\,
      I2 => up_timer_reg_14(31),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[31]_i_4__0_n_0\,
      O => \up_timer_reg[31]\(31)
    );
\up_rdata_int[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int[31]_i_4_n_0\,
      O => \up_adc_start_code_reg[31]\(31)
    );
\up_rdata_int[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => up_rack_int_i_3_n_0,
      I5 => \up_rdata_int[31]_i_3__1_n_0\,
      O => \up_rdata_int[31]_i_2__0_n_0\
    );
\up_rdata_int[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0308000800000000"
    )
        port map (
      I0 => up_dac_gpio_out(31),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[31]_4\(30),
      I5 => \up_rdata_int[31]_i_5__0_n_0\,
      O => \up_rdata_int[31]_i_2__1_n_0\
    );
\up_rdata_int[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(31),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(31),
      I4 => up_adc_gpio_out(31),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[31]_i_3_n_0\
    );
\up_rdata_int[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[31]_i_3__0_n_0\
    );
\up_rdata_int[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[31]_i_3__1_n_0\
    );
\up_rdata_int[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(31),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(31),
      I4 => \up_rdata_int_reg[31]_0\(31),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[31]_i_4_n_0\
    );
\up_rdata_int[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_5\(26),
      I3 => \up_rdata_int[31]_i_6__0_n_0\,
      I4 => \up_rdata_int[31]_i_7__0_n_0\,
      I5 => up_dac_gpio_in(31),
      O => \up_rdata_int[31]_i_4__0_n_0\
    );
\up_rdata_int[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_rack_int_i_2_n_0,
      I4 => up_raddr_s(5),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[31]_i_5_n_0\
    );
\up_rdata_int[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[31]_i_5__0_n_0\
    );
\up_rdata_int[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[31]_i_6_n_0\
    );
\up_rdata_int[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[31]_i_6__0_n_0\
    );
\up_rdata_int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \up_rdata_int[4]_i_5__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      O => \up_rdata_int[31]_i_7_n_0\
    );
\up_rdata_int[31]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_raddr_s(5),
      O => \up_rdata_int[31]_i_7__0_n_0\
    );
\up_rdata_int[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rack_int_i_2__0_n_0\,
      O => \up_rdata_int[31]_i_8_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \up_rdata_int[3]_i_2_n_0\,
      I1 => \up_rdata_int_reg[3]\,
      I2 => \up_rdata_int_reg[4]\(18),
      I3 => \up_rdata_int[4]_i_4_n_0\,
      I4 => \^s_axi_aresetn_0\,
      I5 => \up_rdata_int[3]_i_4_n_0\,
      O => s_axi_aclk_0(3)
    );
\up_rdata_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \up_rdata_int[3]_i_2__0_n_0\,
      I1 => up_adc_gpio_out(3),
      I2 => \up_rdata_int[17]_i_3_n_0\,
      I3 => \up_rdata_int[3]_i_3__0_n_0\,
      I4 => \up_rdata_int[3]_i_4__0_n_0\,
      O => \up_adc_start_code_reg[31]\(3)
    );
\up_rdata_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[3]_0\(3),
      O => \up_raddr_int_reg[3]_0\(3)
    );
\up_rdata_int[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[3]_1\(3),
      O => \up_raddr_int_reg[2]_0\(3)
    );
\up_rdata_int[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => \up_rdata_int[3]_i_2__1_n_0\,
      I1 => \up_rdata_int_reg[3]_2\(1),
      I2 => \up_rdata_int_reg[31]_2\(1),
      I3 => \up_rdata_int[3]_i_3__1_n_0\,
      I4 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(3)
    );
\up_rdata_int[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[3]_3\(1),
      I2 => \up_rdata_int[3]_i_2__1_n_0\,
      I3 => \up_rdata_int[3]_i_3__1_n_0\,
      I4 => \up_rdata_int_reg[31]_3\(1),
      O => \up_dac_pat_data_2_reg[15]\(3)
    );
\up_rdata_int[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[3]_i_2__2_n_0\,
      I2 => \up_rack_int_i_2__1_n_0\,
      I3 => \up_rdata_int[31]_i_3__0_n_0\,
      I4 => up_timer_reg_14(3),
      I5 => \up_rdata_int[3]_i_3__2_n_0\,
      O => \up_timer_reg[31]\(3)
    );
\up_rdata_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[4]_i_6_n_0\,
      I1 => \up_rdata_int_reg[4]\(3),
      I2 => \up_rdata_int[4]_i_7_n_0\,
      I3 => \up_rdata_int_reg[4]\(8),
      I4 => \up_rdata_int_reg[4]\(13),
      I5 => \up_rdata_int[4]_i_8_n_0\,
      O => \up_rdata_int[3]_i_2_n_0\
    );
\up_rdata_int[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => up_adc_gpio_in(3),
      I1 => \up_rdata_int[17]_i_4_n_0\,
      I2 => \up_rdata_int[3]_i_5_n_0\,
      I3 => \up_rdata_int[4]_i_6__0_n_0\,
      I4 => p_7_in_11(0),
      O => \up_rdata_int[3]_i_2__0_n_0\
    );
\up_rdata_int[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[3]_i_2__1_n_0\
    );
\up_rdata_int[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_4\(2),
      I2 => \up_rdata_int[7]_i_3__0_n_0\,
      I3 => \up_rdata_int[15]_i_5_n_0\,
      I4 => \up_rdata_int[3]_i_4__1_n_0\,
      O => \up_rdata_int[3]_i_2__2_n_0\
    );
\up_rdata_int[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => up_timer_reg(3),
      I1 => \up_rdata_int[31]_i_6_n_0\,
      I2 => \up_rdata_int[4]_i_5__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_raddr_s(5),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[3]_i_3__0_n_0\
    );
\up_rdata_int[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[3]_i_3__1_n_0\
    );
\up_rdata_int[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(3),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(1),
      O => \up_rdata_int[3]_i_3__2_n_0\
    );
\up_rdata_int[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_rack_int_i_2_n_0,
      I2 => \up_rdata_int[1]_i_7_n_0\,
      I3 => \up_rdata_int[4]_i_11_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[4]\(23),
      O => \up_rdata_int[3]_i_4_n_0\
    );
\up_rdata_int[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]\(3),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => \up_rdata_int_reg[31]_0\(3),
      I4 => \up_rdata_int_reg[31]_1\(3),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_rdata_int[3]_i_4__0_n_0\
    );
\up_rdata_int[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => up_dac_sync_reg(2),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => up_dac_gpio_out(3),
      O => \up_rdata_int[3]_i_4__1_n_0\
    );
\up_rdata_int[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => up_status_pn_err,
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[24]_i_2__0_n_0\,
      O => \up_rdata_int[3]_i_5_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \up_rdata_int[4]_i_2_n_0\,
      I1 => \up_rdata_int_reg[4]_0\,
      I2 => \up_rdata_int_reg[4]\(19),
      I3 => \up_rdata_int[4]_i_4_n_0\,
      I4 => \^s_axi_aresetn_0\,
      I5 => \up_rdata_int[4]_i_5_n_0\,
      O => s_axi_aclk_0(4)
    );
\up_rdata_int[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \up_rdata_int[4]_i_5__0_n_0\,
      I1 => \up_rdata_int[4]_i_15_n_0\,
      I2 => up_raddr_s(7),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(8),
      I5 => \up_rdata_int[4]_i_12_n_0\,
      O => \up_raddr_int_reg[7]_1\
    );
\up_rdata_int[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(7),
      O => \up_rdata_int[4]_i_11_n_0\
    );
\up_rdata_int[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => up_raddr_s(11),
      I1 => up_raddr_s(12),
      I2 => \up_rreq_s__0\,
      I3 => up_raddr_s(13),
      I4 => up_raddr_s(10),
      I5 => s_axi_aresetn,
      O => \up_rdata_int[4]_i_12_n_0\
    );
\up_rdata_int[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[4]_i_13_n_0\
    );
\up_rdata_int[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[4]_i_14_n_0\
    );
\up_rdata_int[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[4]_i_15_n_0\
    );
\up_rdata_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \up_rdata_int[4]_i_2__0_n_0\,
      I1 => \up_rdata_int[17]_i_3_n_0\,
      I2 => up_adc_gpio_out(4),
      I3 => \up_rdata_int[4]_i_3__0_n_0\,
      I4 => \up_rdata_int[17]_i_4_n_0\,
      I5 => up_adc_gpio_in(4),
      O => \up_adc_start_code_reg[31]\(4)
    );
\up_rdata_int[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => D(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_raddr_int_reg[3]_0\(4)
    );
\up_rdata_int[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[6]\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_raddr_int_reg[2]_0\(4)
    );
\up_rdata_int[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_2\(2),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(4)
    );
\up_rdata_int[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000008A0"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_dac_pat_data_2_reg[15]\(4)
    );
\up_rdata_int[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888A8"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[4]_i_2__1_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int[4]_i_3__1_n_0\,
      O => \up_timer_reg[31]\(4)
    );
\up_rdata_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[4]_i_6_n_0\,
      I1 => \up_rdata_int_reg[4]\(4),
      I2 => \up_rdata_int[4]_i_7_n_0\,
      I3 => \up_rdata_int_reg[4]\(9),
      I4 => \up_rdata_int_reg[4]\(14),
      I5 => \up_rdata_int[4]_i_8_n_0\,
      O => \up_rdata_int[4]_i_2_n_0\
    );
\up_rdata_int[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(4),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => \up_rdata_int_reg[31]_0\(4),
      I4 => \up_rdata_int_reg[31]_1\(4),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_rdata_int[4]_i_2__0_n_0\
    );
\up_rdata_int[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \up_rdata_int[24]_i_4__1_n_0\,
      I1 => \up_rdata_int_reg[31]_4\(3),
      I2 => \up_rdata_int[24]_i_6_n_0\,
      I3 => \up_rdata_int[4]_i_4__0_n_0\,
      I4 => up_timer_reg_14(4),
      O => \up_rdata_int[4]_i_2__1_n_0\
    );
\up_rdata_int[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC080C080C080"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[4]_i_4__1_n_0\,
      I2 => \up_rdata_int[4]_i_5__0_n_0\,
      I3 => \up_rdata_int_reg[31]\(4),
      I4 => data3(3),
      I5 => \up_rdata_int[4]_i_6__0_n_0\,
      O => \up_rdata_int[4]_i_3__0_n_0\
    );
\up_rdata_int[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE0E0E0EEEEEE"
    )
        port map (
      I0 => \up_rdata_int_reg[4]_1\,
      I1 => \up_rdata_int[1]_i_2__4_n_0\,
      I2 => \up_rdata_int[4]_i_6__1_n_0\,
      I3 => up_dac_gpio_out(4),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_dac_gpio_in(4),
      O => \up_rdata_int[4]_i_3__1_n_0\
    );
\up_rdata_int[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int[4]_i_11_n_0\,
      I5 => \up_rdata_int[1]_i_7_n_0\,
      O => \up_rdata_int[4]_i_4_n_0\
    );
\up_rdata_int[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int[2]_i_5__0_n_0\,
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[4]_i_4__0_n_0\
    );
\up_rdata_int[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      O => \up_rdata_int[4]_i_4__1_n_0\
    );
\up_rdata_int[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => up_rack_int_i_2_n_0,
      I2 => \up_rdata_int[1]_i_7_n_0\,
      I3 => \up_rdata_int[4]_i_11_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[4]\(24),
      O => \up_rdata_int[4]_i_5_n_0\
    );
\up_rdata_int[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[4]_i_5__0_n_0\
    );
\up_rdata_int[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \up_rdata_int[1]_i_7_n_0\,
      I1 => \up_rdata_int[4]_i_12_n_0\,
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(7),
      I5 => \up_rdata_int[19]_i_2_n_0\,
      O => \up_rdata_int[4]_i_6_n_0\
    );
\up_rdata_int[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \up_rack_int_i_2__0_n_0\,
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[4]_i_6__0_n_0\
    );
\up_rdata_int[4]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[4]_i_6__1_n_0\
    );
\up_rdata_int[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \up_rdata_int[4]_i_4__1_n_0\,
      I1 => \up_rdata_int[4]_i_13_n_0\,
      I2 => up_raddr_s(7),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(8),
      I5 => \up_rdata_int[4]_i_12_n_0\,
      O => \up_rdata_int[4]_i_7_n_0\
    );
\up_rdata_int[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \up_rdata_int[1]_i_7_n_0\,
      I1 => \up_rdata_int[4]_i_5__0_n_0\,
      I2 => up_raddr_s(7),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(8),
      I5 => \up_rdata_int[4]_i_12_n_0\,
      O => \up_rdata_int[4]_i_8_n_0\
    );
\up_rdata_int[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => up_rack_int_i_2_n_0,
      I1 => \up_rdata_int[4]_i_14_n_0\,
      I2 => up_raddr_s(7),
      I3 => up_raddr_s(9),
      I4 => up_raddr_s(8),
      I5 => \up_rdata_int[4]_i_12_n_0\,
      O => \up_raddr_int_reg[7]_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \up_rdata_int[5]_i_2_n_0\,
      I5 => \up_rdata_int[5]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(5)
    );
\up_rdata_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => D(2),
      O => \up_raddr_int_reg[3]_0\(5)
    );
\up_rdata_int[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]\(2),
      O => \up_raddr_int_reg[2]_0\(5)
    );
\up_rdata_int[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(3),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(5)
    );
\up_rdata_int[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(5)
    );
\up_rdata_int[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8888888A888A"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[5]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \up_rdata_int[5]_i_3__0_n_0\,
      I5 => \up_rdata_int[5]_i_4_n_0\,
      O => \up_timer_reg[31]\(5)
    );
\up_rdata_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => up_timer_reg(5),
      I2 => \up_rdata_int[19]_i_6_n_0\,
      I3 => \up_rdata_int_reg[31]\(5),
      I4 => \up_rdata_int_reg[31]_0\(5),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[5]_i_2_n_0\
    );
\up_rdata_int[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800808800008088"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int[8]_i_2__0_n_0\,
      I2 => up_dac_gpio_in(5),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_dac_gpio_out(5),
      O => \up_rdata_int[5]_i_2__0_n_0\
    );
\up_rdata_int[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(5),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(5),
      I4 => up_adc_gpio_out(5),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[5]_i_3_n_0\
    );
\up_rdata_int[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_timer_reg_14(5),
      I5 => \up_rdata_int[5]_i_5_n_0\,
      O => \up_rdata_int[5]_i_3__0_n_0\
    );
\up_rdata_int[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFABAFFBAFFBA"
    )
        port map (
      I0 => \up_rdata_int[6]_i_5_n_0\,
      I1 => up_dac_sync_reg(14),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_dac_sync_reg(3),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[5]_i_4_n_0\
    );
\up_rdata_int[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[31]_4\(4),
      I3 => \up_rdata_int[24]_i_6_n_0\,
      I4 => \up_rdata_int[6]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(2),
      O => \up_rdata_int[5]_i_5_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \up_rdata_int[6]_i_2_n_0\,
      I5 => \up_rdata_int[6]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(6)
    );
\up_rdata_int[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => D(3),
      O => \up_raddr_int_reg[3]_0\(6)
    );
\up_rdata_int[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]\(3),
      O => \up_raddr_int_reg[2]_0\(6)
    );
\up_rdata_int[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(4),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(6)
    );
\up_rdata_int[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(4),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(6)
    );
\up_rdata_int[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[6]_i_2__0_n_0\,
      I2 => \up_rdata_int[6]_i_3__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_raddr_s(5),
      I5 => \up_rdata_int[6]_i_4_n_0\,
      O => \up_timer_reg[31]\(6)
    );
\up_rdata_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => up_timer_reg(6),
      I2 => \up_rdata_int[19]_i_6_n_0\,
      I3 => \up_rdata_int_reg[31]\(6),
      I4 => \up_rdata_int_reg[31]_0\(6),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[6]_i_2_n_0\
    );
\up_rdata_int[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFABAFFBAFFBA"
    )
        port map (
      I0 => \up_rdata_int[6]_i_5_n_0\,
      I1 => \up_rdata_int[7]_i_2__0_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_dac_sync_reg(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[6]_i_2__0_n_0\
    );
\up_rdata_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(6),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(6),
      I4 => up_adc_gpio_out(6),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[6]_i_3_n_0\
    );
\up_rdata_int[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_timer_reg_14(6),
      I5 => \up_rdata_int[6]_i_6_n_0\,
      O => \up_rdata_int[6]_i_3__0_n_0\
    );
\up_rdata_int[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF7F77FFFF7F77"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int[8]_i_2__0_n_0\,
      I2 => up_dac_gpio_in(6),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_dac_gpio_out(6),
      O => \up_rdata_int[6]_i_4_n_0\
    );
\up_rdata_int[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEFEE"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[6]_i_5_n_0\
    );
\up_rdata_int[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[31]_4\(5),
      I3 => \up_rdata_int[24]_i_6_n_0\,
      I4 => \up_rdata_int[6]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(3),
      O => \up_rdata_int[6]_i_6_n_0\
    );
\up_rdata_int[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[6]_i_7_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_int[7]_i_2_n_0\,
      I1 => \up_rdata_int[7]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(7)
    );
\up_rdata_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(5),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(7)
    );
\up_rdata_int[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(7)
    );
\up_rdata_int[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202A202A2A2A2A2"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[7]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \up_rdata_int_reg[31]_4\(6),
      I4 => \up_rdata_int[7]_i_3__0_n_0\,
      I5 => \up_rdata_int[7]_i_4_n_0\,
      O => \up_timer_reg[31]\(7)
    );
\up_rdata_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(7),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(7),
      I4 => up_adc_gpio_out(7),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[7]_i_2_n_0\
    );
\up_rdata_int[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => \up_rdata_int[7]_i_5_n_0\,
      I1 => up_raddr_s(5),
      I2 => up_dac_gpio_in(7),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int[7]_i_6_n_0\,
      O => \up_rdata_int[7]_i_2__0_n_0\
    );
\up_rdata_int[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(7),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(7),
      I4 => \up_rdata_int_reg[31]_0\(7),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[7]_i_3_n_0\
    );
\up_rdata_int[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[7]_i_3__0_n_0\
    );
\up_rdata_int[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFBFFFFFFFBF"
    )
        port map (
      I0 => \up_rdata_int[15]_i_5_n_0\,
      I1 => up_dac_gpio_out(7),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => up_dac_sync_reg(5),
      O => \up_rdata_int[7]_i_4_n_0\
    );
\up_rdata_int[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF7E7EFEFF7F7F"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \up_rdata_int[7]_i_2__0_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[31]_5\(4),
      O => \up_rdata_int[7]_i_5_n_0\
    );
\up_rdata_int[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => up_timer_reg_14(7),
      O => \up_rdata_int[7]_i_6_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \up_rdata_int[8]_i_2_n_0\,
      I5 => \up_rdata_int[8]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(8)
    );
\up_rdata_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(6),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(8)
    );
\up_rdata_int[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(6),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(8)
    );
\up_rdata_int[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_dac_gpio_in(8),
      I3 => \up_rdata_int[8]_i_2__0_n_0\,
      I4 => \up_rdata_int[8]_i_3__0_n_0\,
      I5 => \up_rdata_int[8]_i_4_n_0\,
      O => \up_timer_reg[31]\(8)
    );
\up_rdata_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_5_n_0\,
      I1 => up_timer_reg(8),
      I2 => \up_rdata_int[19]_i_6_n_0\,
      I3 => \up_rdata_int_reg[31]\(8),
      I4 => \up_rdata_int_reg[31]_0\(8),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[8]_i_2_n_0\
    );
\up_rdata_int[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[8]_i_2__0_n_0\
    );
\up_rdata_int[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(8),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(8),
      I4 => up_adc_gpio_out(8),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[8]_i_3_n_0\
    );
\up_rdata_int[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005D0D"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \up_rdata_int_reg[31]_5\(5),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_timer_reg_14(8),
      I4 => \up_rdata_int[19]_i_4__0_n_0\,
      O => \up_rdata_int[8]_i_3__0_n_0\
    );
\up_rdata_int[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
        port map (
      I0 => \up_rdata_int[7]_i_3__0_n_0\,
      I1 => \up_rdata_int_reg[31]_4\(7),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \up_rdata_int[8]_i_5_n_0\,
      I4 => \^up_rreq_s_10\,
      O => \up_rdata_int[8]_i_4_n_0\
    );
\up_rdata_int[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFBFFFFFFFBF"
    )
        port map (
      I0 => \up_rdata_int[15]_i_5_n_0\,
      I1 => up_dac_gpio_out(8),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => up_dac_sync_reg(6),
      O => \up_rdata_int[8]_i_5_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \up_rdata_int[24]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[9]_i_2_n_0\,
      I5 => \up_rdata_int[9]_i_3_n_0\,
      O => \up_adc_start_code_reg[31]\(9)
    );
\up_rdata_int[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(7),
      I5 => \up_rdata_int[31]_i_2__0_n_0\,
      O => \up_raddr_int_reg[1]_0\(9)
    );
\up_rdata_int[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_rreq_s_9\,
      I1 => \up_rdata_int_reg[31]_3\(7),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_dac_pat_data_2_reg[15]\(9)
    );
\up_rdata_int[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222AAAAAAAA"
    )
        port map (
      I0 => \^up_rreq_s_10\,
      I1 => \up_rdata_int[9]_i_2__0_n_0\,
      I2 => up_timer_reg_14(9),
      I3 => \up_rack_int_i_2__1_n_0\,
      I4 => \up_rdata_int[31]_i_3__0_n_0\,
      I5 => \up_rdata_int[9]_i_3__0_n_0\,
      O => \up_timer_reg[31]\(9)
    );
\up_rdata_int[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(9),
      I2 => \up_rdata_int[17]_i_4_n_0\,
      I3 => up_adc_gpio_in(9),
      I4 => up_adc_gpio_out(9),
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => \up_rdata_int[9]_i_2_n_0\
    );
\up_rdata_int[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_dac_gpio_in(9),
      I3 => \up_rdata_int[31]_i_7__0_n_0\,
      I4 => \up_rdata_int[31]_i_6__0_n_0\,
      I5 => \up_rdata_int_reg[31]_5\(6),
      O => \up_rdata_int[9]_i_2__0_n_0\
    );
\up_rdata_int[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => up_timer_reg(9),
      I2 => \up_rdata_int[31]_i_7_n_0\,
      I3 => \up_rdata_int_reg[31]\(9),
      I4 => \up_rdata_int_reg[31]_0\(9),
      I5 => \up_rdata_int[31]_i_8_n_0\,
      O => \up_rdata_int[9]_i_3_n_0\
    );
\up_rdata_int[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFFFFF"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => up_dac_gpio_out(9),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[9]_i_4_n_0\,
      O => \up_rdata_int[9]_i_3__0_n_0\
    );
\up_rdata_int[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \up_rdata_int_reg[31]_4\(8),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[9]_i_5_n_0\
    );
\up_rdata_int[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08120802"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_raddr_s(5),
      I4 => up_dac_sync_reg(7),
      O => \up_rdata_int[9]_i_6_n_0\
    );
\up_rdata_int_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \up_rdata_int[11]_i_5_n_0\,
      I1 => \up_rdata_int[11]_i_6_n_0\,
      O => \up_rdata_int_reg[11]_i_4_n_0\,
      S => \^up_raddr_int_reg[6]_0\(1)
    );
\up_rdata_int_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \up_rdata_int[9]_i_5_n_0\,
      I1 => \up_rdata_int[9]_i_6_n_0\,
      O => \up_rdata_int_reg[9]_i_4_n_0\,
      S => \^up_raddr_int_reg[6]_0\(1)
    );
up_resetn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(0),
      I3 => up_adc_lb_enb_i_2_n_0,
      I4 => data2(0),
      O => \up_wdata_int_reg[0]_1\
    );
\up_resetn_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_resetn_i_2_n_0,
      I2 => up_dac_datafmt_i_2_n_0,
      I3 => up_waddr_s(1),
      I4 => data1(0),
      O => \up_wdata_int_reg[0]_10\
    );
up_resetn_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(6),
      O => up_resetn_i_2_n_0
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => up_rsel_reg_n_0,
      I1 => s_axi_arvalid,
      I2 => s_axi_aresetn,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \up_rreq_s__0\,
      R => '0'
    );
up_rsel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_rready,
      I2 => \^up_axi_rvalid_int_reg_0\,
      I3 => up_rsel_reg_n_0,
      O => up_rsel_i_1_n_0
    );
up_rsel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_i_1_n_0,
      Q => up_rsel_reg_n_0,
      R => clear
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(9),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(1),
      I4 => \up_scratch[31]_i_3_n_0\,
      O => \up_waddr_int_reg[9]_1\(0)
    );
\up_scratch[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(1),
      I4 => up_dac_datafmt_i_2_n_0,
      O => \up_waddr_int_reg[4]_1\(0)
    );
\up_scratch[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_waddr_s(8),
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(0),
      O => \up_scratch[31]_i_2_n_0\
    );
\up_scratch[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(2),
      O => \up_scratch[31]_i_3_n_0\
    );
up_status_ovf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      I2 => up_status_ovf_i_2_n_0,
      I3 => \up_adc_gpio_out_int[31]_i_3_n_0\,
      I4 => up_status_ovf_reg,
      I5 => p_4_in(0),
      O => \up_wdata_int_reg[2]_0\
    );
up_status_ovf_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(4),
      I5 => up_waddr_s(8),
      O => up_status_ovf_i_2_n_0
    );
up_status_unf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFCCCC"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_status_unf_reg,
      I2 => up_dac_datafmt_i_2_n_0,
      I3 => \up_dac_gpio_out_int[31]_i_2_n_0\,
      I4 => up_status_unf,
      O => \up_wdata_int_reg[0]_5\
    );
\up_timer[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_timer_reg(1),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[0]_i_10_n_0\
    );
\up_timer[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(3),
      I1 => \^q\(3),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[0]_i_10__0_n_0\
    );
\up_timer[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_timer_reg(0),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[0]_i_11_n_0\
    );
\up_timer[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(2),
      I1 => \^q\(2),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[0]_i_11__0_n_0\
    );
\up_timer[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(1),
      I1 => \^q\(1),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[0]_i_12__0_n_0\
    );
\up_timer[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(0),
      I1 => \^q\(0),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[0]_i_13__0_n_0\
    );
\up_timer[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(5),
      O => \up_timer[0]_i_14_n_0\
    );
\up_timer[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \up_dac_iq_mode[1]_i_2_n_0\,
      I1 => up_waddr_s(3),
      I2 => \^up_wreq_s_7\,
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(6),
      I5 => \up_timer[0]_i_14_n_0\,
      O => \^up_waddr_int_reg[3]_4\
    );
\up_timer[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(9),
      I5 => \up_adc_lb_enb_i_2__0_n_0\,
      O => \^up_waddr_int_reg[6]_0\
    );
\up_timer[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(3),
      O => \up_timer[0]_i_6__0_n_0\
    );
\up_timer[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(2),
      O => \up_timer[0]_i_7__0_n_0\
    );
\up_timer[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(3),
      I1 => up_timer_reg(3),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[0]_i_8_n_0\
    );
\up_timer[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(1),
      O => \up_timer[0]_i_8__0_n_0\
    );
\up_timer[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_timer_reg(2),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[0]_i_9_n_0\
    );
\up_timer[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(0),
      O => \up_timer[0]_i_9__0_n_0\
    );
\up_timer[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(15),
      I1 => up_timer_reg(15),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[12]_i_2_n_0\
    );
\up_timer[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(15),
      O => \up_timer[12]_i_2__0_n_0\
    );
\up_timer[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(14),
      I1 => up_timer_reg(14),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[12]_i_3_n_0\
    );
\up_timer[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(14),
      O => \up_timer[12]_i_3__0_n_0\
    );
\up_timer[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(13),
      I1 => up_timer_reg(13),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[12]_i_4_n_0\
    );
\up_timer[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(13),
      O => \up_timer[12]_i_4__0_n_0\
    );
\up_timer[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(12),
      I1 => up_timer_reg(12),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[12]_i_5_n_0\
    );
\up_timer[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(12),
      O => \up_timer[12]_i_5__0_n_0\
    );
\up_timer[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(15),
      I1 => \^q\(15),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[12]_i_6_n_0\
    );
\up_timer[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(14),
      I1 => \^q\(14),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[12]_i_7_n_0\
    );
\up_timer[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(13),
      I1 => \^q\(13),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[12]_i_8_n_0\
    );
\up_timer[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(12),
      I1 => \^q\(12),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[12]_i_9_n_0\
    );
\up_timer[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(19),
      I1 => up_timer_reg(19),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[16]_i_2_n_0\
    );
\up_timer[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(19),
      O => \up_timer[16]_i_2__0_n_0\
    );
\up_timer[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(18),
      I1 => up_timer_reg(18),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[16]_i_3_n_0\
    );
\up_timer[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(18),
      O => \up_timer[16]_i_3__0_n_0\
    );
\up_timer[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(17),
      I1 => up_timer_reg(17),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[16]_i_4_n_0\
    );
\up_timer[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(17),
      O => \up_timer[16]_i_4__0_n_0\
    );
\up_timer[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(16),
      I1 => up_timer_reg(16),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[16]_i_5_n_0\
    );
\up_timer[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(16),
      O => \up_timer[16]_i_5__0_n_0\
    );
\up_timer[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(19),
      I1 => \^q\(19),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[16]_i_6_n_0\
    );
\up_timer[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(18),
      I1 => \^q\(18),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[16]_i_7_n_0\
    );
\up_timer[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(17),
      I1 => \^q\(17),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[16]_i_8_n_0\
    );
\up_timer[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(16),
      I1 => \^q\(16),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[16]_i_9_n_0\
    );
\up_timer[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(23),
      I1 => up_timer_reg(23),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[20]_i_2_n_0\
    );
\up_timer[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(23),
      O => \up_timer[20]_i_2__0_n_0\
    );
\up_timer[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(22),
      I1 => up_timer_reg(22),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[20]_i_3_n_0\
    );
\up_timer[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(22),
      O => \up_timer[20]_i_3__0_n_0\
    );
\up_timer[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(21),
      I1 => up_timer_reg(21),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[20]_i_4_n_0\
    );
\up_timer[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(21),
      O => \up_timer[20]_i_4__0_n_0\
    );
\up_timer[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(20),
      I1 => up_timer_reg(20),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[20]_i_5_n_0\
    );
\up_timer[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(20),
      O => \up_timer[20]_i_5__0_n_0\
    );
\up_timer[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(23),
      I1 => \^q\(23),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[20]_i_6_n_0\
    );
\up_timer[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(22),
      I1 => \^q\(22),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[20]_i_7_n_0\
    );
\up_timer[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(21),
      I1 => \^q\(21),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[20]_i_8_n_0\
    );
\up_timer[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(20),
      I1 => \^q\(20),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[20]_i_9_n_0\
    );
\up_timer[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(27),
      I1 => up_timer_reg(27),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[24]_i_2_n_0\
    );
\up_timer[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(27),
      O => \up_timer[24]_i_2__0_n_0\
    );
\up_timer[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(26),
      I1 => up_timer_reg(26),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[24]_i_3_n_0\
    );
\up_timer[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(26),
      O => \up_timer[24]_i_3__0_n_0\
    );
\up_timer[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(25),
      I1 => up_timer_reg(25),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[24]_i_4_n_0\
    );
\up_timer[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(25),
      O => \up_timer[24]_i_4__0_n_0\
    );
\up_timer[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(24),
      I1 => up_timer_reg(24),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[24]_i_5_n_0\
    );
\up_timer[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(24),
      O => \up_timer[24]_i_5__0_n_0\
    );
\up_timer[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(27),
      I1 => \^q\(27),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[24]_i_6_n_0\
    );
\up_timer[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(26),
      I1 => \^q\(26),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[24]_i_7_n_0\
    );
\up_timer[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(25),
      I1 => \^q\(25),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[24]_i_8_n_0\
    );
\up_timer[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(24),
      I1 => \^q\(24),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[24]_i_9_n_0\
    );
\up_timer[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => up_timer_reg(31),
      I1 => \^up_waddr_int_reg[6]_0\,
      I2 => \^q\(31),
      O => \up_timer[28]_i_2_n_0\
    );
\up_timer[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(30),
      O => \up_timer[28]_i_2__0_n_0\
    );
\up_timer[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(30),
      I1 => up_timer_reg(30),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[28]_i_3_n_0\
    );
\up_timer[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(29),
      O => \up_timer[28]_i_3__0_n_0\
    );
\up_timer[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(29),
      I1 => up_timer_reg(29),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[28]_i_4_n_0\
    );
\up_timer[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(28),
      O => \up_timer[28]_i_4__0_n_0\
    );
\up_timer[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(28),
      I1 => up_timer_reg(28),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[28]_i_5_n_0\
    );
\up_timer[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(31),
      O => \up_timer[28]_i_5__0_n_0\
    );
\up_timer[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(30),
      I1 => \^q\(30),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[28]_i_6_n_0\
    );
\up_timer[28]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(29),
      I1 => \^q\(29),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[28]_i_7_n_0\
    );
\up_timer[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(28),
      I1 => \^q\(28),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[28]_i_8_n_0\
    );
\up_timer[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(7),
      I1 => up_timer_reg(7),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[4]_i_2_n_0\
    );
\up_timer[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(7),
      O => \up_timer[4]_i_2__0_n_0\
    );
\up_timer[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(6),
      I1 => up_timer_reg(6),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[4]_i_3_n_0\
    );
\up_timer[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(6),
      O => \up_timer[4]_i_3__0_n_0\
    );
\up_timer[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(5),
      I1 => up_timer_reg(5),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[4]_i_4_n_0\
    );
\up_timer[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(5),
      O => \up_timer[4]_i_4__0_n_0\
    );
\up_timer[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(4),
      I1 => up_timer_reg(4),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[4]_i_5_n_0\
    );
\up_timer[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(4),
      O => \up_timer[4]_i_5__0_n_0\
    );
\up_timer[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(7),
      I1 => \^q\(7),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[4]_i_6_n_0\
    );
\up_timer[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(6),
      I1 => \^q\(6),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[4]_i_7_n_0\
    );
\up_timer[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(5),
      I1 => \^q\(5),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[4]_i_8_n_0\
    );
\up_timer[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(4),
      I1 => \^q\(4),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[4]_i_9_n_0\
    );
\up_timer[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(11),
      I1 => up_timer_reg(11),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[8]_i_2_n_0\
    );
\up_timer[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(11),
      O => \up_timer[8]_i_2__0_n_0\
    );
\up_timer[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(10),
      I1 => up_timer_reg(10),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[8]_i_3_n_0\
    );
\up_timer[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(10),
      O => \up_timer[8]_i_3__0_n_0\
    );
\up_timer[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(9),
      I1 => up_timer_reg(9),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[8]_i_4_n_0\
    );
\up_timer[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(9),
      O => \up_timer[8]_i_4__0_n_0\
    );
\up_timer[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^q\(8),
      I1 => up_timer_reg(8),
      I2 => \^up_waddr_int_reg[6]_0\,
      O => \up_timer[8]_i_5_n_0\
    );
\up_timer[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^up_waddr_int_reg[3]_4\,
      I2 => up_timer_reg_14(8),
      O => \up_timer[8]_i_5__0_n_0\
    );
\up_timer[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(11),
      I1 => \^q\(11),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[8]_i_6_n_0\
    );
\up_timer[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(10),
      I1 => \^q\(10),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[8]_i_7_n_0\
    );
\up_timer[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(9),
      I1 => \^q\(9),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[8]_i_8_n_0\
    );
\up_timer[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_14(8),
      I1 => \^q\(8),
      I2 => \^up_waddr_int_reg[3]_4\,
      O => \up_timer[8]_i_9_n_0\
    );
\up_timer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_timer_reg[0]_i_2_n_0\,
      CO(2) => \up_timer_reg[0]_i_2_n_1\,
      CO(1) => \up_timer_reg[0]_i_2_n_2\,
      CO(0) => \up_timer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \up_timer[0]_i_8_n_0\,
      S(2) => \up_timer[0]_i_9_n_0\,
      S(1) => \up_timer[0]_i_10_n_0\,
      S(0) => \up_timer[0]_i_11_n_0\
    );
\up_timer_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_timer_reg[0]_i_2__0_n_0\,
      CO(2) => \up_timer_reg[0]_i_2__0_n_1\,
      CO(1) => \up_timer_reg[0]_i_2__0_n_2\,
      CO(0) => \up_timer_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[0]_i_6__0_n_0\,
      DI(2) => \up_timer[0]_i_7__0_n_0\,
      DI(1) => \up_timer[0]_i_8__0_n_0\,
      DI(0) => \up_timer[0]_i_9__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[3]_1\(3 downto 0),
      S(3) => \up_timer[0]_i_10__0_n_0\,
      S(2) => \up_timer[0]_i_11__0_n_0\,
      S(1) => \up_timer[0]_i_12__0_n_0\,
      S(0) => \up_timer[0]_i_13__0_n_0\
    );
\up_timer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[8]_i_1_n_0\,
      CO(3) => \up_timer_reg[12]_i_1_n_0\,
      CO(2) => \up_timer_reg[12]_i_1_n_1\,
      CO(1) => \up_timer_reg[12]_i_1_n_2\,
      CO(0) => \up_timer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_3\(3 downto 0),
      S(3) => \up_timer[12]_i_2_n_0\,
      S(2) => \up_timer[12]_i_3_n_0\,
      S(1) => \up_timer[12]_i_4_n_0\,
      S(0) => \up_timer[12]_i_5_n_0\
    );
\up_timer_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[8]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[12]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[12]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[12]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[12]_i_2__0_n_0\,
      DI(2) => \up_timer[12]_i_3__0_n_0\,
      DI(1) => \up_timer[12]_i_4__0_n_0\,
      DI(0) => \up_timer[12]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[15]_0\(3 downto 0),
      S(3) => \up_timer[12]_i_6_n_0\,
      S(2) => \up_timer[12]_i_7_n_0\,
      S(1) => \up_timer[12]_i_8_n_0\,
      S(0) => \up_timer[12]_i_9_n_0\
    );
\up_timer_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[12]_i_1_n_0\,
      CO(3) => \up_timer_reg[16]_i_1_n_0\,
      CO(2) => \up_timer_reg[16]_i_1_n_1\,
      CO(1) => \up_timer_reg[16]_i_1_n_2\,
      CO(0) => \up_timer_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_4\(3 downto 0),
      S(3) => \up_timer[16]_i_2_n_0\,
      S(2) => \up_timer[16]_i_3_n_0\,
      S(1) => \up_timer[16]_i_4_n_0\,
      S(0) => \up_timer[16]_i_5_n_0\
    );
\up_timer_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[12]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[16]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[16]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[16]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[16]_i_2__0_n_0\,
      DI(2) => \up_timer[16]_i_3__0_n_0\,
      DI(1) => \up_timer[16]_i_4__0_n_0\,
      DI(0) => \up_timer[16]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[19]_0\(3 downto 0),
      S(3) => \up_timer[16]_i_6_n_0\,
      S(2) => \up_timer[16]_i_7_n_0\,
      S(1) => \up_timer[16]_i_8_n_0\,
      S(0) => \up_timer[16]_i_9_n_0\
    );
\up_timer_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[16]_i_1_n_0\,
      CO(3) => \up_timer_reg[20]_i_1_n_0\,
      CO(2) => \up_timer_reg[20]_i_1_n_1\,
      CO(1) => \up_timer_reg[20]_i_1_n_2\,
      CO(0) => \up_timer_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_5\(3 downto 0),
      S(3) => \up_timer[20]_i_2_n_0\,
      S(2) => \up_timer[20]_i_3_n_0\,
      S(1) => \up_timer[20]_i_4_n_0\,
      S(0) => \up_timer[20]_i_5_n_0\
    );
\up_timer_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[16]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[20]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[20]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[20]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[20]_i_2__0_n_0\,
      DI(2) => \up_timer[20]_i_3__0_n_0\,
      DI(1) => \up_timer[20]_i_4__0_n_0\,
      DI(0) => \up_timer[20]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[23]_0\(3 downto 0),
      S(3) => \up_timer[20]_i_6_n_0\,
      S(2) => \up_timer[20]_i_7_n_0\,
      S(1) => \up_timer[20]_i_8_n_0\,
      S(0) => \up_timer[20]_i_9_n_0\
    );
\up_timer_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[20]_i_1_n_0\,
      CO(3) => \up_timer_reg[24]_i_1_n_0\,
      CO(2) => \up_timer_reg[24]_i_1_n_1\,
      CO(1) => \up_timer_reg[24]_i_1_n_2\,
      CO(0) => \up_timer_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_6\(3 downto 0),
      S(3) => \up_timer[24]_i_2_n_0\,
      S(2) => \up_timer[24]_i_3_n_0\,
      S(1) => \up_timer[24]_i_4_n_0\,
      S(0) => \up_timer[24]_i_5_n_0\
    );
\up_timer_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[20]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[24]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[24]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[24]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[24]_i_2__0_n_0\,
      DI(2) => \up_timer[24]_i_3__0_n_0\,
      DI(1) => \up_timer[24]_i_4__0_n_0\,
      DI(0) => \up_timer[24]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[27]_0\(3 downto 0),
      S(3) => \up_timer[24]_i_6_n_0\,
      S(2) => \up_timer[24]_i_7_n_0\,
      S(1) => \up_timer[24]_i_8_n_0\,
      S(0) => \up_timer[24]_i_9_n_0\
    );
\up_timer_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[24]_i_1_n_0\,
      CO(3) => \NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_timer_reg[28]_i_1_n_1\,
      CO(1) => \up_timer_reg[28]_i_1_n_2\,
      CO(0) => \up_timer_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_7\(3 downto 0),
      S(3) => \up_timer[28]_i_2_n_0\,
      S(2) => \up_timer[28]_i_3_n_0\,
      S(1) => \up_timer[28]_i_4_n_0\,
      S(0) => \up_timer[28]_i_5_n_0\
    );
\up_timer_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_up_timer_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \up_timer_reg[28]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[28]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \up_timer[28]_i_2__0_n_0\,
      DI(1) => \up_timer[28]_i_3__0_n_0\,
      DI(0) => \up_timer[28]_i_4__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[30]_0\(3 downto 0),
      S(3) => \up_timer[28]_i_5__0_n_0\,
      S(2) => \up_timer[28]_i_6_n_0\,
      S(1) => \up_timer[28]_i_7_n_0\,
      S(0) => \up_timer[28]_i_8_n_0\
    );
\up_timer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[0]_i_2_n_0\,
      CO(3) => \up_timer_reg[4]_i_1_n_0\,
      CO(2) => \up_timer_reg[4]_i_1_n_1\,
      CO(1) => \up_timer_reg[4]_i_1_n_2\,
      CO(0) => \up_timer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_1\(3 downto 0),
      S(3) => \up_timer[4]_i_2_n_0\,
      S(2) => \up_timer[4]_i_3_n_0\,
      S(1) => \up_timer[4]_i_4_n_0\,
      S(0) => \up_timer[4]_i_5_n_0\
    );
\up_timer_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[0]_i_2__0_n_0\,
      CO(3) => \up_timer_reg[4]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[4]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[4]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[4]_i_2__0_n_0\,
      DI(2) => \up_timer[4]_i_3__0_n_0\,
      DI(1) => \up_timer[4]_i_4__0_n_0\,
      DI(0) => \up_timer[4]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[7]_0\(3 downto 0),
      S(3) => \up_timer[4]_i_6_n_0\,
      S(2) => \up_timer[4]_i_7_n_0\,
      S(1) => \up_timer[4]_i_8_n_0\,
      S(0) => \up_timer[4]_i_9_n_0\
    );
\up_timer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[4]_i_1_n_0\,
      CO(3) => \up_timer_reg[8]_i_1_n_0\,
      CO(2) => \up_timer_reg[8]_i_1_n_1\,
      CO(1) => \up_timer_reg[8]_i_1_n_2\,
      CO(0) => \up_timer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^up_waddr_int_reg[6]_0\,
      DI(2) => \^up_waddr_int_reg[6]_0\,
      DI(1) => \^up_waddr_int_reg[6]_0\,
      DI(0) => \^up_waddr_int_reg[6]_0\,
      O(3 downto 0) => \up_waddr_int_reg[6]_2\(3 downto 0),
      S(3) => \up_timer[8]_i_2_n_0\,
      S(2) => \up_timer[8]_i_3_n_0\,
      S(1) => \up_timer[8]_i_4_n_0\,
      S(0) => \up_timer[8]_i_5_n_0\
    );
\up_timer_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[4]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[8]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[8]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[8]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[8]_i_2__0_n_0\,
      DI(2) => \up_timer[8]_i_3__0_n_0\,
      DI(1) => \up_timer[8]_i_4__0_n_0\,
      DI(0) => \up_timer[8]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[11]_0\(3 downto 0),
      S(3) => \up_timer[8]_i_6_n_0\,
      S(2) => \up_timer[8]_i_7_n_0\,
      S(1) => \up_timer[8]_i_8_n_0\,
      S(0) => \up_timer[8]_i_9_n_0\
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
        port map (
      I0 => \up_wcount_reg_n_0_[3]\,
      I1 => \up_wcount_reg_n_0_[2]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => p_0_in7_in,
      I5 => up_wack,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => clear
    );
up_wack_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_waddr_s(8),
      I1 => up_waddr_s(9),
      I2 => up_wack_int_i_2_n_0,
      O => up_wreq_s
    );
\up_wack_int_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => up_waddr_s(9),
      I1 => up_waddr_s(8),
      I2 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      O => up_wreq_s_3
    );
\up_wack_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(9),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(8),
      I4 => up_waddr_s(5),
      I5 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      O => p_8_in
    );
\up_wack_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(9),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(4),
      I4 => up_waddr_s(5),
      I5 => \up_adc_gpio_out_int[31]_i_4_n_0\,
      O => p_8_in_4
    );
\up_wack_int_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \up_wack_int_i_2__0_n_0\,
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(7),
      I5 => \up_wreq_s__0\,
      O => \^p_7_in\
    );
\up_wack_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \up_wack_int_i_2__0_n_0\,
      I1 => up_waddr_s(6),
      I2 => \up_wreq_s__0\,
      I3 => up_waddr_s(7),
      I4 => up_waddr_s(4),
      I5 => up_waddr_s(5),
      O => \^p_7_in_6\
    );
\up_wack_int_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \up_wack_int_i_2__1_n_0\,
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(13),
      I3 => up_waddr_s(11),
      I4 => up_waddr_s(7),
      I5 => \up_wreq_s__0\,
      O => \^up_wreq_s_7\
    );
up_wack_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => up_waddr_s(10),
      I1 => up_waddr_s(13),
      I2 => \up_wreq_s__0\,
      I3 => up_waddr_s(12),
      I4 => up_waddr_s(11),
      O => up_wack_int_i_2_n_0
    );
\up_wack_int_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => up_waddr_s(10),
      I1 => up_waddr_s(9),
      I2 => up_waddr_s(12),
      I3 => up_waddr_s(8),
      I4 => up_waddr_s(11),
      I5 => up_waddr_s(13),
      O => \up_wack_int_i_2__0_n_0\
    );
\up_wack_int_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => up_waddr_s(12),
      I1 => up_waddr_s(9),
      I2 => up_waddr_s(10),
      O => \up_wack_int_i_2__1_n_0\
    );
\up_waddr_int[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      O => p_5_in
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => up_waddr_s(0),
      R => clear
    );
\up_waddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(10),
      Q => up_waddr_s(10),
      R => clear
    );
\up_waddr_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(11),
      Q => up_waddr_s(11),
      R => clear
    );
\up_waddr_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(12),
      Q => up_waddr_s(12),
      R => clear
    );
\up_waddr_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(13),
      Q => up_waddr_s(13),
      R => clear
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr_s(1),
      R => clear
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr_s(2),
      R => clear
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr_s(3),
      R => clear
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr_s(4),
      R => clear
    );
\up_waddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(5),
      Q => up_waddr_s(5),
      R => clear
    );
\up_waddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(6),
      Q => up_waddr_s(6),
      R => clear
    );
\up_waddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(7),
      Q => up_waddr_s(7),
      R => clear
    );
\up_waddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(8),
      Q => up_waddr_s(8),
      R => clear
    );
\up_waddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(9),
      Q => up_waddr_s(9),
      R => clear
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_wack,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      O => \up_wcount[0]_i_1_n_0\
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[0]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => p_0_in7_in,
      O => p_2_in(1)
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14440000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[2]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => p_0_in7_in,
      O => \up_wcount[2]_i_1_n_0\
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444400000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => p_2_in(3)
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wreq_s__0\,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3777777777777777"
    )
        port map (
      I0 => up_wack,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => \up_wcount_reg_n_0_[3]\,
      O => p_2_in(4)
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[0]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[0]\,
      R => clear
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(1),
      Q => \up_wcount_reg_n_0_[1]\,
      R => clear
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[2]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[2]\,
      R => clear
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(3),
      Q => \up_wcount_reg_n_0_[3]\,
      R => clear
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_0_in7_in,
      R => clear
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => clear
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => clear
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => clear
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => clear
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => clear
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => clear
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => clear
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => clear
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => clear
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => clear
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => clear
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => clear
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => clear
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => clear
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => clear
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => clear
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => clear
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => clear
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => clear
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => clear
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => clear
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => clear
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => clear
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => clear
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => clear
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => clear
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => clear
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => clear
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => clear
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => clear
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => clear
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => clear
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => s_axi_aresetn,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \up_wreq_s__0\,
      R => '0'
    );
up_wsel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF8888"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      I4 => up_wsel_reg_n_0,
      O => up_wsel_i_1_n_0
    );
up_wsel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_i_1_n_0,
      Q => up_wsel_reg_n_0,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon is
  port (
    \up_d_count_reg[0]_0\ : out STD_LOGIC;
    \up_d_count_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clk : in STD_LOGIC;
    d_count_run_m3_reg_0 : in STD_LOGIC;
    up_count_running_m3_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int[0]_i_3__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int[0]_i_3__3_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon is
  signal \d_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal up_count0 : STD_LOGIC;
  signal \up_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal \up_count_run_i_1__0_n_0\ : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \up_d_count[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
begin
\d_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[0]\,
      O => \d_count[0]_i_3__0_n_0\
    );
\d_count[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[3]\,
      O => \d_count[0]_i_4__0_n_0\
    );
\d_count[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[2]\,
      O => \d_count[0]_i_5__0_n_0\
    );
\d_count[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[1]\,
      O => \d_count[0]_i_6__0_n_0\
    );
\d_count[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_7__0_n_0\
    );
\d_count[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[15]\,
      O => \d_count[12]_i_2__0_n_0\
    );
\d_count[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[14]\,
      O => \d_count[12]_i_3__0_n_0\
    );
\d_count[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[13]\,
      O => \d_count[12]_i_4__0_n_0\
    );
\d_count[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[12]\,
      O => \d_count[12]_i_5__0_n_0\
    );
\d_count[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[19]\,
      O => \d_count[16]_i_2__0_n_0\
    );
\d_count[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[18]\,
      O => \d_count[16]_i_3__0_n_0\
    );
\d_count[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[17]\,
      O => \d_count[16]_i_4__0_n_0\
    );
\d_count[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[16]\,
      O => \d_count[16]_i_5__0_n_0\
    );
\d_count[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[23]\,
      O => \d_count[20]_i_2__0_n_0\
    );
\d_count[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[22]\,
      O => \d_count[20]_i_3__0_n_0\
    );
\d_count[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[21]\,
      O => \d_count[20]_i_4__0_n_0\
    );
\d_count[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[20]\,
      O => \d_count[20]_i_5__0_n_0\
    );
\d_count[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[27]\,
      O => \d_count[24]_i_2__0_n_0\
    );
\d_count[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[26]\,
      O => \d_count[24]_i_3__0_n_0\
    );
\d_count[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[25]\,
      O => \d_count[24]_i_4__0_n_0\
    );
\d_count[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[24]\,
      O => \d_count[24]_i_5__0_n_0\
    );
\d_count[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[31]\,
      O => \d_count[28]_i_2__0_n_0\
    );
\d_count[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[30]\,
      O => \d_count[28]_i_3__0_n_0\
    );
\d_count[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[29]\,
      O => \d_count[28]_i_4__0_n_0\
    );
\d_count[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[28]\,
      O => \d_count[28]_i_5__0_n_0\
    );
\d_count[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[7]\,
      O => \d_count[4]_i_2__0_n_0\
    );
\d_count[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[6]\,
      O => \d_count[4]_i_3__0_n_0\
    );
\d_count[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[5]\,
      O => \d_count[4]_i_4__0_n_0\
    );
\d_count[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[4]\,
      O => \d_count[4]_i_5__0_n_0\
    );
\d_count[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[11]\,
      O => \d_count[8]_i_2__0_n_0\
    );
\d_count[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[10]\,
      O => \d_count[8]_i_3__0_n_0\
    );
\d_count[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[9]\,
      O => \d_count[8]_i_4__0_n_0\
    );
\d_count[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[8]\,
      O => \d_count[8]_i_5__0_n_0\
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_2__0_n_0\,
      CO(2) => \d_count_reg[0]_i_2__0_n_1\,
      CO(1) => \d_count_reg[0]_i_2__0_n_2\,
      CO(0) => \d_count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_3__0_n_0\,
      O(3) => \d_count_reg[0]_i_2__0_n_4\,
      O(2) => \d_count_reg[0]_i_2__0_n_5\,
      O(1) => \d_count_reg[0]_i_2__0_n_6\,
      O(0) => \d_count_reg[0]_i_2__0_n_7\,
      S(3) => \d_count[0]_i_4__0_n_0\,
      S(2) => \d_count[0]_i_5__0_n_0\,
      S(1) => \d_count[0]_i_6__0_n_0\,
      S(0) => \d_count[0]_i_7__0_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1__0_n_0\,
      CO(3) => \d_count_reg[12]_i_1__0_n_0\,
      CO(2) => \d_count_reg[12]_i_1__0_n_1\,
      CO(1) => \d_count_reg[12]_i_1__0_n_2\,
      CO(0) => \d_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1__0_n_4\,
      O(2) => \d_count_reg[12]_i_1__0_n_5\,
      O(1) => \d_count_reg[12]_i_1__0_n_6\,
      O(0) => \d_count_reg[12]_i_1__0_n_7\,
      S(3) => \d_count[12]_i_2__0_n_0\,
      S(2) => \d_count[12]_i_3__0_n_0\,
      S(1) => \d_count[12]_i_4__0_n_0\,
      S(0) => \d_count[12]_i_5__0_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1__0_n_0\,
      CO(3) => \d_count_reg[16]_i_1__0_n_0\,
      CO(2) => \d_count_reg[16]_i_1__0_n_1\,
      CO(1) => \d_count_reg[16]_i_1__0_n_2\,
      CO(0) => \d_count_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1__0_n_4\,
      O(2) => \d_count_reg[16]_i_1__0_n_5\,
      O(1) => \d_count_reg[16]_i_1__0_n_6\,
      O(0) => \d_count_reg[16]_i_1__0_n_7\,
      S(3) => \d_count[16]_i_2__0_n_0\,
      S(2) => \d_count[16]_i_3__0_n_0\,
      S(1) => \d_count[16]_i_4__0_n_0\,
      S(0) => \d_count[16]_i_5__0_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1__0_n_0\,
      CO(3) => \d_count_reg[20]_i_1__0_n_0\,
      CO(2) => \d_count_reg[20]_i_1__0_n_1\,
      CO(1) => \d_count_reg[20]_i_1__0_n_2\,
      CO(0) => \d_count_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1__0_n_4\,
      O(2) => \d_count_reg[20]_i_1__0_n_5\,
      O(1) => \d_count_reg[20]_i_1__0_n_6\,
      O(0) => \d_count_reg[20]_i_1__0_n_7\,
      S(3) => \d_count[20]_i_2__0_n_0\,
      S(2) => \d_count[20]_i_3__0_n_0\,
      S(1) => \d_count[20]_i_4__0_n_0\,
      S(0) => \d_count[20]_i_5__0_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1__0_n_0\,
      CO(3) => \d_count_reg[24]_i_1__0_n_0\,
      CO(2) => \d_count_reg[24]_i_1__0_n_1\,
      CO(1) => \d_count_reg[24]_i_1__0_n_2\,
      CO(0) => \d_count_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1__0_n_4\,
      O(2) => \d_count_reg[24]_i_1__0_n_5\,
      O(1) => \d_count_reg[24]_i_1__0_n_6\,
      O(0) => \d_count_reg[24]_i_1__0_n_7\,
      S(3) => \d_count[24]_i_2__0_n_0\,
      S(2) => \d_count[24]_i_3__0_n_0\,
      S(1) => \d_count[24]_i_4__0_n_0\,
      S(0) => \d_count[24]_i_5__0_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1__0_n_0\,
      CO(3) => \d_count_reg[28]_i_1__0_n_0\,
      CO(2) => \d_count_reg[28]_i_1__0_n_1\,
      CO(1) => \d_count_reg[28]_i_1__0_n_2\,
      CO(0) => \d_count_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1__0_n_4\,
      O(2) => \d_count_reg[28]_i_1__0_n_5\,
      O(1) => \d_count_reg[28]_i_1__0_n_6\,
      O(0) => \d_count_reg[28]_i_1__0_n_7\,
      S(3) => \d_count[28]_i_2__0_n_0\,
      S(2) => \d_count[28]_i_3__0_n_0\,
      S(1) => \d_count[28]_i_4__0_n_0\,
      S(0) => \d_count[28]_i_5__0_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_2__0_n_0\,
      CO(3) => \d_count_reg[4]_i_1__0_n_0\,
      CO(2) => \d_count_reg[4]_i_1__0_n_1\,
      CO(1) => \d_count_reg[4]_i_1__0_n_2\,
      CO(0) => \d_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1__0_n_4\,
      O(2) => \d_count_reg[4]_i_1__0_n_5\,
      O(1) => \d_count_reg[4]_i_1__0_n_6\,
      O(0) => \d_count_reg[4]_i_1__0_n_7\,
      S(3) => \d_count[4]_i_2__0_n_0\,
      S(2) => \d_count[4]_i_3__0_n_0\,
      S(1) => \d_count[4]_i_4__0_n_0\,
      S(0) => \d_count[4]_i_5__0_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1__0_n_0\,
      CO(3) => \d_count_reg[8]_i_1__0_n_0\,
      CO(2) => \d_count_reg[8]_i_1__0_n_1\,
      CO(1) => \d_count_reg[8]_i_1__0_n_2\,
      CO(0) => \d_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1__0_n_4\,
      O(2) => \d_count_reg[8]_i_1__0_n_5\,
      O(1) => \d_count_reg[8]_i_1__0_n_6\,
      O(0) => \d_count_reg[8]_i_1__0_n_7\,
      S(3) => \d_count[8]_i_2__0_n_0\,
      S(2) => \d_count[8]_i_3__0_n_0\,
      S(1) => \d_count[8]_i_4__0_n_0\,
      S(0) => \d_count[8]_i_5__0_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => d_count_run_m3_reg_0,
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => d_count_run_m3_reg_0,
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => d_count_run_m3_reg_0,
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
\up_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_run,
      O => up_count0
    );
\up_count[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_3__0_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_7\,
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_2__0_n_0\,
      CO(2) => \up_count_reg[0]_i_2__0_n_1\,
      CO(1) => \up_count_reg[0]_i_2__0_n_2\,
      CO(0) => \up_count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_2__0_n_4\,
      O(2) => \up_count_reg[0]_i_2__0_n_5\,
      O(1) => \up_count_reg[0]_i_2__0_n_6\,
      O(0) => \up_count_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_3__0_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_5\,
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_4\,
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_7\,
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1__0_n_1\,
      CO(1) => \up_count_reg[12]_i_1__0_n_2\,
      CO(0) => \up_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1__0_n_4\,
      O(2) => \up_count_reg[12]_i_1__0_n_5\,
      O(1) => \up_count_reg[12]_i_1__0_n_6\,
      O(0) => \up_count_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_6\,
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_5\,
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_4\,
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_6\,
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_5\,
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_4\,
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_7\,
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_2__0_n_0\,
      CO(3) => \up_count_reg[4]_i_1__0_n_0\,
      CO(2) => \up_count_reg[4]_i_1__0_n_1\,
      CO(1) => \up_count_reg[4]_i_1__0_n_2\,
      CO(0) => \up_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1__0_n_4\,
      O(2) => \up_count_reg[4]_i_1__0_n_5\,
      O(1) => \up_count_reg[4]_i_1__0_n_6\,
      O(0) => \up_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_6\,
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_5\,
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_4\,
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_7\,
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1__0_n_0\,
      CO(3) => \up_count_reg[8]_i_1__0_n_0\,
      CO(2) => \up_count_reg[8]_i_1__0_n_1\,
      CO(1) => \up_count_reg[8]_i_1__0_n_2\,
      CO(0) => \up_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1__0_n_4\,
      O(2) => \up_count_reg[8]_i_1__0_n_5\,
      O(1) => \up_count_reg[8]_i_1__0_n_6\,
      O(0) => \up_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_6\,
      Q => up_count_reg(9),
      R => up_count0
    );
\up_count_run_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \up_d_count[31]_i_3__0_n_0\,
      I1 => up_count_running_m3,
      I2 => up_count_run,
      O => \up_count_run_i_1__0_n_0\
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_run_i_1__0_n_0\,
      Q => up_count_run,
      R => up_count_running_m3_reg_0
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => up_count_running_m3_reg_0
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => up_count_running_m3_reg_0
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => up_count_running_m3_reg_0
    );
\up_d_count[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5080FFFF"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      I2 => \up_d_count[31]_i_3__0_n_0\,
      I3 => up_count_run,
      I4 => s_axi_aresetn,
      O => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \up_d_count[31]_i_4__0_n_0\,
      I1 => up_count_reg(8),
      I2 => up_count_reg(0),
      I3 => up_count_reg(13),
      I4 => up_count_reg(3),
      I5 => \up_d_count[31]_i_5__0_n_0\,
      O => \up_d_count[31]_i_3__0_n_0\
    );
\up_d_count[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_count_reg(12),
      I1 => up_count_reg(10),
      I2 => up_count_reg(15),
      I3 => up_count_reg(6),
      O => \up_d_count[31]_i_4__0_n_0\
    );
\up_d_count[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => up_count_reg(5),
      I1 => up_count_reg(11),
      I2 => up_count_reg(4),
      I3 => up_count_reg(9),
      I4 => \up_d_count[31]_i_6__0_n_0\,
      O => \up_d_count[31]_i_5__0_n_0\
    );
\up_d_count[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_count_reg(7),
      I1 => up_count_reg(1),
      I2 => up_count_reg(14),
      I3 => up_count_reg(2),
      O => \up_d_count[31]_i_6__0_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => up_d_count(0),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => \up_d_count_reg[31]_0\(9),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => \up_d_count_reg[31]_0\(10),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => \up_d_count_reg[31]_0\(11),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => \up_d_count_reg[31]_0\(12),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => \up_d_count_reg[31]_0\(13),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => \up_d_count_reg[31]_0\(14),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => \up_d_count_reg[31]_0\(15),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => \up_d_count_reg[31]_0\(16),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => \up_d_count_reg[31]_0\(17),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => \up_d_count_reg[31]_0\(18),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => \up_d_count_reg[31]_0\(0),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => \up_d_count_reg[31]_0\(19),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => \up_d_count_reg[31]_0\(20),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => \up_d_count_reg[31]_0\(21),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => \up_d_count_reg[31]_0\(22),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => \up_d_count_reg[31]_0\(23),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => \up_d_count_reg[31]_0\(24),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => \up_d_count_reg[31]_0\(25),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => \up_d_count_reg[31]_0\(26),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => \up_d_count_reg[31]_0\(27),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => \up_d_count_reg[31]_0\(28),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => \up_d_count_reg[31]_0\(1),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => \up_d_count_reg[31]_0\(29),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => \up_d_count_reg[31]_0\(30),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => \up_d_count_reg[31]_0\(2),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => \up_d_count_reg[31]_0\(3),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => \up_d_count_reg[31]_0\(4),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => \up_d_count_reg[31]_0\(5),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => \up_d_count_reg[31]_0\(6),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => \up_d_count_reg[31]_0\(7),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => \up_d_count_reg[31]_0\(8),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_rdata_int[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => up_d_count(0),
      I1 => D(0),
      I2 => \up_rdata_int[0]_i_3__3\(0),
      I3 => \up_rdata_int[0]_i_3__3_0\,
      I4 => \up_rdata_int[0]_i_3__3\(1),
      I5 => data1(0),
      O => \up_d_count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1\ is
  port (
    \up_d_count_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    d_count_run_m3_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1\ : entity is "up_clock_mon";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1\ is
  signal \d_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal up_count0 : STD_LOGIC;
  signal \up_count[0]_i_3_n_0\ : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal up_count_run_i_1_n_0 : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal \up_d_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
begin
\d_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[0]\,
      O => \d_count[0]_i_3_n_0\
    );
\d_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[3]\,
      O => \d_count[0]_i_4_n_0\
    );
\d_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[2]\,
      O => \d_count[0]_i_5_n_0\
    );
\d_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[1]\,
      O => \d_count[0]_i_6_n_0\
    );
\d_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_7_n_0\
    );
\d_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[15]\,
      O => \d_count[12]_i_2_n_0\
    );
\d_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[14]\,
      O => \d_count[12]_i_3_n_0\
    );
\d_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[13]\,
      O => \d_count[12]_i_4_n_0\
    );
\d_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[12]\,
      O => \d_count[12]_i_5_n_0\
    );
\d_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[19]\,
      O => \d_count[16]_i_2_n_0\
    );
\d_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[18]\,
      O => \d_count[16]_i_3_n_0\
    );
\d_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[17]\,
      O => \d_count[16]_i_4_n_0\
    );
\d_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[16]\,
      O => \d_count[16]_i_5_n_0\
    );
\d_count[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[23]\,
      O => \d_count[20]_i_2_n_0\
    );
\d_count[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[22]\,
      O => \d_count[20]_i_3_n_0\
    );
\d_count[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[21]\,
      O => \d_count[20]_i_4_n_0\
    );
\d_count[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[20]\,
      O => \d_count[20]_i_5_n_0\
    );
\d_count[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[27]\,
      O => \d_count[24]_i_2_n_0\
    );
\d_count[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[26]\,
      O => \d_count[24]_i_3_n_0\
    );
\d_count[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[25]\,
      O => \d_count[24]_i_4_n_0\
    );
\d_count[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[24]\,
      O => \d_count[24]_i_5_n_0\
    );
\d_count[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[31]\,
      O => \d_count[28]_i_2_n_0\
    );
\d_count[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[30]\,
      O => \d_count[28]_i_3_n_0\
    );
\d_count[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[29]\,
      O => \d_count[28]_i_4_n_0\
    );
\d_count[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[28]\,
      O => \d_count[28]_i_5_n_0\
    );
\d_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[7]\,
      O => \d_count[4]_i_2_n_0\
    );
\d_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[6]\,
      O => \d_count[4]_i_3_n_0\
    );
\d_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[5]\,
      O => \d_count[4]_i_4_n_0\
    );
\d_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[4]\,
      O => \d_count[4]_i_5_n_0\
    );
\d_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[11]\,
      O => \d_count[8]_i_2_n_0\
    );
\d_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[10]\,
      O => \d_count[8]_i_3_n_0\
    );
\d_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[9]\,
      O => \d_count[8]_i_4_n_0\
    );
\d_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[8]\,
      O => \d_count[8]_i_5_n_0\
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_2_n_0\,
      CO(2) => \d_count_reg[0]_i_2_n_1\,
      CO(1) => \d_count_reg[0]_i_2_n_2\,
      CO(0) => \d_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_3_n_0\,
      O(3) => \d_count_reg[0]_i_2_n_4\,
      O(2) => \d_count_reg[0]_i_2_n_5\,
      O(1) => \d_count_reg[0]_i_2_n_6\,
      O(0) => \d_count_reg[0]_i_2_n_7\,
      S(3) => \d_count[0]_i_4_n_0\,
      S(2) => \d_count[0]_i_5_n_0\,
      S(1) => \d_count[0]_i_6_n_0\,
      S(0) => \d_count[0]_i_7_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1_n_0\,
      CO(3) => \d_count_reg[12]_i_1_n_0\,
      CO(2) => \d_count_reg[12]_i_1_n_1\,
      CO(1) => \d_count_reg[12]_i_1_n_2\,
      CO(0) => \d_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1_n_4\,
      O(2) => \d_count_reg[12]_i_1_n_5\,
      O(1) => \d_count_reg[12]_i_1_n_6\,
      O(0) => \d_count_reg[12]_i_1_n_7\,
      S(3) => \d_count[12]_i_2_n_0\,
      S(2) => \d_count[12]_i_3_n_0\,
      S(1) => \d_count[12]_i_4_n_0\,
      S(0) => \d_count[12]_i_5_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1_n_0\,
      CO(3) => \d_count_reg[16]_i_1_n_0\,
      CO(2) => \d_count_reg[16]_i_1_n_1\,
      CO(1) => \d_count_reg[16]_i_1_n_2\,
      CO(0) => \d_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1_n_4\,
      O(2) => \d_count_reg[16]_i_1_n_5\,
      O(1) => \d_count_reg[16]_i_1_n_6\,
      O(0) => \d_count_reg[16]_i_1_n_7\,
      S(3) => \d_count[16]_i_2_n_0\,
      S(2) => \d_count[16]_i_3_n_0\,
      S(1) => \d_count[16]_i_4_n_0\,
      S(0) => \d_count[16]_i_5_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1_n_0\,
      CO(3) => \d_count_reg[20]_i_1_n_0\,
      CO(2) => \d_count_reg[20]_i_1_n_1\,
      CO(1) => \d_count_reg[20]_i_1_n_2\,
      CO(0) => \d_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1_n_4\,
      O(2) => \d_count_reg[20]_i_1_n_5\,
      O(1) => \d_count_reg[20]_i_1_n_6\,
      O(0) => \d_count_reg[20]_i_1_n_7\,
      S(3) => \d_count[20]_i_2_n_0\,
      S(2) => \d_count[20]_i_3_n_0\,
      S(1) => \d_count[20]_i_4_n_0\,
      S(0) => \d_count[20]_i_5_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1_n_0\,
      CO(3) => \d_count_reg[24]_i_1_n_0\,
      CO(2) => \d_count_reg[24]_i_1_n_1\,
      CO(1) => \d_count_reg[24]_i_1_n_2\,
      CO(0) => \d_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1_n_4\,
      O(2) => \d_count_reg[24]_i_1_n_5\,
      O(1) => \d_count_reg[24]_i_1_n_6\,
      O(0) => \d_count_reg[24]_i_1_n_7\,
      S(3) => \d_count[24]_i_2_n_0\,
      S(2) => \d_count[24]_i_3_n_0\,
      S(1) => \d_count[24]_i_4_n_0\,
      S(0) => \d_count[24]_i_5_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1_n_0\,
      CO(3) => \d_count_reg[28]_i_1_n_0\,
      CO(2) => \d_count_reg[28]_i_1_n_1\,
      CO(1) => \d_count_reg[28]_i_1_n_2\,
      CO(0) => \d_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1_n_4\,
      O(2) => \d_count_reg[28]_i_1_n_5\,
      O(1) => \d_count_reg[28]_i_1_n_6\,
      O(0) => \d_count_reg[28]_i_1_n_7\,
      S(3) => \d_count[28]_i_2_n_0\,
      S(2) => \d_count[28]_i_3_n_0\,
      S(1) => \d_count[28]_i_4_n_0\,
      S(0) => \d_count[28]_i_5_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_2_n_0\,
      CO(3) => \d_count_reg[4]_i_1_n_0\,
      CO(2) => \d_count_reg[4]_i_1_n_1\,
      CO(1) => \d_count_reg[4]_i_1_n_2\,
      CO(0) => \d_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1_n_4\,
      O(2) => \d_count_reg[4]_i_1_n_5\,
      O(1) => \d_count_reg[4]_i_1_n_6\,
      O(0) => \d_count_reg[4]_i_1_n_7\,
      S(3) => \d_count[4]_i_2_n_0\,
      S(2) => \d_count[4]_i_3_n_0\,
      S(1) => \d_count[4]_i_4_n_0\,
      S(0) => \d_count[4]_i_5_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1_n_0\,
      CO(3) => \d_count_reg[8]_i_1_n_0\,
      CO(2) => \d_count_reg[8]_i_1_n_1\,
      CO(1) => \d_count_reg[8]_i_1_n_2\,
      CO(0) => \d_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1_n_4\,
      O(2) => \d_count_reg[8]_i_1_n_5\,
      O(1) => \d_count_reg[8]_i_1_n_6\,
      O(0) => \d_count_reg[8]_i_1_n_7\,
      S(3) => \d_count[8]_i_2_n_0\,
      S(2) => \d_count[8]_i_3_n_0\,
      S(1) => \d_count[8]_i_4_n_0\,
      S(0) => \d_count[8]_i_5_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => d_count_run_m3_reg_0,
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => d_count_run_m3_reg_0,
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => d_count_run_m3_reg_0,
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
\up_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m3,
      O => up_count0
    );
\up_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_3_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_7\,
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_2_n_0\,
      CO(2) => \up_count_reg[0]_i_2_n_1\,
      CO(1) => \up_count_reg[0]_i_2_n_2\,
      CO(0) => \up_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_2_n_4\,
      O(2) => \up_count_reg[0]_i_2_n_5\,
      O(1) => \up_count_reg[0]_i_2_n_6\,
      O(0) => \up_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_3_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_5\,
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_4\,
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_7\,
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1_n_1\,
      CO(1) => \up_count_reg[12]_i_1_n_2\,
      CO(0) => \up_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1_n_4\,
      O(2) => \up_count_reg[12]_i_1_n_5\,
      O(1) => \up_count_reg[12]_i_1_n_6\,
      O(0) => \up_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_6\,
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_5\,
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_4\,
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_6\,
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_5\,
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_4\,
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_7\,
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_2_n_0\,
      CO(3) => \up_count_reg[4]_i_1_n_0\,
      CO(2) => \up_count_reg[4]_i_1_n_1\,
      CO(1) => \up_count_reg[4]_i_1_n_2\,
      CO(0) => \up_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1_n_4\,
      O(2) => \up_count_reg[4]_i_1_n_5\,
      O(1) => \up_count_reg[4]_i_1_n_6\,
      O(0) => \up_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_6\,
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_5\,
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_4\,
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_7\,
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1_n_0\,
      CO(3) => \up_count_reg[8]_i_1_n_0\,
      CO(2) => \up_count_reg[8]_i_1_n_1\,
      CO(1) => \up_count_reg[8]_i_1_n_2\,
      CO(0) => \up_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1_n_4\,
      O(2) => \up_count_reg[8]_i_1_n_5\,
      O(1) => \up_count_reg[8]_i_1_n_6\,
      O(0) => \up_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_6\,
      Q => up_count_reg(9),
      R => up_count0
    );
up_count_run_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF00FF"
    )
        port map (
      I0 => \up_d_count[31]_i_6_n_0\,
      I1 => \up_d_count[31]_i_5_n_0\,
      I2 => \up_d_count[31]_i_3_n_0\,
      I3 => up_count_running_m3,
      I4 => up_count_run,
      O => up_count_run_i_1_n_0
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_run_i_1_n_0,
      Q => up_count_run,
      R => clear
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => clear
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => clear
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => clear
    );
\up_d_count[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_3_n_0\,
      I1 => \up_d_count[31]_i_4_n_0\,
      I2 => \up_d_count[31]_i_5_n_0\,
      I3 => \up_d_count[31]_i_6_n_0\,
      I4 => s_axi_aresetn,
      O => \up_d_count[31]_i_1_n_0\
    );
\up_d_count[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => up_count_reg(12),
      I1 => up_count_reg(13),
      I2 => up_count_reg(10),
      I3 => up_count_reg(11),
      I4 => up_count_reg(15),
      I5 => up_count_reg(14),
      O => \up_d_count[31]_i_3_n_0\
    );
\up_d_count[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => up_count_running_m2,
      I1 => up_count_running_m3,
      I2 => up_count_run,
      O => \up_d_count[31]_i_4_n_0\
    );
\up_d_count[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(1),
      I1 => up_count_reg(0),
      I2 => up_count_reg(3),
      I3 => up_count_reg(2),
      O => \up_d_count[31]_i_5_n_0\
    );
\up_d_count[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => up_count_reg(6),
      I1 => up_count_reg(7),
      I2 => up_count_reg(4),
      I3 => up_count_reg(5),
      I4 => up_count_reg(9),
      I5 => up_count_reg(8),
      O => \up_d_count[31]_i_6_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => \up_d_count_reg[31]_0\(0),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => \up_d_count_reg[31]_0\(10),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => \up_d_count_reg[31]_0\(11),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => \up_d_count_reg[31]_0\(12),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => \up_d_count_reg[31]_0\(13),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => \up_d_count_reg[31]_0\(14),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => \up_d_count_reg[31]_0\(15),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => \up_d_count_reg[31]_0\(16),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => \up_d_count_reg[31]_0\(17),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => \up_d_count_reg[31]_0\(18),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => \up_d_count_reg[31]_0\(19),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => \up_d_count_reg[31]_0\(1),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => \up_d_count_reg[31]_0\(20),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => \up_d_count_reg[31]_0\(21),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => \up_d_count_reg[31]_0\(22),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => \up_d_count_reg[31]_0\(23),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => \up_d_count_reg[31]_0\(24),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => \up_d_count_reg[31]_0\(25),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => \up_d_count_reg[31]_0\(26),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => \up_d_count_reg[31]_0\(27),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => \up_d_count_reg[31]_0\(28),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => \up_d_count_reg[31]_0\(29),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => \up_d_count_reg[31]_0\(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => \up_d_count_reg[31]_0\(30),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => \up_d_count_reg[31]_0\(31),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => \up_d_count_reg[31]_0\(3),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => \up_d_count_reg[31]_0\(4),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => \up_d_count_reg[31]_0\(5),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => \up_d_count_reg[31]_0\(6),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => \up_d_count_reg[31]_0\(7),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => \up_d_count_reg[31]_0\(8),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => \up_d_count_reg[31]_0\(9),
      R => \up_d_count[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \adc_pn1_data_pn_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn1_data_in_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn1_valid_in_reg : out STD_LOGIC;
    adc_enable_q0 : out STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_pn_data_pn_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn_data_in_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn1_valid_in : in STD_LOGIC;
    adc_valid_q0 : in STD_LOGIC;
    \up_xfer_data_reg[75]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl is
  signal adc_dfmt_enable_s : STD_LOGIC;
  signal adc_dfmt_se_s : STD_LOGIC;
  signal adc_dfmt_type_s : STD_LOGIC;
  signal adc_pnseq_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d_data_cntrl_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[3]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \data_int[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal \up_xfer_data[75]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_xfer_data[75]_i_2__0_n_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__0\ : label is "soft_lutpair42";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\adc_pn_data_in[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(0),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(0),
      O => \adc_pn1_data_in_reg[23]\(0)
    );
\adc_pn_data_in[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(10),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(10),
      O => \adc_pn1_data_in_reg[23]\(10)
    );
\adc_pn_data_in[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(11),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(11),
      O => \adc_pn1_data_in_reg[23]\(11)
    );
\adc_pn_data_in[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(12),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(12),
      O => \adc_pn1_data_in_reg[23]\(12)
    );
\adc_pn_data_in[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(13),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(13),
      O => \adc_pn1_data_in_reg[23]\(13)
    );
\adc_pn_data_in[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(14),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(14),
      O => \adc_pn1_data_in_reg[23]\(14)
    );
\adc_pn_data_in[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(15),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(15),
      O => \adc_pn1_data_in_reg[23]\(15)
    );
\adc_pn_data_in[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(16),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(0),
      O => \adc_pn1_data_in_reg[23]\(16)
    );
\adc_pn_data_in[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(17),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(1),
      O => \adc_pn1_data_in_reg[23]\(17)
    );
\adc_pn_data_in[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(18),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(2),
      O => \adc_pn1_data_in_reg[23]\(18)
    );
\adc_pn_data_in[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(19),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(3),
      O => \adc_pn1_data_in_reg[23]\(19)
    );
\adc_pn_data_in[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(1),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(1),
      O => \adc_pn1_data_in_reg[23]\(1)
    );
\adc_pn_data_in[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(20),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(4),
      O => \adc_pn1_data_in_reg[23]\(20)
    );
\adc_pn_data_in[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(21),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(5),
      O => \adc_pn1_data_in_reg[23]\(21)
    );
\adc_pn_data_in[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(22),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(6),
      O => \adc_pn1_data_in_reg[23]\(22)
    );
\adc_pn_data_in[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(23),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(7),
      O => \adc_pn1_data_in_reg[23]\(23)
    );
\adc_pn_data_in[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(2),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(2),
      O => \adc_pn1_data_in_reg[23]\(2)
    );
\adc_pn_data_in[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(3),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(3),
      O => \adc_pn1_data_in_reg[23]\(3)
    );
\adc_pn_data_in[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(4),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(4),
      O => \adc_pn1_data_in_reg[23]\(4)
    );
\adc_pn_data_in[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(5),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(5),
      O => \adc_pn1_data_in_reg[23]\(5)
    );
\adc_pn_data_in[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(6),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(6),
      O => \adc_pn1_data_in_reg[23]\(6)
    );
\adc_pn_data_in[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(7),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(7),
      O => \adc_pn1_data_in_reg[23]\(7)
    );
\adc_pn_data_in[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(8),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(8),
      O => \adc_pn1_data_in_reg[23]\(8)
    );
\adc_pn_data_in[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(9),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(9),
      O => \adc_pn1_data_in_reg[23]\(9)
    );
\adc_pn_data_pn[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(0),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(0),
      O => \adc_pn1_data_pn_reg[23]\(0)
    );
\adc_pn_data_pn[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(10),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(10),
      O => \adc_pn1_data_pn_reg[23]\(10)
    );
\adc_pn_data_pn[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(11),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(11),
      O => \adc_pn1_data_pn_reg[23]\(11)
    );
\adc_pn_data_pn[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(12),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(12),
      O => \adc_pn1_data_pn_reg[23]\(12)
    );
\adc_pn_data_pn[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(13),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(13),
      O => \adc_pn1_data_pn_reg[23]\(13)
    );
\adc_pn_data_pn[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(14),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(14),
      O => \adc_pn1_data_pn_reg[23]\(14)
    );
\adc_pn_data_pn[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(15),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(15),
      O => \adc_pn1_data_pn_reg[23]\(15)
    );
\adc_pn_data_pn[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(16),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(0),
      O => \adc_pn1_data_pn_reg[23]\(16)
    );
\adc_pn_data_pn[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(17),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(1),
      O => \adc_pn1_data_pn_reg[23]\(17)
    );
\adc_pn_data_pn[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(18),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(2),
      O => \adc_pn1_data_pn_reg[23]\(18)
    );
\adc_pn_data_pn[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(19),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(3),
      O => \adc_pn1_data_pn_reg[23]\(19)
    );
\adc_pn_data_pn[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(1),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(1),
      O => \adc_pn1_data_pn_reg[23]\(1)
    );
\adc_pn_data_pn[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(20),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(4),
      O => \adc_pn1_data_pn_reg[23]\(20)
    );
\adc_pn_data_pn[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(21),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(5),
      O => \adc_pn1_data_pn_reg[23]\(21)
    );
\adc_pn_data_pn[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(22),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(6),
      O => \adc_pn1_data_pn_reg[23]\(22)
    );
\adc_pn_data_pn[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(23),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(7),
      O => \adc_pn1_data_pn_reg[23]\(23)
    );
\adc_pn_data_pn[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(2),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(2),
      O => \adc_pn1_data_pn_reg[23]\(2)
    );
\adc_pn_data_pn[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(3),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(3),
      O => \adc_pn1_data_pn_reg[23]\(3)
    );
\adc_pn_data_pn[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(4),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(4),
      O => \adc_pn1_data_pn_reg[23]\(4)
    );
\adc_pn_data_pn[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(5),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(5),
      O => \adc_pn1_data_pn_reg[23]\(5)
    );
\adc_pn_data_pn[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(6),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(6),
      O => \adc_pn1_data_pn_reg[23]\(6)
    );
\adc_pn_data_pn[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(7),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(7),
      O => \adc_pn1_data_pn_reg[23]\(7)
    );
\adc_pn_data_pn[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(8),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(8),
      O => \adc_pn1_data_pn_reg[23]\(8)
    );
\adc_pn_data_pn[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(9),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(9),
      O => \adc_pn1_data_pn_reg[23]\(9)
    );
\adc_pn_valid_in_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => adc_pn1_valid_in,
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_valid_q0,
      O => adc_pn1_valid_in_reg
    );
\d_data_cntrl_int[72]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(0),
      Q => \d_data_cntrl_int_reg_n_0_[0]\
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(1),
      Q => \d_data_cntrl_int_reg_n_0_[1]\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(2),
      Q => \d_data_cntrl_int_reg_n_0_[2]\
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(3),
      Q => \d_data_cntrl_int_reg_n_0_[3]\
    );
\d_data_cntrl_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(4),
      Q => adc_pnseq_sel_s(0)
    );
\d_data_cntrl_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(5),
      Q => adc_pnseq_sel_s(1)
    );
\d_data_cntrl_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(6),
      Q => adc_pnseq_sel_s(2)
    );
\d_data_cntrl_int_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(72),
      Q => adc_enable_q0
    );
\d_data_cntrl_int_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(73),
      Q => adc_dfmt_enable_s
    );
\d_data_cntrl_int_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(74),
      Q => adc_dfmt_type_s
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(75),
      Q => adc_dfmt_se_s
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(7),
      Q => adc_pnseq_sel_s(3)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\data_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(0),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(0),
      O => D(0)
    );
\data_int[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(10),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(10),
      O => D(10)
    );
\data_int[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E2E2"
    )
        port map (
      I0 => \data_int_reg[11]\(11),
      I1 => \data_int[15]_i_2__0_n_0\,
      I2 => \data_int_reg[11]_0\(11),
      I3 => adc_dfmt_type_s,
      I4 => adc_dfmt_enable_s,
      O => D(11)
    );
\data_int[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A80800000000"
    )
        port map (
      I0 => adc_dfmt_se_s,
      I1 => \data_int_reg[11]\(11),
      I2 => \data_int[15]_i_2__0_n_0\,
      I3 => \data_int_reg[11]_0\(11),
      I4 => adc_dfmt_type_s,
      I5 => adc_dfmt_enable_s,
      O => D(12)
    );
\data_int[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[1]\,
      I1 => \d_data_cntrl_int_reg_n_0_[0]\,
      I2 => \d_data_cntrl_int_reg_n_0_[3]\,
      I3 => \d_data_cntrl_int_reg_n_0_[2]\,
      O => \data_int[15]_i_2__0_n_0\
    );
\data_int[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(1),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(1),
      O => D(1)
    );
\data_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(2),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(2),
      O => D(2)
    );
\data_int[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(3),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(3),
      O => D(3)
    );
\data_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(4),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(4),
      O => D(4)
    );
\data_int[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(5),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(5),
      O => D(5)
    );
\data_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(6),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(6),
      O => D(6)
    );
\data_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(7),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(7),
      O => D(7)
    );
\data_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(8),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(8),
      O => D(8)
    );
\data_int[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(9),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(9),
      O => D(9)
    );
\up_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__1\(0)
    );
\up_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__1\(1)
    );
\up_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(2),
      O => \p_0_in__1\(2)
    );
\up_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(3),
      O => \p_0_in__1\(3)
    );
\up_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(4),
      O => \p_0_in__1\(4)
    );
\up_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(3),
      I5 => up_xfer_count_reg(5),
      O => \p_0_in__1\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => up_xfer_count_reg(0),
      R => clear
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => up_xfer_count_reg(1),
      R => clear
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => up_xfer_count_reg(2),
      R => clear
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => up_xfer_count_reg(3),
      R => clear
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => up_xfer_count_reg(4),
      R => clear
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => up_xfer_count_reg(5),
      R => clear
    );
\up_xfer_data[75]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \up_xfer_data[75]_i_2__0_n_0\,
      I1 => up_xfer_state,
      I2 => up_xfer_toggle,
      O => \up_xfer_data[75]_i_1__0_n_0\
    );
\up_xfer_data[75]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => \up_xfer_data[75]_i_2__0_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(0),
      Q => up_xfer_data(0),
      R => clear
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(1),
      Q => up_xfer_data(1),
      R => clear
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(2),
      Q => up_xfer_data(2),
      R => clear
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(3),
      Q => up_xfer_data(3),
      R => clear
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(4),
      Q => up_xfer_data(4),
      R => clear
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(5),
      Q => up_xfer_data(5),
      R => clear
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(6),
      Q => up_xfer_data(6),
      R => clear
    );
\up_xfer_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(8),
      Q => up_xfer_data(72),
      R => clear
    );
\up_xfer_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(9),
      Q => up_xfer_data(73),
      R => clear
    );
\up_xfer_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(10),
      Q => up_xfer_data(74),
      R => clear
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(11),
      Q => up_xfer_data(75),
      R => clear
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => \up_xfer_data_reg[75]_0\(7),
      Q => up_xfer_data(7),
      R => clear
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => clear
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => clear
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => clear
    );
\up_xfer_toggle_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1__0_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\ is
  port (
    up_cntrl_xfer_done_s : out STD_LOGIC;
    adc_r1_mode : out STD_LOGIC;
    clk : in STD_LOGIC;
    \d_data_cntrl_int_reg[2]_0\ : in STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\ is
  signal \^adc_r1_mode\ : STD_LOGIC;
  signal \d_data_cntrl_int[2]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \up_xfer_data[2]_i_1_n_0\ : STD_LOGIC;
  signal up_xfer_done_int_i_1_n_0 : STD_LOGIC;
  signal up_xfer_done_int_i_2_n_0 : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal up_xfer_toggle_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \up_xfer_data[2]_i_1\ : label is "soft_lutpair51";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_1__1\ : label is "soft_lutpair51";
begin
  adc_r1_mode <= \^adc_r1_mode\;
\d_data_cntrl_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => up_xfer_data(2),
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \^adc_r1_mode\,
      O => \d_data_cntrl_int[2]_i_1_n_0\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[2]_0\,
      D => \d_data_cntrl_int[2]_i_1_n_0\,
      Q => \^adc_r1_mode\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[2]_0\,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[2]_0\,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[2]_0\,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[2]_0\,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\up_xfer_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__2\(0)
    );
\up_xfer_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__2\(1)
    );
\up_xfer_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(2),
      O => \p_0_in__2\(2)
    );
\up_xfer_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(3),
      O => \p_0_in__2\(3)
    );
\up_xfer_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(4),
      O => \p_0_in__2\(4)
    );
\up_xfer_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(3),
      I5 => up_xfer_count_reg(5),
      O => \p_0_in__2\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => up_xfer_count_reg(0),
      R => clear
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => up_xfer_count_reg(1),
      R => clear
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => up_xfer_count_reg(2),
      R => clear
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => up_xfer_count_reg(3),
      R => clear
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => up_xfer_count_reg(4),
      R => clear
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(5),
      Q => up_xfer_count_reg(5),
      R => clear
    );
\up_xfer_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => data3(0),
      I1 => up_xfer_toggle_i_2_n_0,
      I2 => up_xfer_state,
      I3 => up_xfer_toggle,
      I4 => up_xfer_data(2),
      O => \up_xfer_data[2]_i_1_n_0\
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[2]_i_1_n_0\,
      Q => up_xfer_data(2),
      R => clear
    );
up_xfer_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      I3 => up_xfer_done_int_i_2_n_0,
      O => up_xfer_done_int_i_1_n_0
    );
up_xfer_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(4),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(5),
      I5 => s_axi_aresetn,
      O => up_xfer_done_int_i_2_n_0
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_done_int_i_1_n_0,
      Q => up_cntrl_xfer_done_s,
      R => '0'
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => clear
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => clear
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => clear
    );
\up_xfer_toggle_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => up_xfer_state,
      I1 => up_xfer_toggle_i_2_n_0,
      I2 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__1_n_0\
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => up_xfer_toggle_i_2_n_0
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__1_n_0\,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_pn_data_reg[0]\ : out STD_LOGIC;
    \dac_pn_data_reg[1]\ : out STD_LOGIC;
    \dac_pn_data_reg[2]\ : out STD_LOGIC;
    \dac_pn_data_reg[3]\ : out STD_LOGIC;
    \dac_pn_data_reg[4]\ : out STD_LOGIC;
    \dac_pn_data_reg[5]\ : out STD_LOGIC;
    \dac_pn_data_reg[6]\ : out STD_LOGIC;
    \dac_pn_data_reg[7]\ : out STD_LOGIC;
    \dac_pn_data_reg[8]\ : out STD_LOGIC;
    \dac_pn_data_reg[9]\ : out STD_LOGIC;
    \dac_pn_data_reg[10]\ : out STD_LOGIC;
    \dac_pn_data_reg[11]\ : out STD_LOGIC;
    \up_xfer_count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_valid_sel : in STD_LOGIC;
    \up_xfer_data_reg[35]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1\ is
  signal \d_data_cntrl_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[9]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \dac_data_out_int[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \up_xfer_data[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_xfer_data[35]_i_2__2_n_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_2__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_3__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dac_pat_data[10]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dac_pat_data[11]_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dac_pat_data[12]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dac_pat_data[13]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dac_pat_data[14]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dac_pat_data[15]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dac_pat_data[4]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dac_pat_data[5]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dac_pat_data[6]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dac_pat_data[7]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dac_pat_data[8]_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dac_pat_data[9]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__5\ : label is "soft_lutpair156";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[35]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(0),
      Q => \d_data_cntrl_int_reg_n_0_[0]\
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(10),
      Q => \d_data_cntrl_int_reg_n_0_[10]\
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(11),
      Q => \d_data_cntrl_int_reg_n_0_[11]\
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(12),
      Q => \d_data_cntrl_int_reg_n_0_[12]\
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(13),
      Q => \d_data_cntrl_int_reg_n_0_[13]\
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(14),
      Q => \d_data_cntrl_int_reg_n_0_[14]\
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(15),
      Q => \d_data_cntrl_int_reg_n_0_[15]\
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(16),
      Q => \d_data_cntrl_int_reg_n_0_[16]\
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(17),
      Q => \d_data_cntrl_int_reg_n_0_[17]\
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(18),
      Q => \d_data_cntrl_int_reg_n_0_[18]\
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(19),
      Q => \d_data_cntrl_int_reg_n_0_[19]\
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(1),
      Q => \d_data_cntrl_int_reg_n_0_[1]\
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(24),
      Q => \d_data_cntrl_int_reg_n_0_[24]\
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(25),
      Q => \d_data_cntrl_int_reg_n_0_[25]\
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(26),
      Q => \d_data_cntrl_int_reg_n_0_[26]\
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(27),
      Q => \d_data_cntrl_int_reg_n_0_[27]\
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(28),
      Q => \d_data_cntrl_int_reg_n_0_[28]\
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(29),
      Q => \d_data_cntrl_int_reg_n_0_[29]\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(2),
      Q => \d_data_cntrl_int_reg_n_0_[2]\
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(30),
      Q => \d_data_cntrl_int_reg_n_0_[30]\
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(31),
      Q => \d_data_cntrl_int_reg_n_0_[31]\
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(32),
      Q => \d_data_cntrl_int_reg_n_0_[32]\
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(33),
      Q => \d_data_cntrl_int_reg_n_0_[33]\
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(34),
      Q => \d_data_cntrl_int_reg_n_0_[34]\
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(35),
      Q => \d_data_cntrl_int_reg_n_0_[35]\
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(3),
      Q => \d_data_cntrl_int_reg_n_0_[3]\
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(8),
      Q => \d_data_cntrl_int_reg_n_0_[8]\
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(9),
      Q => \d_data_cntrl_int_reg_n_0_[9]\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\dac_data_out_int[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(0),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(0),
      I4 => \dac_data_out_int[0]_i_2__2_n_0\,
      O => \dac_pn_data_reg[0]\
    );
\dac_data_out_int[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(0),
      I1 => \dac_data_out_int_reg[11]_1\(0),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[0]_i_2__2_n_0\
    );
\dac_data_out_int[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(10),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(10),
      I4 => \dac_data_out_int[10]_i_2__2_n_0\,
      O => \dac_pn_data_reg[10]\
    );
\dac_data_out_int[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(10),
      I1 => \dac_data_out_int_reg[11]_1\(10),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[10]_i_2__2_n_0\
    );
\dac_data_out_int[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(11),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(11),
      I4 => \dac_data_out_int[11]_i_4__2_n_0\,
      O => \dac_pn_data_reg[11]\
    );
\dac_data_out_int[11]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[0]\,
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[2]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[11]_i_2__2_n_0\
    );
\dac_data_out_int[11]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[0]\,
      I1 => \d_data_cntrl_int_reg_n_0_[3]\,
      I2 => \d_data_cntrl_int_reg_n_0_[2]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      O => \dac_data_out_int[11]_i_3__2_n_0\
    );
\dac_data_out_int[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(11),
      I1 => \dac_data_out_int_reg[11]_1\(11),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[11]_i_4__2_n_0\
    );
\dac_data_out_int[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(1),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(1),
      I4 => \dac_data_out_int[1]_i_2__2_n_0\,
      O => \dac_pn_data_reg[1]\
    );
\dac_data_out_int[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(1),
      I1 => \dac_data_out_int_reg[11]_1\(1),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[1]_i_2__2_n_0\
    );
\dac_data_out_int[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(2),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(2),
      I4 => \dac_data_out_int[2]_i_2__2_n_0\,
      O => \dac_pn_data_reg[2]\
    );
\dac_data_out_int[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(2),
      I1 => \dac_data_out_int_reg[11]_1\(2),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[2]_i_2__2_n_0\
    );
\dac_data_out_int[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(3),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(3),
      I4 => \dac_data_out_int[3]_i_2__2_n_0\,
      O => \dac_pn_data_reg[3]\
    );
\dac_data_out_int[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(3),
      I1 => \dac_data_out_int_reg[11]_1\(3),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[3]_i_2__2_n_0\
    );
\dac_data_out_int[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(4),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(4),
      I4 => \dac_data_out_int[4]_i_2__2_n_0\,
      O => \dac_pn_data_reg[4]\
    );
\dac_data_out_int[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(4),
      I1 => \dac_data_out_int_reg[11]_1\(4),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[4]_i_2__2_n_0\
    );
\dac_data_out_int[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(5),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(5),
      I4 => \dac_data_out_int[5]_i_2__2_n_0\,
      O => \dac_pn_data_reg[5]\
    );
\dac_data_out_int[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(5),
      I1 => \dac_data_out_int_reg[11]_1\(5),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[5]_i_2__2_n_0\
    );
\dac_data_out_int[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(6),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(6),
      I4 => \dac_data_out_int[6]_i_2__2_n_0\,
      O => \dac_pn_data_reg[6]\
    );
\dac_data_out_int[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(6),
      I1 => \dac_data_out_int_reg[11]_1\(6),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[6]_i_2__2_n_0\
    );
\dac_data_out_int[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(7),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(7),
      I4 => \dac_data_out_int[7]_i_2__2_n_0\,
      O => \dac_pn_data_reg[7]\
    );
\dac_data_out_int[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(7),
      I1 => \dac_data_out_int_reg[11]_1\(7),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[7]_i_2__2_n_0\
    );
\dac_data_out_int[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(8),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(8),
      I4 => \dac_data_out_int[8]_i_2__2_n_0\,
      O => \dac_pn_data_reg[8]\
    );
\dac_data_out_int[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(8),
      I1 => \dac_data_out_int_reg[11]_1\(8),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[8]_i_2__2_n_0\
    );
\dac_data_out_int[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(9),
      I1 => \dac_data_out_int[11]_i_2__2_n_0\,
      I2 => \dac_data_out_int[11]_i_3__2_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(9),
      I4 => \dac_data_out_int[9]_i_2__2_n_0\,
      O => \dac_pn_data_reg[9]\
    );
\dac_data_out_int[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q1(9),
      I1 => \dac_data_out_int_reg[11]_1\(9),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[9]_i_2__2_n_0\
    );
\dac_pat_data[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[14]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[30]\,
      O => D(6)
    );
\dac_pat_data[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[15]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[31]\,
      O => D(7)
    );
\dac_pat_data[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[16]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[32]\,
      O => D(8)
    );
\dac_pat_data[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[17]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[33]\,
      O => D(9)
    );
\dac_pat_data[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[18]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[34]\,
      O => D(10)
    );
\dac_pat_data[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[19]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[35]\,
      O => D(11)
    );
\dac_pat_data[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[8]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[24]\,
      O => D(0)
    );
\dac_pat_data[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[9]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[25]\,
      O => D(1)
    );
\dac_pat_data[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[10]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[26]\,
      O => D(2)
    );
\dac_pat_data[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[11]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[27]\,
      O => D(3)
    );
\dac_pat_data[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[12]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[28]\,
      O => D(4)
    );
\dac_pat_data[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[13]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[29]\,
      O => D(5)
    );
\up_xfer_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__3\(0)
    );
\up_xfer_count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__3\(1)
    );
\up_xfer_count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      O => \p_0_in__3\(2)
    );
\up_xfer_count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      O => \p_0_in__3\(3)
    );
\up_xfer_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(3),
      O => \p_0_in__3\(4)
    );
\up_xfer_count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(5),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(2),
      I5 => up_xfer_count_reg(4),
      O => \p_0_in__3\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__3\(0),
      Q => up_xfer_count_reg(0),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__3\(1),
      Q => up_xfer_count_reg(1),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__3\(2),
      Q => up_xfer_count_reg(2),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__3\(3),
      Q => up_xfer_count_reg(3),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__3\(4),
      Q => up_xfer_count_reg(4),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__3\(5),
      Q => up_xfer_count_reg(5),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data[35]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => up_xfer_toggle,
      I1 => up_xfer_state,
      I2 => \up_xfer_data[35]_i_2__2_n_0\,
      O => \up_xfer_data[35]_i_1__2_n_0\
    );
\up_xfer_data[35]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => \up_xfer_data[35]_i_2__2_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(0),
      Q => up_xfer_data(0),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(6),
      Q => up_xfer_data(10),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(7),
      Q => up_xfer_data(11),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(8),
      Q => up_xfer_data(12),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(9),
      Q => up_xfer_data(13),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(10),
      Q => up_xfer_data(14),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(11),
      Q => up_xfer_data(15),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(12),
      Q => up_xfer_data(16),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(13),
      Q => up_xfer_data(17),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(14),
      Q => up_xfer_data(18),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(15),
      Q => up_xfer_data(19),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(1),
      Q => up_xfer_data(1),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(16),
      Q => up_xfer_data(24),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(17),
      Q => up_xfer_data(25),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(18),
      Q => up_xfer_data(26),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(19),
      Q => up_xfer_data(27),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(20),
      Q => up_xfer_data(28),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(21),
      Q => up_xfer_data(29),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(2),
      Q => up_xfer_data(2),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(22),
      Q => up_xfer_data(30),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(23),
      Q => up_xfer_data(31),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(24),
      Q => up_xfer_data(32),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(25),
      Q => up_xfer_data(33),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(26),
      Q => up_xfer_data(34),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(27),
      Q => up_xfer_data(35),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(3),
      Q => up_xfer_data(3),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(4),
      Q => up_xfer_data(8),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \up_xfer_data_reg[35]_0\(5),
      Q => up_xfer_data(9),
      R => \up_xfer_count_reg[5]_0\(0)
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \up_xfer_count_reg[5]_0\(0)
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \up_xfer_count_reg[5]_0\(0)
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_toggle_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \p_2_in__0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__2_n_0\,
      D => \p_2_in__0\,
      Q => up_xfer_toggle,
      R => \up_xfer_count_reg[5]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_pn_data_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_data_cntrl_int_reg[3]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_valid_sel : in STD_LOGIC;
    \up_xfer_data_reg[35]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1\ is
  signal \d_data_cntrl_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[9]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \dac_data_out_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[10]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_3_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_4_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_5_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[9]_i_2_n_0\ : STD_LOGIC;
  signal dac_data_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \up_xfer_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data[35]_i_2_n_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of dac_enable_int_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dac_pat_data[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dac_pat_data[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dac_pat_data[12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dac_pat_data[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dac_pat_data[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dac_pat_data[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dac_pat_data[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dac_pat_data[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dac_pat_data[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dac_pat_data[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dac_pat_data[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dac_pat_data[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \up_xfer_count[0]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \up_xfer_data[35]_i_2\ : label is "soft_lutpair70";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(0),
      Q => dac_data_sel_s(0)
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(10),
      Q => \d_data_cntrl_int_reg_n_0_[10]\
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(11),
      Q => \d_data_cntrl_int_reg_n_0_[11]\
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(12),
      Q => \d_data_cntrl_int_reg_n_0_[12]\
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(13),
      Q => \d_data_cntrl_int_reg_n_0_[13]\
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(14),
      Q => \d_data_cntrl_int_reg_n_0_[14]\
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(15),
      Q => \d_data_cntrl_int_reg_n_0_[15]\
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(16),
      Q => \d_data_cntrl_int_reg_n_0_[16]\
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(17),
      Q => \d_data_cntrl_int_reg_n_0_[17]\
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(18),
      Q => \d_data_cntrl_int_reg_n_0_[18]\
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(19),
      Q => \d_data_cntrl_int_reg_n_0_[19]\
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(1),
      Q => dac_data_sel_s(1)
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(24),
      Q => \d_data_cntrl_int_reg_n_0_[24]\
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(25),
      Q => \d_data_cntrl_int_reg_n_0_[25]\
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(26),
      Q => \d_data_cntrl_int_reg_n_0_[26]\
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(27),
      Q => \d_data_cntrl_int_reg_n_0_[27]\
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(28),
      Q => \d_data_cntrl_int_reg_n_0_[28]\
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(29),
      Q => \d_data_cntrl_int_reg_n_0_[29]\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(2),
      Q => dac_data_sel_s(2)
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(30),
      Q => \d_data_cntrl_int_reg_n_0_[30]\
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(31),
      Q => \d_data_cntrl_int_reg_n_0_[31]\
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(32),
      Q => \d_data_cntrl_int_reg_n_0_[32]\
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(33),
      Q => \d_data_cntrl_int_reg_n_0_[33]\
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(34),
      Q => \d_data_cntrl_int_reg_n_0_[34]\
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(35),
      Q => \d_data_cntrl_int_reg_n_0_[35]\
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(3),
      Q => dac_data_sel_s(3)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(8),
      Q => \d_data_cntrl_int_reg_n_0_[8]\
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(9),
      Q => \d_data_cntrl_int_reg_n_0_[9]\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\dac_data_out_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(0),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(0),
      I4 => \dac_data_out_int[0]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(0)
    );
\dac_data_out_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(0),
      I1 => \dac_data_out_int_reg[11]_0\(0),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[0]_i_2_n_0\
    );
\dac_data_out_int[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(10),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(10),
      I4 => \dac_data_out_int[10]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(10)
    );
\dac_data_out_int[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(10),
      I1 => \dac_data_out_int_reg[11]_0\(10),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[10]_i_2_n_0\
    );
\dac_data_out_int[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(0),
      O => SR(0)
    );
\dac_data_out_int[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(11),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(11),
      I4 => \dac_data_out_int[11]_i_5_n_0\,
      O => \dac_pn_data_reg[11]\(11)
    );
\dac_data_out_int[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dac_data_sel_s(0),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(3),
      O => \dac_data_out_int[11]_i_3_n_0\
    );
\dac_data_out_int[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => dac_data_sel_s(0),
      I1 => dac_data_sel_s(3),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(1),
      O => \dac_data_out_int[11]_i_4_n_0\
    );
\dac_data_out_int[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(11),
      I1 => \dac_data_out_int_reg[11]_0\(11),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[11]_i_5_n_0\
    );
\dac_data_out_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(1),
      I4 => \dac_data_out_int[1]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(1)
    );
\dac_data_out_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(1),
      I1 => \dac_data_out_int_reg[11]_0\(1),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[1]_i_2_n_0\
    );
\dac_data_out_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(2),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(2),
      I4 => \dac_data_out_int[2]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(2)
    );
\dac_data_out_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(2),
      I1 => \dac_data_out_int_reg[11]_0\(2),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[2]_i_2_n_0\
    );
\dac_data_out_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(3),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(3),
      I4 => \dac_data_out_int[3]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(3)
    );
\dac_data_out_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(3),
      I1 => \dac_data_out_int_reg[11]_0\(3),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[3]_i_2_n_0\
    );
\dac_data_out_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(4),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(4),
      I4 => \dac_data_out_int[4]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(4)
    );
\dac_data_out_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(4),
      I1 => \dac_data_out_int_reg[11]_0\(4),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[4]_i_2_n_0\
    );
\dac_data_out_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(5),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(5),
      I4 => \dac_data_out_int[5]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(5)
    );
\dac_data_out_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(5),
      I1 => \dac_data_out_int_reg[11]_0\(5),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[5]_i_2_n_0\
    );
\dac_data_out_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(6),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(6),
      I4 => \dac_data_out_int[6]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(6)
    );
\dac_data_out_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(6),
      I1 => \dac_data_out_int_reg[11]_0\(6),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[6]_i_2_n_0\
    );
\dac_data_out_int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(7),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(7),
      I4 => \dac_data_out_int[7]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(7)
    );
\dac_data_out_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(7),
      I1 => \dac_data_out_int_reg[11]_0\(7),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[7]_i_2_n_0\
    );
\dac_data_out_int[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(8),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(8),
      I4 => \dac_data_out_int[8]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(8)
    );
\dac_data_out_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(8),
      I1 => \dac_data_out_int_reg[11]_0\(8),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[8]_i_2_n_0\
    );
\dac_data_out_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(9),
      I1 => \dac_data_out_int[11]_i_3_n_0\,
      I2 => \dac_data_out_int[11]_i_4_n_0\,
      I3 => \dac_data_out_int_reg[11]\(9),
      I4 => \dac_data_out_int[9]_i_2_n_0\,
      O => \dac_pn_data_reg[11]\(9)
    );
\dac_data_out_int[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i0(9),
      I1 => \dac_data_out_int_reg[11]_0\(9),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[9]_i_2_n_0\
    );
dac_enable_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(0),
      O => \d_data_cntrl_int_reg[3]_0\
    );
\dac_pat_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[14]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[30]\,
      O => D(6)
    );
\dac_pat_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[15]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[31]\,
      O => D(7)
    );
\dac_pat_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[16]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[32]\,
      O => D(8)
    );
\dac_pat_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[17]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[33]\,
      O => D(9)
    );
\dac_pat_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[18]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[34]\,
      O => D(10)
    );
\dac_pat_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[19]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[35]\,
      O => D(11)
    );
\dac_pat_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[8]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[24]\,
      O => D(0)
    );
\dac_pat_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[9]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[25]\,
      O => D(1)
    );
\dac_pat_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[10]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[26]\,
      O => D(2)
    );
\dac_pat_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[11]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[27]\,
      O => D(3)
    );
\dac_pat_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[12]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[28]\,
      O => D(4)
    );
\dac_pat_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[13]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[29]\,
      O => D(5)
    );
\up_xfer_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__0\(0)
    );
\up_xfer_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__0\(1)
    );
\up_xfer_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      O => \p_0_in__0\(2)
    );
\up_xfer_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      O => \p_0_in__0\(3)
    );
\up_xfer_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(3),
      O => \p_0_in__0\(4)
    );
\up_xfer_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(5),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(2),
      I5 => up_xfer_count_reg(4),
      O => \p_0_in__0\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => up_xfer_count_reg(0),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => up_xfer_count_reg(1),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => up_xfer_count_reg(2),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => up_xfer_count_reg(3),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => up_xfer_count_reg(4),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => up_xfer_count_reg(5),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(4),
      I2 => up_xfer_count_reg(2),
      I3 => up_xfer_count_reg(5),
      I4 => \up_xfer_data[35]_i_2_n_0\,
      O => \up_xfer_data[35]_i_1_n_0\
    );
\up_xfer_data[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6FF"
    )
        port map (
      I0 => up_xfer_state,
      I1 => up_xfer_toggle,
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      O => \up_xfer_data[35]_i_2_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(0),
      Q => up_xfer_data(0),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(6),
      Q => up_xfer_data(10),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(7),
      Q => up_xfer_data(11),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(8),
      Q => up_xfer_data(12),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(9),
      Q => up_xfer_data(13),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(10),
      Q => up_xfer_data(14),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(11),
      Q => up_xfer_data(15),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(12),
      Q => up_xfer_data(16),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(13),
      Q => up_xfer_data(17),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(14),
      Q => up_xfer_data(18),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(15),
      Q => up_xfer_data(19),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(1),
      Q => up_xfer_data(1),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(16),
      Q => up_xfer_data(24),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(17),
      Q => up_xfer_data(25),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(18),
      Q => up_xfer_data(26),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(19),
      Q => up_xfer_data(27),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(20),
      Q => up_xfer_data(28),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(21),
      Q => up_xfer_data(29),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(2),
      Q => up_xfer_data(2),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(22),
      Q => up_xfer_data(30),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(23),
      Q => up_xfer_data(31),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(24),
      Q => up_xfer_data(32),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(25),
      Q => up_xfer_data(33),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(26),
      Q => up_xfer_data(34),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(27),
      Q => up_xfer_data(35),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(3),
      Q => up_xfer_data(3),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(4),
      Q => up_xfer_data(8),
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => \up_xfer_data_reg[35]_0\(5),
      Q => up_xfer_data(9),
      R => \up_xfer_count_reg[5]_0\(0)
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \up_xfer_count_reg[5]_0\(0)
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \up_xfer_count_reg[5]_0\(0)
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \up_xfer_count_reg[5]_0\(0)
    );
\up_xfer_toggle_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => \up_xfer_count_reg[5]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_pn_data_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_data_cntrl_int_reg[3]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_valid_sel : in STD_LOGIC;
    \up_xfer_data_reg[35]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2\ is
  signal \d_data_cntrl_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[9]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \dac_data_out_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[9]_i_2__0_n_0\ : STD_LOGIC;
  signal dac_data_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \up_xfer_data[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_xfer_data[35]_i_2__0_n_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_3__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_4__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dac_enable_int_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dac_pat_data[10]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dac_pat_data[11]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac_pat_data[12]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dac_pat_data[13]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dac_pat_data[14]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dac_pat_data[15]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dac_pat_data[4]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dac_pat_data[5]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dac_pat_data[6]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dac_pat_data[7]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dac_pat_data[8]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac_pat_data[9]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__3\ : label is "soft_lutpair99";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(0),
      Q => dac_data_sel_s(0)
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(10),
      Q => \d_data_cntrl_int_reg_n_0_[10]\
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(11),
      Q => \d_data_cntrl_int_reg_n_0_[11]\
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(12),
      Q => \d_data_cntrl_int_reg_n_0_[12]\
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(13),
      Q => \d_data_cntrl_int_reg_n_0_[13]\
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(14),
      Q => \d_data_cntrl_int_reg_n_0_[14]\
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(15),
      Q => \d_data_cntrl_int_reg_n_0_[15]\
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(16),
      Q => \d_data_cntrl_int_reg_n_0_[16]\
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(17),
      Q => \d_data_cntrl_int_reg_n_0_[17]\
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(18),
      Q => \d_data_cntrl_int_reg_n_0_[18]\
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(19),
      Q => \d_data_cntrl_int_reg_n_0_[19]\
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(1),
      Q => dac_data_sel_s(1)
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(24),
      Q => \d_data_cntrl_int_reg_n_0_[24]\
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(25),
      Q => \d_data_cntrl_int_reg_n_0_[25]\
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(26),
      Q => \d_data_cntrl_int_reg_n_0_[26]\
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(27),
      Q => \d_data_cntrl_int_reg_n_0_[27]\
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(28),
      Q => \d_data_cntrl_int_reg_n_0_[28]\
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(29),
      Q => \d_data_cntrl_int_reg_n_0_[29]\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(2),
      Q => dac_data_sel_s(2)
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(30),
      Q => \d_data_cntrl_int_reg_n_0_[30]\
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(31),
      Q => \d_data_cntrl_int_reg_n_0_[31]\
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(32),
      Q => \d_data_cntrl_int_reg_n_0_[32]\
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(33),
      Q => \d_data_cntrl_int_reg_n_0_[33]\
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(34),
      Q => \d_data_cntrl_int_reg_n_0_[34]\
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(35),
      Q => \d_data_cntrl_int_reg_n_0_[35]\
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(3),
      Q => dac_data_sel_s(3)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(8),
      Q => \d_data_cntrl_int_reg_n_0_[8]\
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(9),
      Q => \d_data_cntrl_int_reg_n_0_[9]\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\dac_data_out_int[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(0),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(0),
      I4 => \dac_data_out_int[0]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(0)
    );
\dac_data_out_int[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(0),
      I1 => \dac_data_out_int_reg[11]_0\(0),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[0]_i_2__0_n_0\
    );
\dac_data_out_int[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(10),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(10),
      I4 => \dac_data_out_int[10]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(10)
    );
\dac_data_out_int[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(10),
      I1 => \dac_data_out_int_reg[11]_0\(10),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[10]_i_2__0_n_0\
    );
\dac_data_out_int[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(0),
      O => SR(0)
    );
\dac_data_out_int[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(11),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(11),
      I4 => \dac_data_out_int[11]_i_5__0_n_0\,
      O => \dac_pn_data_reg[11]\(11)
    );
\dac_data_out_int[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dac_data_sel_s(0),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(3),
      O => \dac_data_out_int[11]_i_3__0_n_0\
    );
\dac_data_out_int[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => dac_data_sel_s(0),
      I1 => dac_data_sel_s(3),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(1),
      O => \dac_data_out_int[11]_i_4__0_n_0\
    );
\dac_data_out_int[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(11),
      I1 => \dac_data_out_int_reg[11]_0\(11),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[11]_i_5__0_n_0\
    );
\dac_data_out_int[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(1),
      I4 => \dac_data_out_int[1]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(1)
    );
\dac_data_out_int[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(1),
      I1 => \dac_data_out_int_reg[11]_0\(1),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[1]_i_2__0_n_0\
    );
\dac_data_out_int[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(2),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(2),
      I4 => \dac_data_out_int[2]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(2)
    );
\dac_data_out_int[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(2),
      I1 => \dac_data_out_int_reg[11]_0\(2),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[2]_i_2__0_n_0\
    );
\dac_data_out_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(3),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(3),
      I4 => \dac_data_out_int[3]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(3)
    );
\dac_data_out_int[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(3),
      I1 => \dac_data_out_int_reg[11]_0\(3),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[3]_i_2__0_n_0\
    );
\dac_data_out_int[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(4),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(4),
      I4 => \dac_data_out_int[4]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(4)
    );
\dac_data_out_int[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(4),
      I1 => \dac_data_out_int_reg[11]_0\(4),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[4]_i_2__0_n_0\
    );
\dac_data_out_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(5),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(5),
      I4 => \dac_data_out_int[5]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(5)
    );
\dac_data_out_int[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(5),
      I1 => \dac_data_out_int_reg[11]_0\(5),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[5]_i_2__0_n_0\
    );
\dac_data_out_int[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(6),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(6),
      I4 => \dac_data_out_int[6]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(6)
    );
\dac_data_out_int[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(6),
      I1 => \dac_data_out_int_reg[11]_0\(6),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[6]_i_2__0_n_0\
    );
\dac_data_out_int[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(7),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(7),
      I4 => \dac_data_out_int[7]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(7)
    );
\dac_data_out_int[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(7),
      I1 => \dac_data_out_int_reg[11]_0\(7),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[7]_i_2__0_n_0\
    );
\dac_data_out_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(8),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(8),
      I4 => \dac_data_out_int[8]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(8)
    );
\dac_data_out_int[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(8),
      I1 => \dac_data_out_int_reg[11]_0\(8),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[8]_i_2__0_n_0\
    );
\dac_data_out_int[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(9),
      I1 => \dac_data_out_int[11]_i_3__0_n_0\,
      I2 => \dac_data_out_int[11]_i_4__0_n_0\,
      I3 => \dac_data_out_int_reg[11]\(9),
      I4 => \dac_data_out_int[9]_i_2__0_n_0\,
      O => \dac_pn_data_reg[11]\(9)
    );
\dac_data_out_int[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_q0(9),
      I1 => \dac_data_out_int_reg[11]_0\(9),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(2),
      I5 => dac_data_sel_s(3),
      O => \dac_data_out_int[9]_i_2__0_n_0\
    );
\dac_enable_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(0),
      O => \d_data_cntrl_int_reg[3]_0\
    );
\dac_pat_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[14]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[30]\,
      O => D(6)
    );
\dac_pat_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[15]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[31]\,
      O => D(7)
    );
\dac_pat_data[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[16]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[32]\,
      O => D(8)
    );
\dac_pat_data[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[17]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[33]\,
      O => D(9)
    );
\dac_pat_data[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[18]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[34]\,
      O => D(10)
    );
\dac_pat_data[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[19]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[35]\,
      O => D(11)
    );
\dac_pat_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[8]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[24]\,
      O => D(0)
    );
\dac_pat_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[9]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[25]\,
      O => D(1)
    );
\dac_pat_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[10]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[26]\,
      O => D(2)
    );
\dac_pat_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[11]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[27]\,
      O => D(3)
    );
\dac_pat_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[12]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[28]\,
      O => D(4)
    );
\dac_pat_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[13]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[29]\,
      O => D(5)
    );
\up_xfer_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__1\(0)
    );
\up_xfer_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__1\(1)
    );
\up_xfer_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      O => \p_0_in__1\(2)
    );
\up_xfer_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      O => \p_0_in__1\(3)
    );
\up_xfer_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(3),
      O => \p_0_in__1\(4)
    );
\up_xfer_count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(5),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(2),
      I5 => up_xfer_count_reg(4),
      O => \p_0_in__1\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => up_xfer_count_reg(0),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => up_xfer_count_reg(1),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => up_xfer_count_reg(2),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => up_xfer_count_reg(3),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => up_xfer_count_reg(4),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => up_xfer_count_reg(5),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => up_xfer_toggle,
      I1 => up_xfer_state,
      I2 => \up_xfer_data[35]_i_2__0_n_0\,
      O => \up_xfer_data[35]_i_1__0_n_0\
    );
\up_xfer_data[35]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => \up_xfer_data[35]_i_2__0_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(0),
      Q => up_xfer_data(0),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(6),
      Q => up_xfer_data(10),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(7),
      Q => up_xfer_data(11),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(8),
      Q => up_xfer_data(12),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(9),
      Q => up_xfer_data(13),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(10),
      Q => up_xfer_data(14),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(11),
      Q => up_xfer_data(15),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(12),
      Q => up_xfer_data(16),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(13),
      Q => up_xfer_data(17),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(14),
      Q => up_xfer_data(18),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(15),
      Q => up_xfer_data(19),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(1),
      Q => up_xfer_data(1),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(16),
      Q => up_xfer_data(24),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(17),
      Q => up_xfer_data(25),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(18),
      Q => up_xfer_data(26),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(19),
      Q => up_xfer_data(27),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(20),
      Q => up_xfer_data(28),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(21),
      Q => up_xfer_data(29),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(2),
      Q => up_xfer_data(2),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(22),
      Q => up_xfer_data(30),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(23),
      Q => up_xfer_data(31),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(24),
      Q => up_xfer_data(32),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(25),
      Q => up_xfer_data(33),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(26),
      Q => up_xfer_data(34),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(27),
      Q => up_xfer_data(35),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(3),
      Q => up_xfer_data(3),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(4),
      Q => up_xfer_data(8),
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \up_xfer_data_reg[35]_0\(5),
      Q => up_xfer_data(9),
      R => \up_xfer_count_reg[0]_0\(0)
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \up_xfer_count_reg[0]_0\(0)
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \up_xfer_count_reg[0]_0\(0)
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \up_xfer_count_reg[0]_0\(0)
    );
\up_xfer_toggle_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \p_2_in__0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__0_n_0\,
      D => \p_2_in__0\,
      Q => up_xfer_toggle,
      R => \up_xfer_count_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_pn_data_reg[0]\ : out STD_LOGIC;
    \dac_pn_data_reg[1]\ : out STD_LOGIC;
    \dac_pn_data_reg[2]\ : out STD_LOGIC;
    \dac_pn_data_reg[3]\ : out STD_LOGIC;
    \dac_pn_data_reg[4]\ : out STD_LOGIC;
    \dac_pn_data_reg[5]\ : out STD_LOGIC;
    \dac_pn_data_reg[6]\ : out STD_LOGIC;
    \dac_pn_data_reg[7]\ : out STD_LOGIC;
    \dac_pn_data_reg[8]\ : out STD_LOGIC;
    \dac_pn_data_reg[9]\ : out STD_LOGIC;
    \dac_pn_data_reg[10]\ : out STD_LOGIC;
    \dac_pn_data_reg[11]\ : out STD_LOGIC;
    \up_xfer_data_reg[35]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_valid_sel : in STD_LOGIC;
    \up_xfer_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3\ is
  signal \d_data_cntrl_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[9]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \dac_data_out_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_data_out_int[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \up_xfer_data[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_xfer_data[35]_i_2__1_n_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_2__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dac_data_out_int[11]_i_3__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dac_pat_data[10]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dac_pat_data[11]_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dac_pat_data[12]_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dac_pat_data[13]_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dac_pat_data[14]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dac_pat_data[15]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dac_pat_data[4]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dac_pat_data[5]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dac_pat_data[6]_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dac_pat_data[7]_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dac_pat_data[8]_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dac_pat_data[9]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__4\ : label is "soft_lutpair128";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[35]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(0),
      Q => \d_data_cntrl_int_reg_n_0_[0]\
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(10),
      Q => \d_data_cntrl_int_reg_n_0_[10]\
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(11),
      Q => \d_data_cntrl_int_reg_n_0_[11]\
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(12),
      Q => \d_data_cntrl_int_reg_n_0_[12]\
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(13),
      Q => \d_data_cntrl_int_reg_n_0_[13]\
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(14),
      Q => \d_data_cntrl_int_reg_n_0_[14]\
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(15),
      Q => \d_data_cntrl_int_reg_n_0_[15]\
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(16),
      Q => \d_data_cntrl_int_reg_n_0_[16]\
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(17),
      Q => \d_data_cntrl_int_reg_n_0_[17]\
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(18),
      Q => \d_data_cntrl_int_reg_n_0_[18]\
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(19),
      Q => \d_data_cntrl_int_reg_n_0_[19]\
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(1),
      Q => \d_data_cntrl_int_reg_n_0_[1]\
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(24),
      Q => \d_data_cntrl_int_reg_n_0_[24]\
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(25),
      Q => \d_data_cntrl_int_reg_n_0_[25]\
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(26),
      Q => \d_data_cntrl_int_reg_n_0_[26]\
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(27),
      Q => \d_data_cntrl_int_reg_n_0_[27]\
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(28),
      Q => \d_data_cntrl_int_reg_n_0_[28]\
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(29),
      Q => \d_data_cntrl_int_reg_n_0_[29]\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(2),
      Q => \d_data_cntrl_int_reg_n_0_[2]\
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(30),
      Q => \d_data_cntrl_int_reg_n_0_[30]\
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(31),
      Q => \d_data_cntrl_int_reg_n_0_[31]\
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(32),
      Q => \d_data_cntrl_int_reg_n_0_[32]\
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(33),
      Q => \d_data_cntrl_int_reg_n_0_[33]\
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(34),
      Q => \d_data_cntrl_int_reg_n_0_[34]\
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(35),
      Q => \d_data_cntrl_int_reg_n_0_[35]\
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(3),
      Q => \d_data_cntrl_int_reg_n_0_[3]\
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(8),
      Q => \d_data_cntrl_int_reg_n_0_[8]\
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => dac_rst,
      D => up_xfer_data(9),
      Q => \d_data_cntrl_int_reg_n_0_[9]\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => dac_rst,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\dac_data_out_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(0),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(0),
      I4 => \dac_data_out_int[0]_i_2__1_n_0\,
      O => \dac_pn_data_reg[0]\
    );
\dac_data_out_int[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(0),
      I1 => \dac_data_out_int_reg[11]_1\(0),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[0]_i_2__1_n_0\
    );
\dac_data_out_int[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(10),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(10),
      I4 => \dac_data_out_int[10]_i_2__1_n_0\,
      O => \dac_pn_data_reg[10]\
    );
\dac_data_out_int[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(10),
      I1 => \dac_data_out_int_reg[11]_1\(10),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[10]_i_2__1_n_0\
    );
\dac_data_out_int[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(11),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(11),
      I4 => \dac_data_out_int[11]_i_4__1_n_0\,
      O => \dac_pn_data_reg[11]\
    );
\dac_data_out_int[11]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[0]\,
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[2]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[11]_i_2__1_n_0\
    );
\dac_data_out_int[11]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[0]\,
      I1 => \d_data_cntrl_int_reg_n_0_[3]\,
      I2 => \d_data_cntrl_int_reg_n_0_[2]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      O => \dac_data_out_int[11]_i_3__1_n_0\
    );
\dac_data_out_int[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(11),
      I1 => \dac_data_out_int_reg[11]_1\(11),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[11]_i_4__1_n_0\
    );
\dac_data_out_int[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(1),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(1),
      I4 => \dac_data_out_int[1]_i_2__1_n_0\,
      O => \dac_pn_data_reg[1]\
    );
\dac_data_out_int[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(1),
      I1 => \dac_data_out_int_reg[11]_1\(1),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[1]_i_2__1_n_0\
    );
\dac_data_out_int[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(2),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(2),
      I4 => \dac_data_out_int[2]_i_2__1_n_0\,
      O => \dac_pn_data_reg[2]\
    );
\dac_data_out_int[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(2),
      I1 => \dac_data_out_int_reg[11]_1\(2),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[2]_i_2__1_n_0\
    );
\dac_data_out_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(3),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(3),
      I4 => \dac_data_out_int[3]_i_2__1_n_0\,
      O => \dac_pn_data_reg[3]\
    );
\dac_data_out_int[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(3),
      I1 => \dac_data_out_int_reg[11]_1\(3),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[3]_i_2__1_n_0\
    );
\dac_data_out_int[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(4),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(4),
      I4 => \dac_data_out_int[4]_i_2__1_n_0\,
      O => \dac_pn_data_reg[4]\
    );
\dac_data_out_int[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(4),
      I1 => \dac_data_out_int_reg[11]_1\(4),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[4]_i_2__1_n_0\
    );
\dac_data_out_int[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(5),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(5),
      I4 => \dac_data_out_int[5]_i_2__1_n_0\,
      O => \dac_pn_data_reg[5]\
    );
\dac_data_out_int[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(5),
      I1 => \dac_data_out_int_reg[11]_1\(5),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[5]_i_2__1_n_0\
    );
\dac_data_out_int[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(6),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(6),
      I4 => \dac_data_out_int[6]_i_2__1_n_0\,
      O => \dac_pn_data_reg[6]\
    );
\dac_data_out_int[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(6),
      I1 => \dac_data_out_int_reg[11]_1\(6),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[6]_i_2__1_n_0\
    );
\dac_data_out_int[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(7),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(7),
      I4 => \dac_data_out_int[7]_i_2__1_n_0\,
      O => \dac_pn_data_reg[7]\
    );
\dac_data_out_int[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(7),
      I1 => \dac_data_out_int_reg[11]_1\(7),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[7]_i_2__1_n_0\
    );
\dac_data_out_int[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(8),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(8),
      I4 => \dac_data_out_int[8]_i_2__1_n_0\,
      O => \dac_pn_data_reg[8]\
    );
\dac_data_out_int[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(8),
      I1 => \dac_data_out_int_reg[11]_1\(8),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[8]_i_2__1_n_0\
    );
\dac_data_out_int[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \dac_data_out_int_reg[11]\(9),
      I1 => \dac_data_out_int[11]_i_2__1_n_0\,
      I2 => \dac_data_out_int[11]_i_3__1_n_0\,
      I3 => \dac_data_out_int_reg[11]_0\(9),
      I4 => \dac_data_out_int[9]_i_2__1_n_0\,
      O => \dac_pn_data_reg[9]\
    );
\dac_data_out_int[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => dac_data_i1(9),
      I1 => \dac_data_out_int_reg[11]_1\(9),
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[1]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \d_data_cntrl_int_reg_n_0_[3]\,
      O => \dac_data_out_int[9]_i_2__1_n_0\
    );
\dac_pat_data[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[14]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[30]\,
      O => D(6)
    );
\dac_pat_data[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[15]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[31]\,
      O => D(7)
    );
\dac_pat_data[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[16]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[32]\,
      O => D(8)
    );
\dac_pat_data[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[17]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[33]\,
      O => D(9)
    );
\dac_pat_data[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[18]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[34]\,
      O => D(10)
    );
\dac_pat_data[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[19]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[35]\,
      O => D(11)
    );
\dac_pat_data[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[8]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[24]\,
      O => D(0)
    );
\dac_pat_data[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[9]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[25]\,
      O => D(1)
    );
\dac_pat_data[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[10]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[26]\,
      O => D(2)
    );
\dac_pat_data[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[11]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[27]\,
      O => D(3)
    );
\dac_pat_data[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[12]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[28]\,
      O => D(4)
    );
\dac_pat_data[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[13]\,
      I1 => dac_valid_sel,
      I2 => \d_data_cntrl_int_reg_n_0_[29]\,
      O => D(5)
    );
\up_xfer_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__2\(0)
    );
\up_xfer_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__2\(1)
    );
\up_xfer_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      O => \p_0_in__2\(2)
    );
\up_xfer_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      O => \p_0_in__2\(3)
    );
\up_xfer_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(3),
      O => \p_0_in__2\(4)
    );
\up_xfer_count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(5),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(2),
      I5 => up_xfer_count_reg(4),
      O => \p_0_in__2\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => up_xfer_count_reg(0),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => up_xfer_count_reg(1),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => up_xfer_count_reg(2),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => up_xfer_count_reg(3),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => up_xfer_count_reg(4),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(5),
      Q => up_xfer_count_reg(5),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => up_xfer_toggle,
      I1 => up_xfer_state,
      I2 => \up_xfer_data[35]_i_2__1_n_0\,
      O => \up_xfer_data[35]_i_1__1_n_0\
    );
\up_xfer_data[35]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => \up_xfer_data[35]_i_2__1_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(0),
      Q => up_xfer_data(0),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(6),
      Q => up_xfer_data(10),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(7),
      Q => up_xfer_data(11),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(8),
      Q => up_xfer_data(12),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(9),
      Q => up_xfer_data(13),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(10),
      Q => up_xfer_data(14),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(11),
      Q => up_xfer_data(15),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(12),
      Q => up_xfer_data(16),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(13),
      Q => up_xfer_data(17),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(14),
      Q => up_xfer_data(18),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(15),
      Q => up_xfer_data(19),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(1),
      Q => up_xfer_data(1),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(16),
      Q => up_xfer_data(24),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(17),
      Q => up_xfer_data(25),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(18),
      Q => up_xfer_data(26),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(19),
      Q => up_xfer_data(27),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(20),
      Q => up_xfer_data(28),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(21),
      Q => up_xfer_data(29),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(2),
      Q => up_xfer_data(2),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(22),
      Q => up_xfer_data(30),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(23),
      Q => up_xfer_data(31),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(24),
      Q => up_xfer_data(32),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(25),
      Q => up_xfer_data(33),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(26),
      Q => up_xfer_data(34),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(27),
      Q => up_xfer_data(35),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(3),
      Q => up_xfer_data(3),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(4),
      Q => up_xfer_data(8),
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \up_xfer_data_reg[35]_1\(5),
      Q => up_xfer_data(9),
      R => \up_xfer_data_reg[35]_0\(0)
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \up_xfer_data_reg[35]_0\(0)
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \up_xfer_data_reg[35]_0\(0)
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \up_xfer_data_reg[35]_0\(0)
    );
\up_xfer_toggle_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \p_2_in__0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[35]_i_1__1_n_0\,
      D => \p_2_in__0\,
      Q => up_xfer_toggle,
      R => \up_xfer_data_reg[35]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2\ is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    up_xfer_done_s : out STD_LOGIC;
    \d_data_cntrl_int_reg[21]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_valid_i1_int0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_data_sync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_data_sync_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_data_sync_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_data_sync_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_rate_cnt_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_rate_cnt_reg_15_sp_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d_data_cntrl_int_reg[21]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dac_datarate_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_rate_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rate_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal dac_rate_cnt_reg_15_sn_1 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__6_n_0\ : STD_LOGIC;
  signal up_xfer_toggle_i_3_n_0 : STD_LOGIC;
  signal \NLW_dac_rate_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__6\ : label is "soft_lutpair183";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \d_data_cntrl_int_reg[21]_0\(1 downto 0) <= \^d_data_cntrl_int_reg[21]_0\(1 downto 0);
  dac_rate_cnt_reg_15_sn_1 <= dac_rate_cnt_reg_15_sp_1;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\d_data_cntrl_int[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(0),
      Q => dac_datarate_s(0)
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(10),
      Q => dac_datarate_s(10)
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(11),
      Q => dac_datarate_s(11)
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(12),
      Q => dac_datarate_s(12)
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(13),
      Q => dac_datarate_s(13)
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(14),
      Q => dac_datarate_s(14)
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(15),
      Q => dac_datarate_s(15)
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(17),
      Q => \^q\(0)
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(1),
      Q => dac_datarate_s(1)
    );
\d_data_cntrl_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(21),
      Q => \^d_data_cntrl_int_reg[21]_0\(0)
    );
\d_data_cntrl_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(22),
      Q => \^q\(1)
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(2),
      Q => dac_datarate_s(2)
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(3),
      Q => dac_datarate_s(3)
    );
\d_data_cntrl_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(4),
      Q => dac_datarate_s(4)
    );
\d_data_cntrl_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(5),
      Q => dac_datarate_s(5)
    );
\d_data_cntrl_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(6),
      Q => dac_datarate_s(6)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(7),
      Q => dac_datarate_s(7)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(8),
      Q => dac_datarate_s(8)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_data(9),
      Q => dac_datarate_s(9)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[0]_0\,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\dac_rate_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(3),
      I1 => dac_rate_cnt_reg(3),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[0]_i_3_n_0\
    );
\dac_rate_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(2),
      I1 => dac_rate_cnt_reg(2),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[0]_i_4_n_0\
    );
\dac_rate_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(1),
      I1 => dac_rate_cnt_reg(1),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[0]_i_5_n_0\
    );
\dac_rate_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(0),
      I1 => dac_rate_cnt_reg(0),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[0]_i_6_n_0\
    );
\dac_rate_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => dac_rate_cnt_reg(15),
      I1 => dac_rate_cnt_reg_15_sn_1,
      I2 => dac_datarate_s(15),
      O => \dac_rate_cnt[12]_i_2_n_0\
    );
\dac_rate_cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(14),
      I1 => dac_rate_cnt_reg(14),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[12]_i_3_n_0\
    );
\dac_rate_cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(13),
      I1 => dac_rate_cnt_reg(13),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[12]_i_4_n_0\
    );
\dac_rate_cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(12),
      I1 => dac_rate_cnt_reg(12),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[12]_i_5_n_0\
    );
\dac_rate_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(7),
      I1 => dac_rate_cnt_reg(7),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[4]_i_2_n_0\
    );
\dac_rate_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(6),
      I1 => dac_rate_cnt_reg(6),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[4]_i_3_n_0\
    );
\dac_rate_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(5),
      I1 => dac_rate_cnt_reg(5),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[4]_i_4_n_0\
    );
\dac_rate_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(4),
      I1 => dac_rate_cnt_reg(4),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[4]_i_5_n_0\
    );
\dac_rate_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(11),
      I1 => dac_rate_cnt_reg(11),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[8]_i_2_n_0\
    );
\dac_rate_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(10),
      I1 => dac_rate_cnt_reg(10),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[8]_i_3_n_0\
    );
\dac_rate_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(9),
      I1 => dac_rate_cnt_reg(9),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[8]_i_4_n_0\
    );
\dac_rate_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dac_datarate_s(8),
      I1 => dac_rate_cnt_reg(8),
      I2 => dac_rate_cnt_reg_15_sn_1,
      O => \dac_rate_cnt[8]_i_5_n_0\
    );
\dac_rate_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_rate_cnt_reg[0]_i_1_n_0\,
      CO(2) => \dac_rate_cnt_reg[0]_i_1_n_1\,
      CO(1) => \dac_rate_cnt_reg[0]_i_1_n_2\,
      CO(0) => \dac_rate_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => dac_rate_cnt_reg_15_sn_1,
      DI(2) => dac_rate_cnt_reg_15_sn_1,
      DI(1) => dac_rate_cnt_reg_15_sn_1,
      DI(0) => dac_rate_cnt_reg_15_sn_1,
      O(3 downto 0) => dac_data_sync_reg(3 downto 0),
      S(3) => \dac_rate_cnt[0]_i_3_n_0\,
      S(2) => \dac_rate_cnt[0]_i_4_n_0\,
      S(1) => \dac_rate_cnt[0]_i_5_n_0\,
      S(0) => \dac_rate_cnt[0]_i_6_n_0\
    );
\dac_rate_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rate_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_dac_rate_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dac_rate_cnt_reg[12]_i_1_n_1\,
      CO(1) => \dac_rate_cnt_reg[12]_i_1_n_2\,
      CO(0) => \dac_rate_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dac_rate_cnt_reg_15_sn_1,
      DI(1) => dac_rate_cnt_reg_15_sn_1,
      DI(0) => dac_rate_cnt_reg_15_sn_1,
      O(3 downto 0) => dac_data_sync_reg_2(3 downto 0),
      S(3) => \dac_rate_cnt[12]_i_2_n_0\,
      S(2) => \dac_rate_cnt[12]_i_3_n_0\,
      S(1) => \dac_rate_cnt[12]_i_4_n_0\,
      S(0) => \dac_rate_cnt[12]_i_5_n_0\
    );
\dac_rate_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rate_cnt_reg[0]_i_1_n_0\,
      CO(3) => \dac_rate_cnt_reg[4]_i_1_n_0\,
      CO(2) => \dac_rate_cnt_reg[4]_i_1_n_1\,
      CO(1) => \dac_rate_cnt_reg[4]_i_1_n_2\,
      CO(0) => \dac_rate_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => dac_rate_cnt_reg_15_sn_1,
      DI(2) => dac_rate_cnt_reg_15_sn_1,
      DI(1) => dac_rate_cnt_reg_15_sn_1,
      DI(0) => dac_rate_cnt_reg_15_sn_1,
      O(3 downto 0) => dac_data_sync_reg_0(3 downto 0),
      S(3) => \dac_rate_cnt[4]_i_2_n_0\,
      S(2) => \dac_rate_cnt[4]_i_3_n_0\,
      S(1) => \dac_rate_cnt[4]_i_4_n_0\,
      S(0) => \dac_rate_cnt[4]_i_5_n_0\
    );
\dac_rate_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rate_cnt_reg[4]_i_1_n_0\,
      CO(3) => \dac_rate_cnt_reg[8]_i_1_n_0\,
      CO(2) => \dac_rate_cnt_reg[8]_i_1_n_1\,
      CO(1) => \dac_rate_cnt_reg[8]_i_1_n_2\,
      CO(0) => \dac_rate_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => dac_rate_cnt_reg_15_sn_1,
      DI(2) => dac_rate_cnt_reg_15_sn_1,
      DI(1) => dac_rate_cnt_reg_15_sn_1,
      DI(0) => dac_rate_cnt_reg_15_sn_1,
      O(3 downto 0) => dac_data_sync_reg_1(3 downto 0),
      S(3) => \dac_rate_cnt[8]_i_2_n_0\,
      S(2) => \dac_rate_cnt[8]_i_3_n_0\,
      S(1) => \dac_rate_cnt[8]_i_4_n_0\,
      S(0) => \dac_rate_cnt[8]_i_5_n_0\
    );
dac_valid_i1_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      O => dac_valid_i1_int0
    );
\tx_clk_p[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[21]_0\(0),
      O => \^d_data_cntrl_int_reg[21]_0\(1)
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\up_xfer_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__4\(0)
    );
\up_xfer_count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__4\(1)
    );
\up_xfer_count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      O => \p_0_in__4\(2)
    );
\up_xfer_count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      O => \p_0_in__4\(3)
    );
\up_xfer_count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(3),
      O => \p_0_in__4\(4)
    );
\up_xfer_count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => up_xfer_count_reg(5),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(2),
      I5 => up_xfer_count_reg(4),
      O => \p_0_in__4\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__4\(0),
      Q => up_xfer_count_reg(0),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__4\(1),
      Q => up_xfer_count_reg(1),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__4\(2),
      Q => up_xfer_count_reg(2),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__4\(3),
      Q => up_xfer_count_reg(3),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__4\(4),
      Q => up_xfer_count_reg(4),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__4\(5),
      Q => up_xfer_count_reg(5),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(0),
      Q => up_xfer_data(0),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(10),
      Q => up_xfer_data(10),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(11),
      Q => up_xfer_data(11),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(12),
      Q => up_xfer_data(12),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(13),
      Q => up_xfer_data(13),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(14),
      Q => up_xfer_data(14),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(15),
      Q => up_xfer_data(15),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(16),
      Q => up_xfer_data(17),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(1),
      Q => up_xfer_data(1),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(17),
      Q => up_xfer_data(21),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(18),
      Q => up_xfer_data(22),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(2),
      Q => up_xfer_data(2),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(3),
      Q => up_xfer_data(3),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(4),
      Q => up_xfer_data(4),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(5),
      Q => up_xfer_data(5),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(6),
      Q => up_xfer_data(6),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(7),
      Q => up_xfer_data(7),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(8),
      Q => up_xfer_data(8),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => D(9),
      Q => up_xfer_data(9),
      R => \^s_axi_aresetn_0\
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__6_n_0\,
      Q => up_xfer_done_s,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \^s_axi_aresetn_0\
    );
\up_xfer_toggle_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => up_xfer_toggle,
      I1 => up_xfer_state,
      I2 => up_xfer_toggle_i_3_n_0,
      O => \up_xfer_toggle_i_1__6_n_0\
    );
\up_xfer_toggle_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => up_xfer_toggle_i_3_n_0
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__6_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\ is
  port (
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \adc_pn1_data_pn_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn1_data_in_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn1_valid_in_reg : out STD_LOGIC;
    adc_enable_i0 : out STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_pn_data_pn_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn_data_in_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn1_valid_in : in STD_LOGIC;
    adc_valid_q0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\ is
  signal adc_dfmt_enable_s : STD_LOGIC;
  signal adc_dfmt_se_s : STD_LOGIC;
  signal adc_dfmt_type_s : STD_LOGIC;
  signal adc_pnseq_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d_data_cntrl_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[3]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \data_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal \up_xfer_data[75]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data[75]_i_2_n_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair19";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\adc_pn_data_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(0),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(0),
      O => \adc_pn1_data_in_reg[23]\(0)
    );
\adc_pn_data_in[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(10),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(10),
      O => \adc_pn1_data_in_reg[23]\(10)
    );
\adc_pn_data_in[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(11),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(11),
      O => \adc_pn1_data_in_reg[23]\(11)
    );
\adc_pn_data_in[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(12),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(12),
      O => \adc_pn1_data_in_reg[23]\(12)
    );
\adc_pn_data_in[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(13),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(13),
      O => \adc_pn1_data_in_reg[23]\(13)
    );
\adc_pn_data_in[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(14),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(14),
      O => \adc_pn1_data_in_reg[23]\(14)
    );
\adc_pn_data_in[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(15),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(15),
      O => \adc_pn1_data_in_reg[23]\(15)
    );
\adc_pn_data_in[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(16),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(0),
      O => \adc_pn1_data_in_reg[23]\(16)
    );
\adc_pn_data_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(17),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(1),
      O => \adc_pn1_data_in_reg[23]\(17)
    );
\adc_pn_data_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(18),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(2),
      O => \adc_pn1_data_in_reg[23]\(18)
    );
\adc_pn_data_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(19),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(3),
      O => \adc_pn1_data_in_reg[23]\(19)
    );
\adc_pn_data_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(1),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(1),
      O => \adc_pn1_data_in_reg[23]\(1)
    );
\adc_pn_data_in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(20),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(4),
      O => \adc_pn1_data_in_reg[23]\(20)
    );
\adc_pn_data_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(21),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(5),
      O => \adc_pn1_data_in_reg[23]\(21)
    );
\adc_pn_data_in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(22),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(6),
      O => \adc_pn1_data_in_reg[23]\(22)
    );
\adc_pn_data_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(23),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(7),
      O => \adc_pn1_data_in_reg[23]\(23)
    );
\adc_pn_data_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(2),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(2),
      O => \adc_pn1_data_in_reg[23]\(2)
    );
\adc_pn_data_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(3),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(3),
      O => \adc_pn1_data_in_reg[23]\(3)
    );
\adc_pn_data_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(4),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(4),
      O => \adc_pn1_data_in_reg[23]\(4)
    );
\adc_pn_data_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(5),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(5),
      O => \adc_pn1_data_in_reg[23]\(5)
    );
\adc_pn_data_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(6),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(6),
      O => \adc_pn1_data_in_reg[23]\(6)
    );
\adc_pn_data_in[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(7),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(7),
      O => \adc_pn1_data_in_reg[23]\(7)
    );
\adc_pn_data_in[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(8),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(8),
      O => \adc_pn1_data_in_reg[23]\(8)
    );
\adc_pn_data_in[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_in_reg[23]\(9),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_pn0_data_in(9),
      O => \adc_pn1_data_in_reg[23]\(9)
    );
\adc_pn_data_pn[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(0),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(0),
      O => \adc_pn1_data_pn_reg[23]\(0)
    );
\adc_pn_data_pn[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(10),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(10),
      O => \adc_pn1_data_pn_reg[23]\(10)
    );
\adc_pn_data_pn[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(11),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(11),
      O => \adc_pn1_data_pn_reg[23]\(11)
    );
\adc_pn_data_pn[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(12),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(12),
      O => \adc_pn1_data_pn_reg[23]\(12)
    );
\adc_pn_data_pn[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(13),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(13),
      O => \adc_pn1_data_pn_reg[23]\(13)
    );
\adc_pn_data_pn[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(14),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(14),
      O => \adc_pn1_data_pn_reg[23]\(14)
    );
\adc_pn_data_pn[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(15),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(15),
      O => \adc_pn1_data_pn_reg[23]\(15)
    );
\adc_pn_data_pn[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(16),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(0),
      O => \adc_pn1_data_pn_reg[23]\(16)
    );
\adc_pn_data_pn[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(17),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(1),
      O => \adc_pn1_data_pn_reg[23]\(17)
    );
\adc_pn_data_pn[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(18),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(2),
      O => \adc_pn1_data_pn_reg[23]\(18)
    );
\adc_pn_data_pn[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(19),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(3),
      O => \adc_pn1_data_pn_reg[23]\(19)
    );
\adc_pn_data_pn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(1),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(1),
      O => \adc_pn1_data_pn_reg[23]\(1)
    );
\adc_pn_data_pn[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(20),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(4),
      O => \adc_pn1_data_pn_reg[23]\(20)
    );
\adc_pn_data_pn[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(21),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(5),
      O => \adc_pn1_data_pn_reg[23]\(21)
    );
\adc_pn_data_pn[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(22),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(6),
      O => \adc_pn1_data_pn_reg[23]\(22)
    );
\adc_pn_data_pn[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(23),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(7),
      O => \adc_pn1_data_pn_reg[23]\(23)
    );
\adc_pn_data_pn[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(2),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(2),
      O => \adc_pn1_data_pn_reg[23]\(2)
    );
\adc_pn_data_pn[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(3),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(3),
      O => \adc_pn1_data_pn_reg[23]\(3)
    );
\adc_pn_data_pn[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(4),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(4),
      O => \adc_pn1_data_pn_reg[23]\(4)
    );
\adc_pn_data_pn[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(5),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(5),
      O => \adc_pn1_data_pn_reg[23]\(5)
    );
\adc_pn_data_pn[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(6),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(6),
      O => \adc_pn1_data_pn_reg[23]\(6)
    );
\adc_pn_data_pn[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(7),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(7),
      O => \adc_pn1_data_pn_reg[23]\(7)
    );
\adc_pn_data_pn[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(8),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(8),
      O => \adc_pn1_data_pn_reg[23]\(8)
    );
\adc_pn_data_pn[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\(9),
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => Q(9),
      O => \adc_pn1_data_pn_reg[23]\(9)
    );
adc_pn_valid_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => adc_pn1_valid_in,
      I1 => adc_pnseq_sel_s(1),
      I2 => adc_pnseq_sel_s(3),
      I3 => adc_pnseq_sel_s(0),
      I4 => adc_pnseq_sel_s(2),
      I5 => adc_valid_q0,
      O => adc_pn1_valid_in_reg
    );
\d_data_cntrl_int[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(0),
      Q => \d_data_cntrl_int_reg_n_0_[0]\
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(1),
      Q => \d_data_cntrl_int_reg_n_0_[1]\
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(2),
      Q => \d_data_cntrl_int_reg_n_0_[2]\
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(3),
      Q => \d_data_cntrl_int_reg_n_0_[3]\
    );
\d_data_cntrl_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(4),
      Q => adc_pnseq_sel_s(0)
    );
\d_data_cntrl_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(5),
      Q => adc_pnseq_sel_s(1)
    );
\d_data_cntrl_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(6),
      Q => adc_pnseq_sel_s(2)
    );
\d_data_cntrl_int_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(72),
      Q => adc_enable_i0
    );
\d_data_cntrl_int_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(73),
      Q => adc_dfmt_enable_s
    );
\d_data_cntrl_int_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(74),
      Q => adc_dfmt_type_s
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(75),
      Q => adc_dfmt_se_s
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(7),
      Q => adc_pnseq_sel_s(3)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(0),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(0),
      O => \d_data_cntrl_int_reg[75]_0\(0)
    );
\data_int[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(10),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(10),
      O => \d_data_cntrl_int_reg[75]_0\(10)
    );
\data_int[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E2E2"
    )
        port map (
      I0 => \data_int_reg[11]\(11),
      I1 => \data_int[15]_i_2_n_0\,
      I2 => \data_int_reg[11]_0\(11),
      I3 => adc_dfmt_type_s,
      I4 => adc_dfmt_enable_s,
      O => \d_data_cntrl_int_reg[75]_0\(11)
    );
\data_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A80800000000"
    )
        port map (
      I0 => adc_dfmt_se_s,
      I1 => \data_int_reg[11]\(11),
      I2 => \data_int[15]_i_2_n_0\,
      I3 => \data_int_reg[11]_0\(11),
      I4 => adc_dfmt_type_s,
      I5 => adc_dfmt_enable_s,
      O => \d_data_cntrl_int_reg[75]_0\(12)
    );
\data_int[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[1]\,
      I1 => \d_data_cntrl_int_reg_n_0_[0]\,
      I2 => \d_data_cntrl_int_reg_n_0_[3]\,
      I3 => \d_data_cntrl_int_reg_n_0_[2]\,
      O => \data_int[15]_i_2_n_0\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(1),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(1),
      O => \d_data_cntrl_int_reg[75]_0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(2),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(2),
      O => \d_data_cntrl_int_reg[75]_0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(3),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(3),
      O => \d_data_cntrl_int_reg[75]_0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(4),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(4),
      O => \d_data_cntrl_int_reg[75]_0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(5),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(5),
      O => \d_data_cntrl_int_reg[75]_0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(6),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(6),
      O => \d_data_cntrl_int_reg[75]_0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(7),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(7),
      O => \d_data_cntrl_int_reg[75]_0\(7)
    );
\data_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(8),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(8),
      O => \d_data_cntrl_int_reg[75]_0\(8)
    );
\data_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \data_int_reg[11]_0\(9),
      I1 => \d_data_cntrl_int_reg_n_0_[1]\,
      I2 => \d_data_cntrl_int_reg_n_0_[0]\,
      I3 => \d_data_cntrl_int_reg_n_0_[3]\,
      I4 => \d_data_cntrl_int_reg_n_0_[2]\,
      I5 => \data_int_reg[11]\(9),
      O => \d_data_cntrl_int_reg[75]_0\(9)
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__0\(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__0\(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(2),
      O => \p_0_in__0\(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(3),
      O => \p_0_in__0\(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(4),
      O => \p_0_in__0\(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => up_xfer_count_reg(4),
      I1 => up_xfer_count_reg(2),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(3),
      I5 => up_xfer_count_reg(5),
      O => \p_0_in__0\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => up_xfer_count_reg(0),
      R => clear
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => up_xfer_count_reg(1),
      R => clear
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => up_xfer_count_reg(2),
      R => clear
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => up_xfer_count_reg(3),
      R => clear
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => up_xfer_count_reg(4),
      R => clear
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => up_xfer_count_reg(5),
      R => clear
    );
\up_xfer_data[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \up_xfer_data[75]_i_2_n_0\,
      I1 => up_xfer_state,
      I2 => up_xfer_toggle,
      O => \up_xfer_data[75]_i_1_n_0\
    );
\up_xfer_data[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => \up_xfer_data[75]_i_2_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(0),
      Q => up_xfer_data(0),
      R => clear
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(1),
      Q => up_xfer_data(1),
      R => clear
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(2),
      Q => up_xfer_data(2),
      R => clear
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(3),
      Q => up_xfer_data(3),
      R => clear
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(4),
      Q => up_xfer_data(4),
      R => clear
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(5),
      Q => up_xfer_data(5),
      R => clear
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(6),
      Q => up_xfer_data(6),
      R => clear
    );
\up_xfer_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(8),
      Q => up_xfer_data(72),
      R => clear
    );
\up_xfer_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(9),
      Q => up_xfer_data(73),
      R => clear
    );
\up_xfer_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(10),
      Q => up_xfer_data(74),
      R => clear
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(11),
      Q => up_xfer_data(75),
      R => clear
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => D(7),
      Q => up_xfer_data(7),
      R => clear
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => clear
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => clear
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => clear
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[75]_i_1_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status is
  port (
    \up_data_status_int_reg[0]_0\ : out STD_LOGIC;
    \up_data_status_int_reg[1]_0\ : out STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_xfer_count_reg[0]_0\ : in STD_LOGIC;
    adc_dovf : in STD_LOGIC;
    adc_status_s : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status is
  signal d_acc_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_acc_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1__1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_data_status_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[0]_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[1]_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d_xfer_data[0]_i_1\ : label is "soft_lutpair53";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__1\ : label is "soft_lutpair53";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  \up_data_status_int_reg[0]_0\ <= \^up_data_status_int_reg[0]_0\;
  \up_data_status_int_reg[1]_0\ <= \^up_data_status_int_reg[1]_0\;
\d_acc_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[1]_i_2_n_0\,
      I3 => adc_dovf,
      I4 => \d_acc_data_reg_n_0_[0]\,
      O => d_acc_data(0)
    );
\d_acc_data[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[1]_i_2_n_0\,
      I3 => adc_status_s,
      I4 => \d_acc_data_reg_n_0_[1]\,
      O => d_acc_data(1)
    );
\d_acc_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(5),
      I5 => d_xfer_count_reg(4),
      O => \d_acc_data[1]_i_2_n_0\
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_xfer_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__7\(0)
    );
\d_xfer_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__7\(1)
    );
\d_xfer_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      O => \p_0_in__7\(2)
    );
\d_xfer_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(2),
      O => \p_0_in__7\(3)
    );
\d_xfer_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(4),
      I1 => d_xfer_count_reg(2),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      O => \p_0_in__7\(4)
    );
\d_xfer_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(1),
      I4 => d_xfer_count_reg(2),
      I5 => d_xfer_count_reg(4),
      O => \p_0_in__7\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \p_0_in__7\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \p_0_in__7\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \p_0_in__7\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \p_0_in__7\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \p_0_in__7\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \p_0_in__7\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[1]_i_2_n_0\,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => d_xfer_data(0),
      O => \d_xfer_data[0]_i_1_n_0\
    );
\d_xfer_data[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[1]_i_2_n_0\,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1__1_n_0\
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \d_xfer_data[0]_i_1_n_0\,
      Q => d_xfer_data(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \d_xfer_data[1]_i_1__1_n_0\,
      Q => d_xfer_data(1)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[1]_i_2_n_0\,
      O => \d_xfer_toggle_i_1__1_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[0]_0\,
      D => \d_xfer_toggle_i_1__1_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(0),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[0]_0\,
      O => \up_data_status_int[0]_i_1_n_0\
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[1]_0\,
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[0]_i_1_n_0\,
      Q => \^up_data_status_int_reg[0]_0\,
      R => clear
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^up_data_status_int_reg[1]_0\,
      R => clear
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => clear
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => clear
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => clear
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\ is
  port (
    \up_scratch_reg[0]\ : out STD_LOGIC;
    \up_data_status_int_reg[0]_0\ : out STD_LOGIC;
    \up_data_status_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_xfer_count_reg[5]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int[0]_i_3__3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int[0]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_dunf : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d_acc_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_xfer_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1__2_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__2_n_0\ : STD_LOGIC;
  signal data8 : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_data_status_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[0]_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[0]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__2\ : label is "soft_lutpair186";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__2\ : label is "soft_lutpair185";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  \up_data_status_int_reg[0]_0\ <= \^up_data_status_int_reg[0]_0\;
\d_acc_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[0]_i_2_n_0\,
      I3 => dac_dunf,
      I4 => \d_acc_data_reg_n_0_[0]\,
      O => d_acc_data(0)
    );
\d_acc_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(5),
      I5 => d_xfer_count_reg(4),
      O => \d_acc_data[0]_i_2_n_0\
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => '1',
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_xfer_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__5\(0)
    );
\d_xfer_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__5\(1)
    );
\d_xfer_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__5\(2)
    );
\d_xfer_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(2),
      O => \p_0_in__5\(3)
    );
\d_xfer_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(4),
      I1 => d_xfer_count_reg(2),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      O => \p_0_in__5\(4)
    );
\d_xfer_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(1),
      I4 => d_xfer_count_reg(2),
      I5 => d_xfer_count_reg(4),
      O => \p_0_in__5\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \p_0_in__5\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \p_0_in__5\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \p_0_in__5\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \p_0_in__5\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \p_0_in__5\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \p_0_in__5\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[0]_i_2_n_0\,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => d_xfer_data(0),
      O => \d_xfer_data[0]_i_1__0_n_0\
    );
\d_xfer_data[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[0]_i_2_n_0\,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1__2_n_0\
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \d_xfer_data[0]_i_1__0_n_0\,
      Q => d_xfer_data(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \d_xfer_data[1]_i_1__2_n_0\,
      Q => d_xfer_data(1)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[0]_i_2_n_0\,
      O => \d_xfer_toggle_i_1__2_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \d_xfer_count_reg[5]_0\,
      D => \d_xfer_toggle_i_1__2_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(0),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[0]_0\,
      O => \up_data_status_int[0]_i_1__0_n_0\
    );
\up_data_status_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => data8,
      O => \up_data_status_int[1]_i_1__0_n_0\
    );
\up_data_status_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[0]_i_1__0_n_0\,
      Q => \^up_data_status_int_reg[0]_0\,
      R => \up_data_status_int_reg[0]_1\
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1__0_n_0\,
      Q => data8,
      R => \up_data_status_int_reg[0]_1\
    );
\up_rdata_int[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030DCDC3C30DCD"
    )
        port map (
      I0 => Q(0),
      I1 => \up_rdata_int[0]_i_3__3\(2),
      I2 => \up_rdata_int[0]_i_3__3\(0),
      I3 => \up_rdata_int[0]_i_3__3_0\(0),
      I4 => \up_rdata_int[0]_i_3__3\(1),
      I5 => data8,
      O => \up_scratch_reg[0]\
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => \up_data_status_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\ is
  port (
    up_adc_pn_oos_s_2 : out STD_LOGIC;
    up_adc_pn_err_s_3 : out STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_acc_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[2]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[2]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^up_adc_pn_err_s_3\ : STD_LOGIC;
  signal \^up_adc_pn_oos_s_2\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[2]_i_1_n_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \d_xfer_data[1]_i_1\ : label is "soft_lutpair21";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of d_xfer_toggle_i_1 : label is "soft_lutpair21";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  up_adc_pn_err_s_3 <= \^up_adc_pn_err_s_3\;
  up_adc_pn_oos_s_2 <= \^up_adc_pn_oos_s_2\;
\d_acc_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2_n_0\,
      I3 => adc_pn_oos_s,
      I4 => \d_acc_data_reg_n_0_[1]\,
      O => d_acc_data(1)
    );
\d_acc_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2_n_0\,
      I3 => adc_pn_err_s,
      I4 => \d_acc_data_reg_n_0_[2]\,
      O => d_acc_data(2)
    );
\d_acc_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(5),
      I5 => d_xfer_count_reg(4),
      O => \d_acc_data[2]_i_2_n_0\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_acc_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(2),
      Q => \d_acc_data_reg_n_0_[2]\
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__4\(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__4\(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      O => \p_0_in__4\(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(2),
      O => \p_0_in__4\(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(4),
      I1 => d_xfer_count_reg(2),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      O => \p_0_in__4\(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(1),
      I4 => d_xfer_count_reg(2),
      I5 => d_xfer_count_reg(4),
      O => \p_0_in__4\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2_n_0\,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2_n_0\,
      I3 => \d_acc_data_reg_n_0_[2]\,
      I4 => d_xfer_data(2),
      O => \d_xfer_data[2]_i_1_n_0\
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => d_xfer_data(1)
    );
\d_xfer_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[2]_i_1_n_0\,
      Q => d_xfer_data(2)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2_n_0\,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_i_1_n_0,
      Q => d_xfer_toggle
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_oos_s_2\,
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(2),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_err_s_3\,
      O => \up_data_status_int[2]_i_1_n_0\
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^up_adc_pn_oos_s_2\,
      R => clear
    );
\up_data_status_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[2]_i_1_n_0\,
      Q => \^up_adc_pn_err_s_3\,
      R => clear
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => clear
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => clear
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => clear
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\ is
  port (
    up_adc_pn_oos_s_4 : out STD_LOGIC;
    up_adc_pn_err_s_5 : out STD_LOGIC;
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_acc_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[2]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_xfer_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_xfer_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^up_adc_pn_err_s_5\ : STD_LOGIC;
  signal \^up_adc_pn_oos_s_4\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_data_status_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \d_xfer_data[1]_i_1__0\ : label is "soft_lutpair44";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__0\ : label is "soft_lutpair44";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  up_adc_pn_err_s_5 <= \^up_adc_pn_err_s_5\;
  up_adc_pn_oos_s_4 <= \^up_adc_pn_oos_s_4\;
\d_acc_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2__0_n_0\,
      I3 => adc_pn_oos_s,
      I4 => \d_acc_data_reg_n_0_[1]\,
      O => d_acc_data(1)
    );
\d_acc_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF6FF00"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2__0_n_0\,
      I3 => adc_pn_err_s,
      I4 => \d_acc_data_reg_n_0_[2]\,
      O => d_acc_data(2)
    );
\d_acc_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(5),
      I5 => d_xfer_count_reg(4),
      O => \d_acc_data[2]_i_2__0_n_0\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_acc_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(2),
      Q => \d_acc_data_reg_n_0_[2]\
    );
\d_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__6\(0)
    );
\d_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__6\(1)
    );
\d_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      O => \p_0_in__6\(2)
    );
\d_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(2),
      O => \p_0_in__6\(3)
    );
\d_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(4),
      I1 => d_xfer_count_reg(2),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      O => \p_0_in__6\(4)
    );
\d_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(1),
      I4 => d_xfer_count_reg(2),
      I5 => d_xfer_count_reg(4),
      O => \p_0_in__6\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2__0_n_0\,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1__0_n_0\
    );
\d_xfer_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60900"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2__0_n_0\,
      I3 => \d_acc_data_reg_n_0_[2]\,
      I4 => d_xfer_data(2),
      O => \d_xfer_data[2]_i_1__0_n_0\
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[1]_i_1__0_n_0\,
      Q => d_xfer_data(1)
    );
\d_xfer_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[2]_i_1__0_n_0\,
      Q => d_xfer_data(2)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => d_xfer_toggle,
      I1 => d_xfer_state,
      I2 => \d_acc_data[2]_i_2__0_n_0\,
      O => \d_xfer_toggle_i_1__0_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_toggle_i_1__0_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_oos_s_4\,
      O => \up_data_status_int[1]_i_1__0_n_0\
    );
\up_data_status_int[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(2),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_err_s_5\,
      O => \up_data_status_int[2]_i_1__0_n_0\
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1__0_n_0\,
      Q => \^up_adc_pn_oos_s_4\,
      R => clear
    );
\up_data_status_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[2]_i_1__0_n_0\,
      Q => \^up_adc_pn_err_s_5\,
      R => clear
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => clear
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => clear
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => clear
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul is
  port (
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul is
begin
i_mult_macro: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_\
     port map (
      A(11 downto 0) => A(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12 : entity is "ad_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12 is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17 is
  port (
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17 : entity is "ad_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17 is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18
     port map (
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2 is
  port (
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2 : entity is "ad_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2 is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3
     port map (
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24 is
  port (
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24 : entity is "ad_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24 is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25
     port map (
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7 : entity is "ad_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7 is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0\ is
  port (
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0\ : entity is "ad_mul";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0\ is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0
     port map (
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1\ is
  port (
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1\ : entity is "ad_mul";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1\ is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4
     port map (
      A(11 downto 0) => A(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11\ is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11\ : entity is "ad_mul";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11\ is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(11 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16\ is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16\ : entity is "ad_mul";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16\ is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23\ is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23\ : entity is "ad_mul";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23\ is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(12 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6\ is
  port (
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6\ : entity is "ad_mul";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6\ is
begin
i_mult_macro: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1_0\(11 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_lvds_if is
  port (
    clk : out STD_LOGIC;
    adc_valid_s : out STD_LOGIC;
    delay_locked : out STD_LOGIC;
    adc_status_s : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_aclk_0 : out STD_LOGIC;
    s_axi_aclk_1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_aclk_2 : out STD_LOGIC;
    s_axi_aclk_3 : out STD_LOGIC;
    s_axi_aclk_4 : out STD_LOGIC;
    s_axi_aclk_5 : out STD_LOGIC;
    \adc_data_int_reg[12]_0\ : out STD_LOGIC;
    tx_frame_out_p : out STD_LOGIC;
    tx_frame_out_n : out STD_LOGIC;
    tx_clk_out_p : out STD_LOGIC;
    tx_clk_out_n : out STD_LOGIC;
    enable : out STD_LOGIC;
    txnrx : out STD_LOGIC;
    tx_data_out_p : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 5 downto 0 );
    adc_r1_mode : in STD_LOGIC;
    txnrx_int_reg_0 : in STD_LOGIC;
    up_enable : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    txnrx_up_reg_0 : in STD_LOGIC;
    up_txnrx : in STD_LOGIC;
    \up_rdata_int_reg[4]\ : in STD_LOGIC;
    \up_rdata_int_reg[4]_0\ : in STD_LOGIC;
    rx_clk_in_p : in STD_LOGIC;
    rx_clk_in_n : in STD_LOGIC;
    delay_clk : in STD_LOGIC;
    delay_rst : in STD_LOGIC;
    rx_frame_in_p : in STD_LOGIC;
    rx_frame_in_n : in STD_LOGIC;
    \rx_frame_reg[1]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rx_frame_reg[1]_1\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rx_data_in_p : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_valid_s : in STD_LOGIC;
    \tx_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dac_r1_mode : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_lvds_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_lvds_if is
  signal \^q\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal adc_data_p : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \adc_data_p[23]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_p[47]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_p[47]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn0_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn0_data[15]_i_3_n_0\ : STD_LOGIC;
  signal adc_status_p : STD_LOGIC;
  signal adc_status_p_i_1_n_0 : STD_LOGIC;
  signal \adc_valid_p__0\ : STD_LOGIC;
  signal adc_valid_p_n_0 : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^delay_locked\ : STD_LOGIC;
  signal enable_int : STD_LOGIC;
  signal enable_int_p : STD_LOGIC;
  signal enable_up : STD_LOGIC;
  signal enable_up_m1 : STD_LOGIC;
  signal i_rx_frame_n_0 : STD_LOGIC;
  signal i_rx_frame_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 41 downto 24 );
  signal rx_data_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rx_data_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rx_error_r1 : STD_LOGIC;
  signal rx_error_r2 : STD_LOGIC;
  signal rx_frame : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_frame_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_locked : STD_LOGIC;
  signal rx_locked_m1 : STD_LOGIC;
  signal rx_r1_mode : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_clk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_clk_p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_data_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_data_0_p : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_data_0_p_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_data_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_data_1_p : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_data_1_p_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tx_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \tx_data_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal tx_frame : STD_LOGIC;
  signal \tx_frame_p__0\ : STD_LOGIC;
  signal tx_frame_p_n_0 : STD_LOGIC;
  signal txnrx_int : STD_LOGIC;
  signal txnrx_int_p : STD_LOGIC;
  signal txnrx_up : STD_LOGIC;
  signal txnrx_up_m1 : STD_LOGIC;
  signal up_adc_drdata_s : STD_LOGIC_VECTOR ( 19 downto 15 );
  signal up_enable_int : STD_LOGIC;
  signal up_txnrx_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of enable_up_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of enable_up_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tx_data_0_p[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tx_data_1_p[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tx_data_1_p[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tx_data_sel[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tx_data_sel[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of tx_frame_p : label is "soft_lutpair2";
  attribute ASYNC_REG of txnrx_up_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of txnrx_up_reg : label is std.standard.true;
begin
  Q(47 downto 0) <= \^q\(47 downto 0);
  clk <= \^clk\;
  delay_locked <= \^delay_locked\;
\adc_data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(0),
      Q => \^q\(0),
      R => '0'
    );
\adc_data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(10),
      Q => \^q\(10),
      R => '0'
    );
\adc_data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(11),
      Q => \^q\(11),
      R => '0'
    );
\adc_data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(12),
      Q => \^q\(12),
      R => '0'
    );
\adc_data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(13),
      Q => \^q\(13),
      R => '0'
    );
\adc_data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(14),
      Q => \^q\(14),
      R => '0'
    );
\adc_data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(15),
      Q => \^q\(15),
      R => '0'
    );
\adc_data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(16),
      Q => \^q\(16),
      R => '0'
    );
\adc_data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(17),
      Q => \^q\(17),
      R => '0'
    );
\adc_data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(18),
      Q => \^q\(18),
      R => '0'
    );
\adc_data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(19),
      Q => \^q\(19),
      R => '0'
    );
\adc_data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(1),
      Q => \^q\(1),
      R => '0'
    );
\adc_data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(20),
      Q => \^q\(20),
      R => '0'
    );
\adc_data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(21),
      Q => \^q\(21),
      R => '0'
    );
\adc_data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(22),
      Q => \^q\(22),
      R => '0'
    );
\adc_data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(23),
      Q => \^q\(23),
      R => '0'
    );
\adc_data_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(24),
      Q => \^q\(24),
      R => '0'
    );
\adc_data_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(25),
      Q => \^q\(25),
      R => '0'
    );
\adc_data_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(26),
      Q => \^q\(26),
      R => '0'
    );
\adc_data_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(27),
      Q => \^q\(27),
      R => '0'
    );
\adc_data_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(28),
      Q => \^q\(28),
      R => '0'
    );
\adc_data_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(29),
      Q => \^q\(29),
      R => '0'
    );
\adc_data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(2),
      Q => \^q\(2),
      R => '0'
    );
\adc_data_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(30),
      Q => \^q\(30),
      R => '0'
    );
\adc_data_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(31),
      Q => \^q\(31),
      R => '0'
    );
\adc_data_int_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(32),
      Q => \^q\(32),
      R => '0'
    );
\adc_data_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(33),
      Q => \^q\(33),
      R => '0'
    );
\adc_data_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(34),
      Q => \^q\(34),
      R => '0'
    );
\adc_data_int_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(35),
      Q => \^q\(35),
      R => '0'
    );
\adc_data_int_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(36),
      Q => \^q\(36),
      R => '0'
    );
\adc_data_int_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(37),
      Q => \^q\(37),
      R => '0'
    );
\adc_data_int_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(38),
      Q => \^q\(38),
      R => '0'
    );
\adc_data_int_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(39),
      Q => \^q\(39),
      R => '0'
    );
\adc_data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(3),
      Q => \^q\(3),
      R => '0'
    );
\adc_data_int_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(40),
      Q => \^q\(40),
      R => '0'
    );
\adc_data_int_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(41),
      Q => \^q\(41),
      R => '0'
    );
\adc_data_int_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(42),
      Q => \^q\(42),
      R => '0'
    );
\adc_data_int_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(43),
      Q => \^q\(43),
      R => '0'
    );
\adc_data_int_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(44),
      Q => \^q\(44),
      R => '0'
    );
\adc_data_int_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(45),
      Q => \^q\(45),
      R => '0'
    );
\adc_data_int_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(46),
      Q => \^q\(46),
      R => '0'
    );
\adc_data_int_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(47),
      Q => \^q\(47),
      R => '0'
    );
\adc_data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(4),
      Q => \^q\(4),
      R => '0'
    );
\adc_data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(5),
      Q => \^q\(5),
      R => '0'
    );
\adc_data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(6),
      Q => \^q\(6),
      R => '0'
    );
\adc_data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(7),
      Q => \^q\(7),
      R => '0'
    );
\adc_data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(8),
      Q => \^q\(8),
      R => '0'
    );
\adc_data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_data_p(9),
      Q => \^q\(9),
      R => '0'
    );
\adc_data_p[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => rx_frame_s(1),
      I1 => rx_r1_mode,
      I2 => rx_frame_s(0),
      I3 => rx_frame(1),
      I4 => rx_frame(0),
      O => \adc_data_p[23]_i_1_n_0\
    );
\adc_data_p[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => rx_frame(0),
      I1 => rx_r1_mode,
      I2 => rx_frame(1),
      I3 => rx_frame_s(1),
      I4 => rx_frame_s(0),
      O => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000001"
    )
        port map (
      I0 => rx_frame_s(0),
      I1 => rx_frame_s(1),
      I2 => rx_frame(1),
      I3 => rx_r1_mode,
      I4 => rx_frame(0),
      O => \adc_data_p[47]_i_2_n_0\
    );
\adc_data_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(24),
      Q => adc_data_p(0),
      R => '0'
    );
\adc_data_p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_0(4),
      Q => adc_data_p(10),
      R => '0'
    );
\adc_data_p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_0(5),
      Q => adc_data_p(11),
      R => '0'
    );
\adc_data_p_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(36),
      Q => adc_data_p(12),
      R => '0'
    );
\adc_data_p_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(37),
      Q => adc_data_p(13),
      R => '0'
    );
\adc_data_p_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(38),
      Q => adc_data_p(14),
      R => '0'
    );
\adc_data_p_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(39),
      Q => adc_data_p(15),
      R => '0'
    );
\adc_data_p_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(40),
      Q => adc_data_p(16),
      R => '0'
    );
\adc_data_p_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(41),
      Q => adc_data_p(17),
      R => '0'
    );
\adc_data_p_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_1(0),
      Q => adc_data_p(18),
      R => '0'
    );
\adc_data_p_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_1(1),
      Q => adc_data_p(19),
      R => '0'
    );
\adc_data_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(25),
      Q => adc_data_p(1),
      R => '0'
    );
\adc_data_p_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_1(2),
      Q => adc_data_p(20),
      R => '0'
    );
\adc_data_p_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_1(3),
      Q => adc_data_p(21),
      R => '0'
    );
\adc_data_p_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_1(4),
      Q => adc_data_p(22),
      R => '0'
    );
\adc_data_p_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_1(5),
      Q => adc_data_p(23),
      R => '0'
    );
\adc_data_p_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(24),
      Q => adc_data_p(24),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(25),
      Q => adc_data_p(25),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(26),
      Q => adc_data_p(26),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(27),
      Q => adc_data_p(27),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(28),
      Q => adc_data_p(28),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(29),
      Q => adc_data_p(29),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(26),
      Q => adc_data_p(2),
      R => '0'
    );
\adc_data_p_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_0(0),
      Q => adc_data_p(30),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_0(1),
      Q => adc_data_p(31),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_0(2),
      Q => adc_data_p(32),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_0(3),
      Q => adc_data_p(33),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_0(4),
      Q => adc_data_p(34),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_0(5),
      Q => adc_data_p(35),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(36),
      Q => adc_data_p(36),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(37),
      Q => adc_data_p(37),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(38),
      Q => adc_data_p(38),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(39),
      Q => adc_data_p(39),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(27),
      Q => adc_data_p(3),
      R => '0'
    );
\adc_data_p_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(40),
      Q => adc_data_p(40),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => p_2_in(41),
      Q => adc_data_p(41),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_1(0),
      Q => adc_data_p(42),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_1(1),
      Q => adc_data_p(43),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_1(2),
      Q => adc_data_p(44),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_1(3),
      Q => adc_data_p(45),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_1(4),
      Q => adc_data_p(46),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[47]_i_2_n_0\,
      D => rx_data_1(5),
      Q => adc_data_p(47),
      R => \adc_data_p[47]_i_1_n_0\
    );
\adc_data_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(28),
      Q => adc_data_p(4),
      R => '0'
    );
\adc_data_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => p_2_in(29),
      Q => adc_data_p(5),
      R => '0'
    );
\adc_data_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_0(0),
      Q => adc_data_p(6),
      R => '0'
    );
\adc_data_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_0(1),
      Q => adc_data_p(7),
      R => '0'
    );
\adc_data_p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_0(2),
      Q => adc_data_p(8),
      R => '0'
    );
\adc_data_p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \adc_data_p[23]_i_1_n_0\,
      D => rx_data_0(3),
      Q => adc_data_p(9),
      R => '0'
    );
\adc_pn0_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(7),
      I2 => \^q\(13),
      I3 => \^q\(6),
      I4 => \adc_pn0_data[15]_i_2_n_0\,
      I5 => \adc_pn0_data[15]_i_3_n_0\,
      O => \adc_data_int_reg[12]_0\
    );
\adc_pn0_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(16),
      I2 => \^q\(14),
      I3 => \^q\(5),
      I4 => \^q\(15),
      I5 => \^q\(4),
      O => \adc_pn0_data[15]_i_2_n_0\
    );
\adc_pn0_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(19),
      I2 => \^q\(17),
      I3 => \^q\(2),
      I4 => \^q\(18),
      I5 => \^q\(1),
      O => \adc_pn0_data[15]_i_3_n_0\
    );
adc_status_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => adc_status_p,
      Q => adc_status_s,
      R => '0'
    );
adc_status_p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4070"
    )
        port map (
      I0 => rx_error_r1,
      I1 => adc_r1_mode,
      I2 => rx_locked,
      I3 => rx_error_r2,
      O => adc_status_p_i_1_n_0
    );
adc_status_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => adc_status_p_i_1_n_0,
      Q => adc_status_p,
      R => '0'
    );
adc_valid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => \adc_valid_p__0\,
      Q => adc_valid_s,
      R => '0'
    );
adc_valid_p: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000001"
    )
        port map (
      I0 => rx_frame_s(1),
      I1 => rx_frame_s(0),
      I2 => rx_r1_mode,
      I3 => rx_frame(1),
      I4 => rx_frame(0),
      O => adc_valid_p_n_0
    );
adc_valid_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => adc_valid_p_n_0,
      Q => \adc_valid_p__0\,
      R => '0'
    );
enable_int_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => enable_int,
      Q => enable_int_p,
      R => '0'
    );
enable_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => enable_up,
      Q => enable_int,
      R => '0'
    );
enable_up_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      CLR => txnrx_up_reg_0,
      D => up_enable_int,
      Q => enable_up_m1
    );
enable_up_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      CLR => txnrx_up_reg_0,
      D => enable_up_m1,
      Q => enable_up
    );
\g_rx_data[0].i_rx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in
     port map (
      D(1) => p_2_in(36),
      D(0) => p_2_in(24),
      \adc_data_p_reg[36]\(0) => \rx_frame_reg[1]_0\(0),
      \adc_data_p_reg[36]_0\(4 downto 0) => \rx_frame_reg[1]_1\(4 downto 0),
      clk => \^clk\,
      rx_data_in_n(0) => rx_data_in_n(0),
      rx_data_in_p(0) => rx_data_in_p(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(4 downto 0) => s_axi_aclk_1(4 downto 0)
    );
\g_rx_data[1].i_rx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_27
     port map (
      D(1) => p_2_in(37),
      D(0) => p_2_in(25),
      \adc_data_p_reg[37]\(0) => \rx_frame_reg[1]_0\(1),
      \adc_data_p_reg[37]_0\(4 downto 0) => \rx_frame_reg[1]_1\(9 downto 5),
      clk => \^clk\,
      rx_data_in_n(0) => rx_data_in_n(1),
      rx_data_in_p(0) => rx_data_in_p(1),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(4 downto 0) => s_axi_aclk_1(9 downto 5)
    );
\g_rx_data[2].i_rx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_28
     port map (
      D(1) => p_2_in(38),
      D(0) => p_2_in(26),
      \adc_data_p_reg[38]\(0) => \rx_frame_reg[1]_0\(2),
      \adc_data_p_reg[38]_0\(4 downto 0) => \rx_frame_reg[1]_1\(14 downto 10),
      clk => \^clk\,
      rx_data_in_n(0) => rx_data_in_n(2),
      rx_data_in_p(0) => rx_data_in_p(2),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(4 downto 0) => s_axi_aclk_1(14 downto 10)
    );
\g_rx_data[3].i_rx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_29
     port map (
      D(1) => p_2_in(39),
      D(0) => p_2_in(27),
      \adc_data_p_reg[39]\(0) => \rx_frame_reg[1]_0\(3),
      \adc_data_p_reg[39]_0\(4 downto 0) => \rx_frame_reg[1]_1\(19 downto 15),
      clk => \^clk\,
      rx_data_in_n(0) => rx_data_in_n(3),
      rx_data_in_p(0) => rx_data_in_p(3),
      s_axi_aclk => s_axi_aclk,
      up_drdata(4 downto 0) => up_adc_drdata_s(19 downto 15)
    );
\g_rx_data[4].i_rx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_30
     port map (
      D(1) => p_2_in(40),
      D(0) => p_2_in(28),
      \adc_data_p_reg[40]\(0) => \rx_frame_reg[1]_0\(4),
      \adc_data_p_reg[40]_0\(4 downto 0) => \rx_frame_reg[1]_1\(24 downto 20),
      clk => \^clk\,
      rx_data_in_n(0) => rx_data_in_n(4),
      rx_data_in_p(0) => rx_data_in_p(4),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(4 downto 0) => s_axi_aclk_1(19 downto 15)
    );
\g_rx_data[5].i_rx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_31
     port map (
      D(1) => p_2_in(41),
      D(0) => p_2_in(29),
      \adc_data_p_reg[41]\(0) => \rx_frame_reg[1]_0\(5),
      \adc_data_p_reg[41]_0\(4 downto 0) => \rx_frame_reg[1]_1\(29 downto 25),
      clk => \^clk\,
      rx_data_in_n(0) => rx_data_in_n(5),
      rx_data_in_p(0) => rx_data_in_p(5),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0 => s_axi_aclk_0,
      s_axi_aclk_1 => s_axi_aclk_2,
      s_axi_aclk_2 => s_axi_aclk_3,
      s_axi_aclk_3 => s_axi_aclk_4,
      s_axi_aclk_4 => s_axi_aclk_5,
      up_drdata(4 downto 0) => up_adc_drdata_s(19 downto 15),
      \up_rdata_int_reg[4]\ => \up_rdata_int_reg[4]\,
      \up_rdata_int_reg[4]_0\ => \up_rdata_int_reg[4]_0\
    );
\g_tx_data[0].i_tx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out
     port map (
      Q(0) => tx_data_0(0),
      clk => \^clk\,
      tx_data_out_n(0) => tx_data_out_n(0),
      tx_data_out_p(0) => tx_data_out_p(0),
      \tx_data_out_p[0]\(0) => tx_data_1(0)
    );
\g_tx_data[1].i_tx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_32
     port map (
      Q(0) => tx_data_0(1),
      clk => \^clk\,
      tx_data_out_n(0) => tx_data_out_n(1),
      tx_data_out_p(0) => tx_data_out_p(1),
      \tx_data_out_p[1]\(0) => tx_data_1(1)
    );
\g_tx_data[2].i_tx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_33
     port map (
      Q(0) => tx_data_0(2),
      clk => \^clk\,
      tx_data_out_n(0) => tx_data_out_n(2),
      tx_data_out_p(0) => tx_data_out_p(2),
      \tx_data_out_p[2]\(0) => tx_data_1(2)
    );
\g_tx_data[3].i_tx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_34
     port map (
      Q(0) => tx_data_0(3),
      clk => \^clk\,
      tx_data_out_n(0) => tx_data_out_n(3),
      tx_data_out_p(0) => tx_data_out_p(3),
      \tx_data_out_p[3]\(0) => tx_data_1(3)
    );
\g_tx_data[4].i_tx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_35
     port map (
      Q(0) => tx_data_0(4),
      clk => \^clk\,
      tx_data_out_n(0) => tx_data_out_n(4),
      tx_data_out_p(0) => tx_data_out_p(4),
      \tx_data_out_p[4]\(0) => tx_data_1(4)
    );
\g_tx_data[5].i_tx_data\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_36
     port map (
      Q(0) => tx_data_0(5),
      clk => \^clk\,
      tx_data_out_n(0) => tx_data_out_n(5),
      tx_data_out_p(0) => tx_data_out_p(5),
      \tx_data_out_p[5]\(0) => tx_data_1(5)
    );
i_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_clk
     port map (
      clk => \^clk\,
      rx_clk_in_n => rx_clk_in_n,
      rx_clk_in_p => rx_clk_in_p
    );
i_enable: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0\
     port map (
      clk => \^clk\,
      enable => enable,
      tx_data_n => enable_int_p
    );
i_rx_frame: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0\
     port map (
      clk => \^clk\,
      delay_clk => delay_clk,
      delay_locked => \^delay_locked\,
      delay_rst => delay_rst,
      i_rx_data_iddr_0 => i_rx_frame_n_0,
      i_rx_data_iddr_1 => i_rx_frame_n_3,
      rx_frame_in_n => rx_frame_in_n,
      rx_frame_in_p => rx_frame_in_p,
      \rx_frame_reg[1]\(0) => \rx_frame_reg[1]_0\(6),
      \rx_frame_reg[1]_0\(4 downto 0) => \rx_frame_reg[1]_1\(34 downto 30),
      rx_frame_s(1 downto 0) => rx_frame_s(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(4 downto 0) => s_axi_aclk_1(24 downto 20)
    );
i_tx_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_37
     port map (
      Q(1 downto 0) => tx_clk(1 downto 0),
      clk => \^clk\,
      tx_clk_out_n => tx_clk_out_n,
      tx_clk_out_p => tx_clk_out_p
    );
i_tx_frame: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_38
     port map (
      clk => \^clk\,
      tx_data_n => tx_frame,
      tx_frame_out_n => tx_frame_out_n,
      tx_frame_out_p => tx_frame_out_p
    );
i_txnrx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_39\
     port map (
      clk => \^clk\,
      tx_data_n => txnrx_int_p,
      txnrx => txnrx
    );
\rx_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(24),
      Q => rx_data_0(0),
      R => '0'
    );
\rx_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(25),
      Q => rx_data_0(1),
      R => '0'
    );
\rx_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(26),
      Q => rx_data_0(2),
      R => '0'
    );
\rx_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(27),
      Q => rx_data_0(3),
      R => '0'
    );
\rx_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(28),
      Q => rx_data_0(4),
      R => '0'
    );
\rx_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(29),
      Q => rx_data_0(5),
      R => '0'
    );
\rx_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(36),
      Q => rx_data_1(0),
      R => '0'
    );
\rx_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(37),
      Q => rx_data_1(1),
      R => '0'
    );
\rx_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(38),
      Q => rx_data_1(2),
      R => '0'
    );
\rx_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(39),
      Q => rx_data_1(3),
      R => '0'
    );
\rx_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(40),
      Q => rx_data_1(4),
      R => '0'
    );
\rx_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => p_2_in(41),
      Q => rx_data_1(5),
      R => '0'
    );
rx_error_r1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => i_rx_frame_n_3,
      Q => rx_error_r1,
      R => '0'
    );
rx_error_r2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => i_rx_frame_n_0,
      Q => rx_error_r2,
      R => '0'
    );
\rx_frame_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => rx_frame_s(0),
      Q => rx_frame(0),
      R => '0'
    );
\rx_frame_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => rx_frame_s(1),
      Q => rx_frame(1),
      R => '0'
    );
rx_locked_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \^delay_locked\,
      Q => rx_locked_m1,
      R => '0'
    );
rx_locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => rx_locked_m1,
      Q => rx_locked,
      R => '0'
    );
rx_r1_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => adc_r1_mode,
      Q => rx_r1_mode,
      R => '0'
    );
\tx_clk_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => D(0),
      Q => tx_clk_p(0),
      R => '0'
    );
\tx_clk_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => D(1),
      Q => tx_clk_p(1),
      R => '0'
    );
\tx_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_clk_p(0),
      Q => tx_clk(0),
      R => '0'
    );
\tx_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_clk_p(1),
      Q => tx_clk(1),
      R => '0'
    );
\tx_data_0_p[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => \tx_data_reg_n_0_[0]\,
      I2 => sel0(0),
      I3 => \tx_data_reg_n_0_[6]\,
      O => tx_data_0_p_1(0)
    );
\tx_data_0_p[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => \tx_data_reg_n_0_[1]\,
      I2 => sel0(0),
      I3 => \tx_data_reg_n_0_[7]\,
      O => tx_data_0_p_1(1)
    );
\tx_data_0_p[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => \tx_data_reg_n_0_[2]\,
      I2 => sel0(0),
      I3 => \tx_data_reg_n_0_[8]\,
      O => tx_data_0_p_1(2)
    );
\tx_data_0_p[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => \tx_data_reg_n_0_[3]\,
      I2 => sel0(0),
      I3 => \tx_data_reg_n_0_[9]\,
      O => tx_data_0_p_1(3)
    );
\tx_data_0_p[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => \tx_data_reg_n_0_[4]\,
      I2 => sel0(0),
      I3 => \tx_data_reg_n_0_[10]\,
      O => tx_data_0_p_1(4)
    );
\tx_data_0_p[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => \tx_data_reg_n_0_[5]\,
      I2 => sel0(0),
      I3 => \tx_data_reg_n_0_[11]\,
      O => tx_data_0_p_1(5)
    );
\tx_data_0_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_0_p_1(0),
      Q => tx_data_0_p(0),
      R => '0'
    );
\tx_data_0_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_0_p_1(1),
      Q => tx_data_0_p(1),
      R => '0'
    );
\tx_data_0_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_0_p_1(2),
      Q => tx_data_0_p(2),
      R => '0'
    );
\tx_data_0_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_0_p_1(3),
      Q => tx_data_0_p(3),
      R => '0'
    );
\tx_data_0_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_0_p_1(4),
      Q => tx_data_0_p(4),
      R => '0'
    );
\tx_data_0_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_0_p_1(5),
      Q => tx_data_0_p(5),
      R => '0'
    );
\tx_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_0_p(0),
      Q => tx_data_0(0),
      R => '0'
    );
\tx_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_0_p(1),
      Q => tx_data_0(1),
      R => '0'
    );
\tx_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_0_p(2),
      Q => tx_data_0(2),
      R => '0'
    );
\tx_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_0_p(3),
      Q => tx_data_0(3),
      R => '0'
    );
\tx_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_0_p(4),
      Q => tx_data_0(4),
      R => '0'
    );
\tx_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_0_p(5),
      Q => tx_data_0(5),
      R => '0'
    );
\tx_data_1_p[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => data1(0),
      I2 => sel0(0),
      I3 => data0(0),
      O => tx_data_1_p_0(0)
    );
\tx_data_1_p[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => data1(1),
      I2 => sel0(0),
      I3 => data0(1),
      O => tx_data_1_p_0(1)
    );
\tx_data_1_p[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => data1(2),
      I2 => sel0(0),
      I3 => data0(2),
      O => tx_data_1_p_0(2)
    );
\tx_data_1_p[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => data1(3),
      I2 => sel0(0),
      I3 => data0(3),
      O => tx_data_1_p_0(3)
    );
\tx_data_1_p[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => data1(4),
      I2 => sel0(0),
      I3 => data0(4),
      O => tx_data_1_p_0(4)
    );
\tx_data_1_p[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => sel0(1),
      I1 => data1(5),
      I2 => sel0(0),
      I3 => data0(5),
      O => tx_data_1_p_0(5)
    );
\tx_data_1_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_1_p_0(0),
      Q => tx_data_1_p(0),
      R => '0'
    );
\tx_data_1_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_1_p_0(1),
      Q => tx_data_1_p(1),
      R => '0'
    );
\tx_data_1_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_1_p_0(2),
      Q => tx_data_1_p(2),
      R => '0'
    );
\tx_data_1_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_1_p_0(3),
      Q => tx_data_1_p(3),
      R => '0'
    );
\tx_data_1_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_1_p_0(4),
      Q => tx_data_1_p(4),
      R => '0'
    );
\tx_data_1_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_data_1_p_0(5),
      Q => tx_data_1_p(5),
      R => '0'
    );
\tx_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_1_p(0),
      Q => tx_data_1(0),
      R => '0'
    );
\tx_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_1_p(1),
      Q => tx_data_1(1),
      R => '0'
    );
\tx_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_1_p(2),
      Q => tx_data_1(2),
      R => '0'
    );
\tx_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_1_p(3),
      Q => tx_data_1(3),
      R => '0'
    );
\tx_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_1_p(4),
      Q => tx_data_1(4),
      R => '0'
    );
\tx_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => tx_data_1_p(5),
      Q => tx_data_1(5),
      R => '0'
    );
\tx_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(0),
      Q => \tx_data_reg_n_0_[0]\,
      R => '0'
    );
\tx_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(10),
      Q => \tx_data_reg_n_0_[10]\,
      R => '0'
    );
\tx_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(11),
      Q => \tx_data_reg_n_0_[11]\,
      R => '0'
    );
\tx_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(12),
      Q => data1(0),
      R => '0'
    );
\tx_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(13),
      Q => data1(1),
      R => '0'
    );
\tx_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(14),
      Q => data1(2),
      R => '0'
    );
\tx_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(15),
      Q => data1(3),
      R => '0'
    );
\tx_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(16),
      Q => data1(4),
      R => '0'
    );
\tx_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(17),
      Q => data1(5),
      R => '0'
    );
\tx_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(18),
      Q => data0(0),
      R => '0'
    );
\tx_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(19),
      Q => data0(1),
      R => '0'
    );
\tx_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(1),
      Q => \tx_data_reg_n_0_[1]\,
      R => '0'
    );
\tx_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(20),
      Q => data0(2),
      R => '0'
    );
\tx_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(21),
      Q => data0(3),
      R => '0'
    );
\tx_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(22),
      Q => data0(4),
      R => '0'
    );
\tx_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(23),
      Q => data0(5),
      R => '0'
    );
\tx_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(2),
      Q => \tx_data_reg_n_0_[2]\,
      R => '0'
    );
\tx_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(3),
      Q => \tx_data_reg_n_0_[3]\,
      R => '0'
    );
\tx_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(4),
      Q => \tx_data_reg_n_0_[4]\,
      R => '0'
    );
\tx_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(5),
      Q => \tx_data_reg_n_0_[5]\,
      R => '0'
    );
\tx_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(6),
      Q => \tx_data_reg_n_0_[6]\,
      R => '0'
    );
\tx_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(7),
      Q => \tx_data_reg_n_0_[7]\,
      R => '0'
    );
\tx_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(8),
      Q => \tx_data_reg_n_0_[8]\,
      R => '0'
    );
\tx_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => dac_valid_s,
      D => \tx_data_reg[23]_0\(9),
      Q => \tx_data_reg_n_0_[9]\,
      R => '0'
    );
\tx_data_sel[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(0),
      I1 => dac_valid_s,
      O => \tx_data_sel[0]_i_1_n_0\
    );
\tx_data_sel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => dac_valid_s,
      O => \tx_data_sel[1]_i_1_n_0\
    );
\tx_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => \tx_data_sel[0]_i_1_n_0\,
      Q => sel0(0),
      R => '0'
    );
\tx_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => \tx_data_sel[1]_i_1_n_0\,
      Q => sel0(1),
      R => '0'
    );
tx_frame_p: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => sel0(0),
      I1 => dac_r1_mode,
      I2 => sel0(1),
      O => tx_frame_p_n_0
    );
tx_frame_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => tx_frame_p_n_0,
      Q => \tx_frame_p__0\,
      R => '0'
    );
tx_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \tx_frame_p__0\,
      Q => tx_frame,
      R => '0'
    );
txnrx_int_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => txnrx_int,
      Q => txnrx_int_p,
      R => '0'
    );
txnrx_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      D => txnrx_up,
      Q => txnrx_int,
      R => '0'
    );
txnrx_up_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      CLR => txnrx_up_reg_0,
      D => up_txnrx_int,
      Q => txnrx_up_m1
    );
txnrx_up_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txnrx_int_reg_0,
      CE => '1',
      CLR => txnrx_up_reg_0,
      D => txnrx_up_m1,
      Q => txnrx_up
    );
up_enable_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_enable,
      Q => up_enable_int,
      R => '0'
    );
up_txnrx_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_txnrx,
      Q => up_txnrx_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon is
  port (
    adc_pn1_valid_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_in_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn1_data_pn_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn_valid_in_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    adc_valid_s : in STD_LOGIC;
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_in_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn_data_pn_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_pn1_data_d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^adc_pn1_data_in_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^adc_pn1_data_pn_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn1_valid_s : STD_LOGIC;
  signal adc_pn1_valid_t : STD_LOGIC;
  signal adc_pn1_valid_t_i_1_n_0 : STD_LOGIC;
  signal adc_pn_data_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn_data_pn : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn_valid_in : STD_LOGIC;
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal pn0fn_return : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pn1fn_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal pn1fn_return041_out : STD_LOGIC;
  signal pn1fn_return042_out : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  \adc_pn1_data_in_reg[23]_0\(23 downto 0) <= \^adc_pn1_data_in_reg[23]_0\(23 downto 0);
  \adc_pn1_data_pn_reg[23]_0\(23 downto 0) <= \^adc_pn1_data_pn_reg[23]_0\(23 downto 0);
\adc_pn0_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => pn0fn_return(0),
      Q => \^q\(0),
      R => '0'
    );
\adc_pn0_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_7,
      Q => \^q\(10),
      R => '0'
    );
\adc_pn0_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_6,
      Q => \^q\(11),
      R => '0'
    );
\adc_pn0_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_5,
      Q => \^q\(12),
      R => '0'
    );
\adc_pn0_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_4,
      Q => \^q\(13),
      R => '0'
    );
\adc_pn0_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_3,
      Q => \^q\(14),
      R => '0'
    );
\adc_pn0_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_2,
      Q => \^q\(15),
      R => '0'
    );
\adc_pn0_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_16,
      Q => \^q\(1),
      R => '0'
    );
\adc_pn0_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_15,
      Q => \^q\(2),
      R => '0'
    );
\adc_pn0_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_14,
      Q => \^q\(3),
      R => '0'
    );
\adc_pn0_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_13,
      Q => \^q\(4),
      R => '0'
    );
\adc_pn0_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_12,
      Q => \^q\(5),
      R => '0'
    );
\adc_pn0_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_11,
      Q => \^q\(6),
      R => '0'
    );
\adc_pn0_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_10,
      Q => \^q\(7),
      R => '0'
    );
\adc_pn0_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_9,
      Q => \^q\(8),
      R => '0'
    );
\adc_pn0_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => i_pnmon_n_8,
      Q => \^q\(9),
      R => '0'
    );
adc_pn0_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_valid_s,
      Q => \^e\(0),
      R => '0'
    );
\adc_pn1_data_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(0),
      Q => adc_pn1_data_d(0),
      R => '0'
    );
\adc_pn1_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(10),
      Q => adc_pn1_data_d(10),
      R => '0'
    );
\adc_pn1_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(11),
      Q => adc_pn1_data_d(11),
      R => '0'
    );
\adc_pn1_data_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(1),
      Q => adc_pn1_data_d(1),
      R => '0'
    );
\adc_pn1_data_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(2),
      Q => adc_pn1_data_d(2),
      R => '0'
    );
\adc_pn1_data_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(3),
      Q => adc_pn1_data_d(3),
      R => '0'
    );
\adc_pn1_data_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(4),
      Q => adc_pn1_data_d(4),
      R => '0'
    );
\adc_pn1_data_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(5),
      Q => adc_pn1_data_d(5),
      R => '0'
    );
\adc_pn1_data_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(6),
      Q => adc_pn1_data_d(6),
      R => '0'
    );
\adc_pn1_data_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(7),
      Q => adc_pn1_data_d(7),
      R => '0'
    );
\adc_pn1_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(8),
      Q => adc_pn1_data_d(8),
      R => '0'
    );
\adc_pn1_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(9),
      Q => adc_pn1_data_d(9),
      R => '0'
    );
\adc_pn1_data_in[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_pn1_valid_t,
      I1 => adc_valid_s,
      O => adc_pn1_valid_s
    );
\adc_pn1_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(0),
      Q => \^adc_pn1_data_in_reg[23]_0\(0),
      R => '0'
    );
\adc_pn1_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(10),
      Q => \^adc_pn1_data_in_reg[23]_0\(10),
      R => '0'
    );
\adc_pn1_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(11),
      Q => \^adc_pn1_data_in_reg[23]_0\(11),
      R => '0'
    );
\adc_pn1_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(0),
      Q => \^adc_pn1_data_in_reg[23]_0\(12),
      R => '0'
    );
\adc_pn1_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(1),
      Q => \^adc_pn1_data_in_reg[23]_0\(13),
      R => '0'
    );
\adc_pn1_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(2),
      Q => \^adc_pn1_data_in_reg[23]_0\(14),
      R => '0'
    );
\adc_pn1_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(3),
      Q => \^adc_pn1_data_in_reg[23]_0\(15),
      R => '0'
    );
\adc_pn1_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(4),
      Q => \^adc_pn1_data_in_reg[23]_0\(16),
      R => '0'
    );
\adc_pn1_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(5),
      Q => \^adc_pn1_data_in_reg[23]_0\(17),
      R => '0'
    );
\adc_pn1_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(6),
      Q => \^adc_pn1_data_in_reg[23]_0\(18),
      R => '0'
    );
\adc_pn1_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(7),
      Q => \^adc_pn1_data_in_reg[23]_0\(19),
      R => '0'
    );
\adc_pn1_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(1),
      Q => \^adc_pn1_data_in_reg[23]_0\(1),
      R => '0'
    );
\adc_pn1_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(8),
      Q => \^adc_pn1_data_in_reg[23]_0\(20),
      R => '0'
    );
\adc_pn1_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(9),
      Q => \^adc_pn1_data_in_reg[23]_0\(21),
      R => '0'
    );
\adc_pn1_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(10),
      Q => \^adc_pn1_data_in_reg[23]_0\(22),
      R => '0'
    );
\adc_pn1_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(11),
      Q => \^adc_pn1_data_in_reg[23]_0\(23),
      R => '0'
    );
\adc_pn1_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(2),
      Q => \^adc_pn1_data_in_reg[23]_0\(2),
      R => '0'
    );
\adc_pn1_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(3),
      Q => \^adc_pn1_data_in_reg[23]_0\(3),
      R => '0'
    );
\adc_pn1_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(4),
      Q => \^adc_pn1_data_in_reg[23]_0\(4),
      R => '0'
    );
\adc_pn1_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(5),
      Q => \^adc_pn1_data_in_reg[23]_0\(5),
      R => '0'
    );
\adc_pn1_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(6),
      Q => \^adc_pn1_data_in_reg[23]_0\(6),
      R => '0'
    );
\adc_pn1_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(7),
      Q => \^adc_pn1_data_in_reg[23]_0\(7),
      R => '0'
    );
\adc_pn1_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(8),
      Q => \^adc_pn1_data_in_reg[23]_0\(8),
      R => '0'
    );
\adc_pn1_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_in_reg[11]_0\(9),
      Q => \^adc_pn1_data_in_reg[23]_0\(9),
      R => '0'
    );
\adc_pn1_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(0),
      Q => \^adc_pn1_data_pn_reg[23]_0\(0),
      R => '0'
    );
\adc_pn1_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(10),
      Q => \^adc_pn1_data_pn_reg[23]_0\(10),
      R => '0'
    );
\adc_pn1_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(11),
      Q => \^adc_pn1_data_pn_reg[23]_0\(11),
      R => '0'
    );
\adc_pn1_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(12),
      Q => \^adc_pn1_data_pn_reg[23]_0\(12),
      R => '0'
    );
\adc_pn1_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(13),
      Q => \^adc_pn1_data_pn_reg[23]_0\(13),
      R => '0'
    );
\adc_pn1_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => p_19_in,
      Q => \^adc_pn1_data_pn_reg[23]_0\(14),
      R => '0'
    );
\adc_pn1_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(15),
      Q => \^adc_pn1_data_pn_reg[23]_0\(15),
      R => '0'
    );
\adc_pn1_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(16),
      Q => \^adc_pn1_data_pn_reg[23]_0\(16),
      R => '0'
    );
\adc_pn1_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(17),
      Q => \^adc_pn1_data_pn_reg[23]_0\(17),
      R => '0'
    );
\adc_pn1_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(18),
      Q => \^adc_pn1_data_pn_reg[23]_0\(18),
      R => '0'
    );
\adc_pn1_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(19),
      Q => \^adc_pn1_data_pn_reg[23]_0\(19),
      R => '0'
    );
\adc_pn1_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(1),
      Q => \^adc_pn1_data_pn_reg[23]_0\(1),
      R => '0'
    );
\adc_pn1_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(20),
      Q => \^adc_pn1_data_pn_reg[23]_0\(20),
      R => '0'
    );
\adc_pn1_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(21),
      Q => \^adc_pn1_data_pn_reg[23]_0\(21),
      R => '0'
    );
\adc_pn1_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return041_out,
      Q => \^adc_pn1_data_pn_reg[23]_0\(22),
      R => '0'
    );
\adc_pn1_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return042_out,
      Q => \^adc_pn1_data_pn_reg[23]_0\(23),
      R => '0'
    );
\adc_pn1_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(2),
      Q => \^adc_pn1_data_pn_reg[23]_0\(2),
      R => '0'
    );
\adc_pn1_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(3),
      Q => \^adc_pn1_data_pn_reg[23]_0\(3),
      R => '0'
    );
\adc_pn1_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(4),
      Q => \^adc_pn1_data_pn_reg[23]_0\(4),
      R => '0'
    );
\adc_pn1_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(5),
      Q => \^adc_pn1_data_pn_reg[23]_0\(5),
      R => '0'
    );
\adc_pn1_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(6),
      Q => \^adc_pn1_data_pn_reg[23]_0\(6),
      R => '0'
    );
\adc_pn1_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(7),
      Q => \^adc_pn1_data_pn_reg[23]_0\(7),
      R => '0'
    );
\adc_pn1_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(8),
      Q => \^adc_pn1_data_pn_reg[23]_0\(8),
      R => '0'
    );
\adc_pn1_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(9),
      Q => \^adc_pn1_data_pn_reg[23]_0\(9),
      R => '0'
    );
adc_pn1_valid_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn1_valid_s,
      Q => adc_pn1_valid_in,
      R => '0'
    );
adc_pn1_valid_t_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_pn1_valid_t,
      O => adc_pn1_valid_t_i_1_n_0
    );
adc_pn1_valid_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => adc_pn1_valid_t_i_1_n_0,
      Q => adc_pn1_valid_t,
      R => '0'
    );
\adc_pn_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => adc_pn_data_in(0),
      R => '0'
    );
\adc_pn_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => adc_pn_data_in(10),
      R => '0'
    );
\adc_pn_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => adc_pn_data_in(11),
      R => '0'
    );
\adc_pn_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => adc_pn_data_in(12),
      R => '0'
    );
\adc_pn_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => adc_pn_data_in(13),
      R => '0'
    );
\adc_pn_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => adc_pn_data_in(14),
      R => '0'
    );
\adc_pn_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => adc_pn_data_in(15),
      R => '0'
    );
\adc_pn_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => adc_pn_data_in(16),
      R => '0'
    );
\adc_pn_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => adc_pn_data_in(17),
      R => '0'
    );
\adc_pn_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => adc_pn_data_in(18),
      R => '0'
    );
\adc_pn_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => adc_pn_data_in(19),
      R => '0'
    );
\adc_pn_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => adc_pn_data_in(1),
      R => '0'
    );
\adc_pn_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => adc_pn_data_in(20),
      R => '0'
    );
\adc_pn_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => adc_pn_data_in(21),
      R => '0'
    );
\adc_pn_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => adc_pn_data_in(22),
      R => '0'
    );
\adc_pn_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => adc_pn_data_in(23),
      R => '0'
    );
\adc_pn_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => adc_pn_data_in(2),
      R => '0'
    );
\adc_pn_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => adc_pn_data_in(3),
      R => '0'
    );
\adc_pn_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => adc_pn_data_in(4),
      R => '0'
    );
\adc_pn_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => adc_pn_data_in(5),
      R => '0'
    );
\adc_pn_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => adc_pn_data_in(6),
      R => '0'
    );
\adc_pn_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => adc_pn_data_in(7),
      R => '0'
    );
\adc_pn_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => adc_pn_data_in(8),
      R => '0'
    );
\adc_pn_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => adc_pn_data_in(9),
      R => '0'
    );
\adc_pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(0),
      Q => adc_pn_data_pn(0),
      R => '0'
    );
\adc_pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(10),
      Q => adc_pn_data_pn(10),
      R => '0'
    );
\adc_pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(11),
      Q => adc_pn_data_pn(11),
      R => '0'
    );
\adc_pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(12),
      Q => adc_pn_data_pn(12),
      R => '0'
    );
\adc_pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(13),
      Q => adc_pn_data_pn(13),
      R => '0'
    );
\adc_pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(14),
      Q => adc_pn_data_pn(14),
      R => '0'
    );
\adc_pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(15),
      Q => adc_pn_data_pn(15),
      R => '0'
    );
\adc_pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(16),
      Q => adc_pn_data_pn(16),
      R => '0'
    );
\adc_pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(17),
      Q => adc_pn_data_pn(17),
      R => '0'
    );
\adc_pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(18),
      Q => adc_pn_data_pn(18),
      R => '0'
    );
\adc_pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(19),
      Q => adc_pn_data_pn(19),
      R => '0'
    );
\adc_pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(1),
      Q => adc_pn_data_pn(1),
      R => '0'
    );
\adc_pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(20),
      Q => adc_pn_data_pn(20),
      R => '0'
    );
\adc_pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(21),
      Q => adc_pn_data_pn(21),
      R => '0'
    );
\adc_pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(22),
      Q => adc_pn_data_pn(22),
      R => '0'
    );
\adc_pn_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(23),
      Q => adc_pn_data_pn(23),
      R => '0'
    );
\adc_pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(2),
      Q => adc_pn_data_pn(2),
      R => '0'
    );
\adc_pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(3),
      Q => adc_pn_data_pn(3),
      R => '0'
    );
\adc_pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(4),
      Q => adc_pn_data_pn(4),
      R => '0'
    );
\adc_pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(5),
      Q => adc_pn_data_pn(5),
      R => '0'
    );
\adc_pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(6),
      Q => adc_pn_data_pn(6),
      R => '0'
    );
\adc_pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(7),
      Q => adc_pn_data_pn(7),
      R => '0'
    );
\adc_pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(8),
      Q => adc_pn_data_pn(8),
      R => '0'
    );
\adc_pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(9),
      Q => adc_pn_data_pn(9),
      R => '0'
    );
adc_pn_valid_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_valid_in_reg_0,
      Q => adc_pn_valid_in,
      R => '0'
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => pn0fn_return(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn1_data_pn_reg[23]\(8 downto 0) => \^adc_pn1_data_in_reg[23]_0\(8 downto 0),
      \adc_pn1_data_pn_reg[23]_0\(8 downto 0) => \^adc_pn1_data_pn_reg[23]_0\(8 downto 0),
      \adc_pn1_data_pn_reg[4]\(23) => pn1fn_return042_out,
      \adc_pn1_data_pn_reg[4]\(22) => pn1fn_return041_out,
      \adc_pn1_data_pn_reg[4]\(21 downto 15) => pn1fn_return(21 downto 15),
      \adc_pn1_data_pn_reg[4]\(14) => p_19_in,
      \adc_pn1_data_pn_reg[4]\(13 downto 0) => pn1fn_return(13 downto 0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_match_d_reg_0(23 downto 0) => adc_pn_data_pn(23 downto 0),
      adc_pn_match_d_reg_1(23 downto 0) => adc_pn_data_in(23 downto 0),
      adc_pn_oos_int_reg_0 => adc_pn_oos_s,
      adc_pn_valid_in => adc_pn_valid_in,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0\ is
  port (
    adc_pn1_valid_in : out STD_LOGIC;
    adc_pn0_data_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_s : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn1_data_in_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn1_data_pn_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn_valid_in_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    adc_valid_s : in STD_LOGIC;
    \adc_pn0_data_reg[1]_0\ : in STD_LOGIC;
    \adc_pn1_data_d_reg[11]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn_data_pn_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0\ : entity is "axi_ad9361_rx_pnmon";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_pn0_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc_pn0_data_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_pn1_data_d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^adc_pn1_data_in_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^adc_pn1_data_pn_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn1_valid_s : STD_LOGIC;
  signal adc_pn1_valid_t : STD_LOGIC;
  signal \adc_pn1_valid_t_i_1__0_n_0\ : STD_LOGIC;
  signal adc_pn_data_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn_data_pn : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn_valid_in : STD_LOGIC;
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn0fn_return : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pn1fn_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal pn1fn_return025_out : STD_LOGIC;
  signal pn1fn_return026_out : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  adc_pn0_data_in(15 downto 0) <= \^adc_pn0_data_in\(15 downto 0);
  \adc_pn1_data_in_reg[23]_0\(23 downto 0) <= \^adc_pn1_data_in_reg[23]_0\(23 downto 0);
  \adc_pn1_data_pn_reg[23]_0\(23 downto 0) <= \^adc_pn1_data_pn_reg[23]_0\(23 downto 0);
\adc_pn0_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(0),
      Q => \^adc_pn0_data_in\(0),
      R => '0'
    );
\adc_pn0_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(10),
      Q => \^adc_pn0_data_in\(10),
      R => '0'
    );
\adc_pn0_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(11),
      Q => \^adc_pn0_data_in\(11),
      R => '0'
    );
\adc_pn0_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(12),
      Q => \^adc_pn0_data_in\(12),
      R => '0'
    );
\adc_pn0_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(13),
      Q => \^adc_pn0_data_in\(13),
      R => '0'
    );
\adc_pn0_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(14),
      Q => \^adc_pn0_data_in\(14),
      R => '0'
    );
\adc_pn0_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(15),
      Q => \^adc_pn0_data_in\(15),
      R => '0'
    );
\adc_pn0_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(1),
      Q => \^adc_pn0_data_in\(1),
      R => '0'
    );
\adc_pn0_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(2),
      Q => \^adc_pn0_data_in\(2),
      R => '0'
    );
\adc_pn0_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(3),
      Q => \^adc_pn0_data_in\(3),
      R => '0'
    );
\adc_pn0_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(4),
      Q => \^adc_pn0_data_in\(4),
      R => '0'
    );
\adc_pn0_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(5),
      Q => \^adc_pn0_data_in\(5),
      R => '0'
    );
\adc_pn0_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(6),
      Q => \^adc_pn0_data_in\(6),
      R => '0'
    );
\adc_pn0_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(7),
      Q => \^adc_pn0_data_in\(7),
      R => '0'
    );
\adc_pn0_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(8),
      Q => \^adc_pn0_data_in\(8),
      R => '0'
    );
\adc_pn0_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => adc_pn0_data(9),
      Q => \^adc_pn0_data_in\(9),
      R => '0'
    );
\adc_pn0_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => pn0fn_return(0),
      Q => \^q\(0),
      R => '0'
    );
\adc_pn0_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_7,
      Q => \^q\(10),
      R => '0'
    );
\adc_pn0_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_6,
      Q => \^q\(11),
      R => '0'
    );
\adc_pn0_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_5,
      Q => \^q\(12),
      R => '0'
    );
\adc_pn0_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_4,
      Q => \^q\(13),
      R => '0'
    );
\adc_pn0_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_3,
      Q => \^q\(14),
      R => '0'
    );
\adc_pn0_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_2,
      Q => \^q\(15),
      R => '0'
    );
\adc_pn0_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_16,
      Q => \^q\(1),
      R => '0'
    );
\adc_pn0_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_15,
      Q => \^q\(2),
      R => '0'
    );
\adc_pn0_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_14,
      Q => \^q\(3),
      R => '0'
    );
\adc_pn0_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_13,
      Q => \^q\(4),
      R => '0'
    );
\adc_pn0_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_12,
      Q => \^q\(5),
      R => '0'
    );
\adc_pn0_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_11,
      Q => \^q\(6),
      R => '0'
    );
\adc_pn0_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_10,
      Q => \^q\(7),
      R => '0'
    );
\adc_pn0_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_9,
      Q => \^q\(8),
      R => '0'
    );
\adc_pn0_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_pnmon_n_8,
      Q => \^q\(9),
      R => '0'
    );
\adc_pn0_data_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(23),
      Q => adc_pn0_data(0),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(6),
      Q => adc_pn0_data(10),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(7),
      Q => adc_pn0_data(11),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(8),
      Q => adc_pn0_data(12),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(9),
      Q => adc_pn0_data(13),
      R => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(10),
      Q => adc_pn0_data(14),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(11),
      Q => adc_pn0_data(15),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(22),
      Q => adc_pn0_data(1),
      R => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(21),
      Q => adc_pn0_data(2),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(20),
      Q => adc_pn0_data(3),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(0),
      Q => adc_pn0_data(4),
      R => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(1),
      Q => adc_pn0_data(5),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(2),
      Q => adc_pn0_data(6),
      R => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(3),
      Q => adc_pn0_data(7),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(4),
      Q => adc_pn0_data(8),
      R => \adc_pn0_data_reg[1]_0\
    );
\adc_pn0_data_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn1_data_d_reg[11]_0\(5),
      Q => adc_pn0_data(9),
      S => \adc_pn0_data_reg[1]_0\
    );
\adc_pn1_data_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(12),
      Q => adc_pn1_data_d(0),
      R => '0'
    );
\adc_pn1_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(22),
      Q => adc_pn1_data_d(10),
      R => '0'
    );
\adc_pn1_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(23),
      Q => adc_pn1_data_d(11),
      R => '0'
    );
\adc_pn1_data_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(13),
      Q => adc_pn1_data_d(1),
      R => '0'
    );
\adc_pn1_data_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(14),
      Q => adc_pn1_data_d(2),
      R => '0'
    );
\adc_pn1_data_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(15),
      Q => adc_pn1_data_d(3),
      R => '0'
    );
\adc_pn1_data_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(16),
      Q => adc_pn1_data_d(4),
      R => '0'
    );
\adc_pn1_data_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(17),
      Q => adc_pn1_data_d(5),
      R => '0'
    );
\adc_pn1_data_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(18),
      Q => adc_pn1_data_d(6),
      R => '0'
    );
\adc_pn1_data_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(19),
      Q => adc_pn1_data_d(7),
      R => '0'
    );
\adc_pn1_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(20),
      Q => adc_pn1_data_d(8),
      R => '0'
    );
\adc_pn1_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(21),
      Q => adc_pn1_data_d(9),
      R => '0'
    );
\adc_pn1_data_in[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_pn1_valid_t,
      I1 => adc_valid_s,
      O => adc_pn1_valid_s
    );
\adc_pn1_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(12),
      Q => \^adc_pn1_data_in_reg[23]_0\(0),
      R => '0'
    );
\adc_pn1_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(22),
      Q => \^adc_pn1_data_in_reg[23]_0\(10),
      R => '0'
    );
\adc_pn1_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(23),
      Q => \^adc_pn1_data_in_reg[23]_0\(11),
      R => '0'
    );
\adc_pn1_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(0),
      Q => \^adc_pn1_data_in_reg[23]_0\(12),
      R => '0'
    );
\adc_pn1_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(1),
      Q => \^adc_pn1_data_in_reg[23]_0\(13),
      R => '0'
    );
\adc_pn1_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(2),
      Q => \^adc_pn1_data_in_reg[23]_0\(14),
      R => '0'
    );
\adc_pn1_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(3),
      Q => \^adc_pn1_data_in_reg[23]_0\(15),
      R => '0'
    );
\adc_pn1_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(4),
      Q => \^adc_pn1_data_in_reg[23]_0\(16),
      R => '0'
    );
\adc_pn1_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(5),
      Q => \^adc_pn1_data_in_reg[23]_0\(17),
      R => '0'
    );
\adc_pn1_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(6),
      Q => \^adc_pn1_data_in_reg[23]_0\(18),
      R => '0'
    );
\adc_pn1_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(7),
      Q => \^adc_pn1_data_in_reg[23]_0\(19),
      R => '0'
    );
\adc_pn1_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(13),
      Q => \^adc_pn1_data_in_reg[23]_0\(1),
      R => '0'
    );
\adc_pn1_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(8),
      Q => \^adc_pn1_data_in_reg[23]_0\(20),
      R => '0'
    );
\adc_pn1_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(9),
      Q => \^adc_pn1_data_in_reg[23]_0\(21),
      R => '0'
    );
\adc_pn1_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(10),
      Q => \^adc_pn1_data_in_reg[23]_0\(22),
      R => '0'
    );
\adc_pn1_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => adc_pn1_data_d(11),
      Q => \^adc_pn1_data_in_reg[23]_0\(23),
      R => '0'
    );
\adc_pn1_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(14),
      Q => \^adc_pn1_data_in_reg[23]_0\(2),
      R => '0'
    );
\adc_pn1_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(15),
      Q => \^adc_pn1_data_in_reg[23]_0\(3),
      R => '0'
    );
\adc_pn1_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(16),
      Q => \^adc_pn1_data_in_reg[23]_0\(4),
      R => '0'
    );
\adc_pn1_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(17),
      Q => \^adc_pn1_data_in_reg[23]_0\(5),
      R => '0'
    );
\adc_pn1_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(18),
      Q => \^adc_pn1_data_in_reg[23]_0\(6),
      R => '0'
    );
\adc_pn1_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(19),
      Q => \^adc_pn1_data_in_reg[23]_0\(7),
      R => '0'
    );
\adc_pn1_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(20),
      Q => \^adc_pn1_data_in_reg[23]_0\(8),
      R => '0'
    );
\adc_pn1_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => \adc_pn1_data_d_reg[11]_0\(21),
      Q => \^adc_pn1_data_in_reg[23]_0\(9),
      R => '0'
    );
\adc_pn1_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(0),
      Q => \^adc_pn1_data_pn_reg[23]_0\(0),
      R => '0'
    );
\adc_pn1_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(10),
      Q => \^adc_pn1_data_pn_reg[23]_0\(10),
      R => '0'
    );
\adc_pn1_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(11),
      Q => \^adc_pn1_data_pn_reg[23]_0\(11),
      R => '0'
    );
\adc_pn1_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(12),
      Q => \^adc_pn1_data_pn_reg[23]_0\(12),
      R => '0'
    );
\adc_pn1_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(13),
      Q => \^adc_pn1_data_pn_reg[23]_0\(13),
      R => '0'
    );
\adc_pn1_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(14),
      Q => \^adc_pn1_data_pn_reg[23]_0\(14),
      R => '0'
    );
\adc_pn1_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(15),
      Q => \^adc_pn1_data_pn_reg[23]_0\(15),
      R => '0'
    );
\adc_pn1_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(16),
      Q => \^adc_pn1_data_pn_reg[23]_0\(16),
      R => '0'
    );
\adc_pn1_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(17),
      Q => \^adc_pn1_data_pn_reg[23]_0\(17),
      R => '0'
    );
\adc_pn1_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(18),
      Q => \^adc_pn1_data_pn_reg[23]_0\(18),
      R => '0'
    );
\adc_pn1_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(19),
      Q => \^adc_pn1_data_pn_reg[23]_0\(19),
      R => '0'
    );
\adc_pn1_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(1),
      Q => \^adc_pn1_data_pn_reg[23]_0\(1),
      R => '0'
    );
\adc_pn1_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(20),
      Q => \^adc_pn1_data_pn_reg[23]_0\(20),
      R => '0'
    );
\adc_pn1_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(21),
      Q => \^adc_pn1_data_pn_reg[23]_0\(21),
      R => '0'
    );
\adc_pn1_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return025_out,
      Q => \^adc_pn1_data_pn_reg[23]_0\(22),
      R => '0'
    );
\adc_pn1_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return026_out,
      Q => \^adc_pn1_data_pn_reg[23]_0\(23),
      R => '0'
    );
\adc_pn1_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(2),
      Q => \^adc_pn1_data_pn_reg[23]_0\(2),
      R => '0'
    );
\adc_pn1_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(3),
      Q => \^adc_pn1_data_pn_reg[23]_0\(3),
      R => '0'
    );
\adc_pn1_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(4),
      Q => \^adc_pn1_data_pn_reg[23]_0\(4),
      R => '0'
    );
\adc_pn1_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(5),
      Q => \^adc_pn1_data_pn_reg[23]_0\(5),
      R => '0'
    );
\adc_pn1_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(6),
      Q => \^adc_pn1_data_pn_reg[23]_0\(6),
      R => '0'
    );
\adc_pn1_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(7),
      Q => \^adc_pn1_data_pn_reg[23]_0\(7),
      R => '0'
    );
\adc_pn1_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(8),
      Q => \^adc_pn1_data_pn_reg[23]_0\(8),
      R => '0'
    );
\adc_pn1_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_pn1_valid_s,
      D => pn1fn_return(9),
      Q => \^adc_pn1_data_pn_reg[23]_0\(9),
      R => '0'
    );
adc_pn1_valid_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn1_valid_s,
      Q => adc_pn1_valid_in,
      R => '0'
    );
\adc_pn1_valid_t_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_pn1_valid_t,
      O => \adc_pn1_valid_t_i_1__0_n_0\
    );
adc_pn1_valid_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_valid_s,
      D => \adc_pn1_valid_t_i_1__0_n_0\,
      Q => adc_pn1_valid_t,
      R => '0'
    );
\adc_pn_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => adc_pn_data_in(0),
      R => '0'
    );
\adc_pn_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => adc_pn_data_in(10),
      R => '0'
    );
\adc_pn_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => adc_pn_data_in(11),
      R => '0'
    );
\adc_pn_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => adc_pn_data_in(12),
      R => '0'
    );
\adc_pn_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => adc_pn_data_in(13),
      R => '0'
    );
\adc_pn_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => adc_pn_data_in(14),
      R => '0'
    );
\adc_pn_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => adc_pn_data_in(15),
      R => '0'
    );
\adc_pn_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => adc_pn_data_in(16),
      R => '0'
    );
\adc_pn_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => adc_pn_data_in(17),
      R => '0'
    );
\adc_pn_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => adc_pn_data_in(18),
      R => '0'
    );
\adc_pn_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => adc_pn_data_in(19),
      R => '0'
    );
\adc_pn_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => adc_pn_data_in(1),
      R => '0'
    );
\adc_pn_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => adc_pn_data_in(20),
      R => '0'
    );
\adc_pn_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => adc_pn_data_in(21),
      R => '0'
    );
\adc_pn_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => adc_pn_data_in(22),
      R => '0'
    );
\adc_pn_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => adc_pn_data_in(23),
      R => '0'
    );
\adc_pn_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => adc_pn_data_in(2),
      R => '0'
    );
\adc_pn_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => adc_pn_data_in(3),
      R => '0'
    );
\adc_pn_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => adc_pn_data_in(4),
      R => '0'
    );
\adc_pn_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => adc_pn_data_in(5),
      R => '0'
    );
\adc_pn_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => adc_pn_data_in(6),
      R => '0'
    );
\adc_pn_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => adc_pn_data_in(7),
      R => '0'
    );
\adc_pn_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => adc_pn_data_in(8),
      R => '0'
    );
\adc_pn_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => adc_pn_data_in(9),
      R => '0'
    );
\adc_pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(0),
      Q => adc_pn_data_pn(0),
      R => '0'
    );
\adc_pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(10),
      Q => adc_pn_data_pn(10),
      R => '0'
    );
\adc_pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(11),
      Q => adc_pn_data_pn(11),
      R => '0'
    );
\adc_pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(12),
      Q => adc_pn_data_pn(12),
      R => '0'
    );
\adc_pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(13),
      Q => adc_pn_data_pn(13),
      R => '0'
    );
\adc_pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(14),
      Q => adc_pn_data_pn(14),
      R => '0'
    );
\adc_pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(15),
      Q => adc_pn_data_pn(15),
      R => '0'
    );
\adc_pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(16),
      Q => adc_pn_data_pn(16),
      R => '0'
    );
\adc_pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(17),
      Q => adc_pn_data_pn(17),
      R => '0'
    );
\adc_pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(18),
      Q => adc_pn_data_pn(18),
      R => '0'
    );
\adc_pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(19),
      Q => adc_pn_data_pn(19),
      R => '0'
    );
\adc_pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(1),
      Q => adc_pn_data_pn(1),
      R => '0'
    );
\adc_pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(20),
      Q => adc_pn_data_pn(20),
      R => '0'
    );
\adc_pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(21),
      Q => adc_pn_data_pn(21),
      R => '0'
    );
\adc_pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(22),
      Q => adc_pn_data_pn(22),
      R => '0'
    );
\adc_pn_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(23),
      Q => adc_pn_data_pn(23),
      R => '0'
    );
\adc_pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(2),
      Q => adc_pn_data_pn(2),
      R => '0'
    );
\adc_pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(3),
      Q => adc_pn_data_pn(3),
      R => '0'
    );
\adc_pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(4),
      Q => adc_pn_data_pn(4),
      R => '0'
    );
\adc_pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(5),
      Q => adc_pn_data_pn(5),
      R => '0'
    );
\adc_pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(6),
      Q => adc_pn_data_pn(6),
      R => '0'
    );
\adc_pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(7),
      Q => adc_pn_data_pn(7),
      R => '0'
    );
\adc_pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(8),
      Q => adc_pn_data_pn(8),
      R => '0'
    );
\adc_pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adc_pn_data_pn_reg[23]_0\(9),
      Q => adc_pn_data_pn(9),
      R => '0'
    );
adc_pn_valid_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_pn_valid_in_reg_0,
      Q => adc_pn_valid_in,
      R => '0'
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => pn0fn_return(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      adc_pn0_data_in(15 downto 0) => \^adc_pn0_data_in\(15 downto 0),
      \adc_pn1_data_pn_reg[10]\(23) => pn1fn_return026_out,
      \adc_pn1_data_pn_reg[10]\(22) => pn1fn_return025_out,
      \adc_pn1_data_pn_reg[10]\(21 downto 0) => pn1fn_return(21 downto 0),
      \adc_pn1_data_pn_reg[12]\(10 downto 0) => \^adc_pn1_data_in_reg[23]_0\(10 downto 0),
      \adc_pn1_data_pn_reg[12]_0\(10 downto 0) => \^adc_pn1_data_pn_reg[23]_0\(10 downto 0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_match_d_reg_0(23 downto 0) => adc_pn_data_pn(23 downto 0),
      adc_pn_match_d_reg_1(23 downto 0) => adc_pn_data_in(23 downto 0),
      adc_pn_oos_int_reg_0 => adc_pn_oos_s,
      adc_pn_valid_in => adc_pn_valid_in,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_type_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    up_adc_pn_err_int_reg_0 : out STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_pn1_data_pn_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn1_data_in_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn1_valid_in_reg : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_enable_i0 : out STD_LOGIC;
    up_adc_pn_oos_s_2 : out STD_LOGIC;
    up_adc_pn_err_s_3 : out STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clear : in STD_LOGIC;
    up_adc_dfmt_se0 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    up_adc_pn_err_int_reg_1 : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    up_status_pn_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_status_pn_oos_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC;
    \adc_pn_data_pn_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn_data_in_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn1_valid_in : in STD_LOGIC;
    adc_valid_q0 : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_data_sel_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_data_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_adc_lb_enb_reg_0\ : STD_LOGIC;
  signal \^up_adc_pn_err_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_adc_pn_oos_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal \^up_adc_pn_type_reg_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_data_sel_m[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \up_adc_data_sel_m[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1\ : label is "soft_lutpair26";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \up_adc_data_sel_reg[3]_0\(3 downto 0) <= \^up_adc_data_sel_reg[3]_0\(3 downto 0);
  up_adc_lb_enb_reg_0 <= \^up_adc_lb_enb_reg_0\;
  up_adc_pn_err_s(0) <= \^up_adc_pn_err_s\(0);
  up_adc_pn_oos_s(0) <= \^up_adc_pn_oos_s\(0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  up_adc_pn_type_reg_0 <= \^up_adc_pn_type_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\
     port map (
      AR(0) => AR(0),
      D(11 downto 8) => \^d\(3 downto 0),
      D(7) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(6) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(5) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(4) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      D(3) => \up_adc_data_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_data_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_data_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_data_sel_m_reg_n_0_[0]\,
      Q(15 downto 0) => Q(15 downto 0),
      adc_enable_i0 => adc_enable_i0,
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn1_data_in_reg[23]\(23 downto 0) => \adc_pn1_data_in_reg[23]\(23 downto 0),
      \adc_pn1_data_pn_reg[23]\(23 downto 0) => \adc_pn1_data_pn_reg[23]\(23 downto 0),
      adc_pn1_valid_in => adc_pn1_valid_in,
      adc_pn1_valid_in_reg => adc_pn1_valid_in_reg,
      \adc_pn_data_in_reg[23]\(23 downto 0) => \adc_pn_data_in_reg[23]\(23 downto 0),
      \adc_pn_data_pn_reg[23]\(23 downto 0) => \adc_pn_data_pn_reg[23]\(23 downto 0),
      adc_valid_q0 => adc_valid_q0,
      clear => clear,
      clk => clk,
      \d_data_cntrl_int_reg[75]_0\(12 downto 0) => \d_data_cntrl_int_reg[75]\(12 downto 0),
      \data_int_reg[11]\(11 downto 0) => \data_int_reg[11]\(11 downto 0),
      \data_int_reg[11]_0\(11 downto 0) => \data_int_reg[11]_0\(11 downto 0),
      s_axi_aclk => s_axi_aclk
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\
     port map (
      AR(0) => AR(0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      clear => clear,
      clk => clk,
      s_axi_aclk => s_axi_aclk,
      up_adc_pn_err_s_3 => up_adc_pn_err_s_3,
      up_adc_pn_oos_s_2 => up_adc_pn_oos_s_2
    );
\up_adc_data_sel_m[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(0),
      I1 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[0]_i_1_n_0\
    );
\up_adc_data_sel_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(1),
      I1 => s_axi_aresetn,
      I2 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[1]_i_1_n_0\
    );
\up_adc_data_sel_m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(2),
      I1 => s_axi_aresetn,
      I2 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[2]_i_1_n_0\
    );
\up_adc_data_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(3),
      I1 => s_axi_aresetn,
      I2 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[3]_i_1_n_0\
    );
\up_adc_data_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[0]_i_1_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[0]\,
      R => clear
    );
\up_adc_data_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[1]_i_1_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[1]\,
      R => '0'
    );
\up_adc_data_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[2]_i_1_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[2]\,
      R => '0'
    );
\up_adc_data_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[3]_i_1_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[3]\,
      R => '0'
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \^up_adc_data_sel_reg[3]_0\(0),
      R => clear
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => \^up_adc_data_sel_reg[3]_0\(1),
      R => clear
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(2),
      Q => \^up_adc_data_sel_reg[3]_0\(2),
      R => clear
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(3),
      Q => \^up_adc_data_sel_reg[3]_0\(3),
      R => clear
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(4),
      Q => \^d\(1),
      R => clear
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(6),
      Q => \^d\(3),
      R => clear
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(5),
      Q => \^d\(2),
      R => clear
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \^d\(0),
      R => clear
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(8),
      Q => \^up_adc_lb_enb_reg_0\,
      R => clear
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_reg_1,
      Q => \^up_adc_pn_err_s\(0),
      R => clear
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_reg_1,
      Q => \^up_adc_pn_oos_s\(0),
      R => clear
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => clear
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => \^up_adc_pn_type_reg_0\,
      R => clear
    );
\up_adc_pnseq_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pn_sel_reg_0\,
      O => \up_adc_pnseq_sel_m[0]_i_1_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^up_adc_pn_sel_reg_0\,
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      O => \up_adc_pnseq_sel_m[1]_i_1_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^up_adc_pn_sel_reg_0\,
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      O => \up_adc_pnseq_sel_m[2]_i_1_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pn_sel_reg_0\,
      O => \up_adc_pnseq_sel_m[3]_i_1_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => clear
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => clear
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => clear
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => clear
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => clear
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => clear
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => clear
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => clear
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s,
      Q => up_rack_s(0),
      R => clear
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(13),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_status_pn_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_pn_err_s\(0),
      I1 => up_status_pn_err_reg(0),
      O => up_adc_pn_err_int_reg_0
    );
up_status_pn_oos_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_pn_oos_s\(0),
      I1 => up_status_pn_oos_reg(0),
      O => up_adc_pn_oos_int_reg_0
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_8_in,
      Q => up_wack_s(0),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    up_adc_dfmt_se_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_type_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_pn1_data_pn_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn1_data_in_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn1_valid_in_reg : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_enable_q0 : out STD_LOGIC;
    up_adc_pn_oos_s_4 : out STD_LOGIC;
    up_adc_pn_err_s_5 : out STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clear : in STD_LOGIC;
    up_adc_dfmt_se0_6 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_err_int_reg_0 : in STD_LOGIC;
    p_8_in_7 : in STD_LOGIC;
    up_rreq_s_8 : in STD_LOGIC;
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC;
    \adc_pn_data_pn_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc_pn_data_in_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn1_valid_in : in STD_LOGIC;
    adc_valid_q0 : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\ is
  signal \up_adc_data_sel_m[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_data_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_data_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_adc_dfmt_se_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_adc_lb_enb_reg_0\ : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal \^up_adc_pn_type_reg_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_data_sel_m[2]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \up_adc_data_sel_m[3]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__0\ : label is "soft_lutpair47";
begin
  \up_adc_data_sel_reg[3]_0\(3 downto 0) <= \^up_adc_data_sel_reg[3]_0\(3 downto 0);
  up_adc_dfmt_se_reg_0(3 downto 0) <= \^up_adc_dfmt_se_reg_0\(3 downto 0);
  up_adc_lb_enb_reg_0 <= \^up_adc_lb_enb_reg_0\;
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  up_adc_pn_type_reg_0 <= \^up_adc_pn_type_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl
     port map (
      AR(0) => AR(0),
      D(12 downto 0) => D(12 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      adc_enable_q0 => adc_enable_q0,
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn1_data_in_reg[23]\(23 downto 0) => \adc_pn1_data_in_reg[23]\(23 downto 0),
      \adc_pn1_data_pn_reg[23]\(23 downto 0) => \adc_pn1_data_pn_reg[23]\(23 downto 0),
      adc_pn1_valid_in => adc_pn1_valid_in,
      adc_pn1_valid_in_reg => adc_pn1_valid_in_reg,
      \adc_pn_data_in_reg[23]\(23 downto 0) => \adc_pn_data_in_reg[23]\(23 downto 0),
      \adc_pn_data_pn_reg[23]\(23 downto 0) => \adc_pn_data_pn_reg[23]\(23 downto 0),
      adc_valid_q0 => adc_valid_q0,
      clear => clear,
      clk => clk,
      \data_int_reg[11]\(11 downto 0) => \data_int_reg[11]\(11 downto 0),
      \data_int_reg[11]_0\(11 downto 0) => \data_int_reg[11]_0\(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      \up_xfer_data_reg[75]_0\(11 downto 8) => \^up_adc_dfmt_se_reg_0\(3 downto 0),
      \up_xfer_data_reg[75]_0\(7) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      \up_xfer_data_reg[75]_0\(6) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      \up_xfer_data_reg[75]_0\(5) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[75]_0\(4) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \up_xfer_data_reg[75]_0\(3) => \up_adc_data_sel_m_reg_n_0_[3]\,
      \up_xfer_data_reg[75]_0\(2) => \up_adc_data_sel_m_reg_n_0_[2]\,
      \up_xfer_data_reg[75]_0\(1) => \up_adc_data_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[75]_0\(0) => \up_adc_data_sel_m_reg_n_0_[0]\
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\
     port map (
      AR(0) => AR(0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      clear => clear,
      clk => clk,
      s_axi_aclk => s_axi_aclk,
      up_adc_pn_err_s_5 => up_adc_pn_err_s_5,
      up_adc_pn_oos_s_4 => up_adc_pn_oos_s_4
    );
\up_adc_data_sel_m[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(0),
      I1 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[0]_i_1__0_n_0\
    );
\up_adc_data_sel_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(1),
      I1 => s_axi_aresetn,
      I2 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[1]_i_1__0_n_0\
    );
\up_adc_data_sel_m[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(2),
      I1 => s_axi_aresetn,
      I2 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[2]_i_1__0_n_0\
    );
\up_adc_data_sel_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_adc_data_sel_reg[3]_0\(3),
      I1 => s_axi_aresetn,
      I2 => \^up_adc_lb_enb_reg_0\,
      O => \up_adc_data_sel_m[3]_i_1__0_n_0\
    );
\up_adc_data_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[0]_i_1__0_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[0]\,
      R => clear
    );
\up_adc_data_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[1]_i_1__0_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[1]\,
      R => '0'
    );
\up_adc_data_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[2]_i_1__0_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[2]\,
      R => '0'
    );
\up_adc_data_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_data_sel_m[3]_i_1__0_n_0\,
      Q => \up_adc_data_sel_m_reg_n_0_[3]\,
      R => '0'
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \^up_adc_data_sel_reg[3]_0\(0),
      R => clear
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => \^up_adc_data_sel_reg[3]_0\(1),
      R => clear
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(2),
      Q => \^up_adc_data_sel_reg[3]_0\(2),
      R => clear
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(3),
      Q => \^up_adc_data_sel_reg[3]_0\(3),
      R => clear
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(4),
      Q => \^up_adc_dfmt_se_reg_0\(1),
      R => clear
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(6),
      Q => \^up_adc_dfmt_se_reg_0\(3),
      R => clear
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(5),
      Q => \^up_adc_dfmt_se_reg_0\(2),
      R => clear
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \^up_adc_dfmt_se_reg_0\(0),
      R => clear
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(8),
      Q => \^up_adc_lb_enb_reg_0\,
      R => clear
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_reg_0,
      Q => up_adc_pn_err_s(0),
      R => clear
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_reg_0,
      Q => up_adc_pn_oos_s(0),
      R => clear
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => clear
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0_6,
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => \^up_adc_pn_type_reg_0\,
      R => clear
    );
\up_adc_pnseq_sel_m[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pn_sel_reg_0\,
      O => \up_adc_pnseq_sel_m[0]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^up_adc_pn_sel_reg_0\,
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      O => \up_adc_pnseq_sel_m[1]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^up_adc_pn_sel_reg_0\,
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      O => \up_adc_pnseq_sel_m[2]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_type_reg_0\,
      I2 => \^up_adc_pn_sel_reg_0\,
      O => \up_adc_pnseq_sel_m[3]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => clear
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => clear
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => clear
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => clear
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => clear
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => clear
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => clear
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => clear
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s_8,
      Q => up_rack_s(0),
      R => clear
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(7),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(8),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(9),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(10),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(11),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(12),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(13),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(2),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(3),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(4),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(5),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => \up_rdata_int_reg[24]_1\(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_2\(6),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => \up_rdata_int_reg[24]_1\(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_8_in_7,
      Q => up_wack_s(0),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_cntrl_xfer_done_s : out STD_LOGIC;
    p_7_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_pps_irq_mask_reg_0 : out STD_LOGIC;
    \up_adc_start_code_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    adc_r1_mode : out STD_LOGIC;
    up_adc_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    \up_data_status_int_reg[1]\ : out STD_LOGIC;
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clear : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    up_adc_sync0 : in STD_LOGIC;
    \up_scratch_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_wreq_s : in STD_LOGIC;
    up_status_ovf_reg_0 : in STD_LOGIC;
    up_rreq_s_9 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg_0 : in STD_LOGIC;
    up_adc_sync_reg_0 : in STD_LOGIC;
    up_pps_irq_mask_reg_1 : in STD_LOGIC;
    up_adc_clk_enb_reg_0 : in STD_LOGIC;
    up_mmcm_resetn_reg_0 : in STD_LOGIC;
    \up_timer_reg[0]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc_dovf : in STD_LOGIC;
    adc_status_s : in STD_LOGIC;
    \up_adc_start_code_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_gpio_out_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_core_preset : STD_LOGIC;
  signal up_core_preset_i_1_n_0 : STD_LOGIC;
  signal \up_timer[0]_i_12_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_13_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_7_n_0\ : STD_LOGIC;
  signal \^up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  AR(0) <= \^ar\(0);
  data2(2 downto 0) <= \^data2\(2 downto 0);
  data3(3 downto 0) <= \^data3\(3 downto 0);
  up_timer_reg(31 downto 0) <= \^up_timer_reg\(31 downto 0);
i_clock_mon: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1\
     port map (
      clear => clear,
      clk => clk,
      d_count_run_m3_reg_0 => \^ar\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_d_count_reg[31]_0\(31 downto 0) => \up_d_count_reg[31]\(31 downto 0)
    );
i_core_rst_reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2\
     port map (
      clk => clk,
      rst_reg_0 => \^ar\(0),
      up_core_preset => up_core_preset
    );
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\
     port map (
      adc_r1_mode => adc_r1_mode,
      clear => clear,
      clk => clk,
      \d_data_cntrl_int_reg[2]_0\ => \^ar\(0),
      data3(0) => \^data3\(2),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s
    );
i_xfer_status: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status
     port map (
      adc_dovf => adc_dovf,
      adc_status_s => adc_status_s,
      clear => clear,
      clk => clk,
      \d_xfer_count_reg[0]_0\ => \^ar\(0),
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[0]_0\ => \up_data_status_int_reg[0]\,
      \up_data_status_int_reg[1]_0\ => \up_data_status_int_reg[1]\
    );
up_adc_clk_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_clk_enb_reg_0,
      Q => \^data2\(2),
      R => clear
    );
up_adc_ddr_edgesel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => \up_scratch_reg[31]_1\(1),
      Q => \^data3\(1),
      R => clear
    );
\up_adc_gpio_out_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(0),
      Q => up_adc_gpio_out(0),
      R => clear
    );
\up_adc_gpio_out_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(10),
      Q => up_adc_gpio_out(10),
      R => clear
    );
\up_adc_gpio_out_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(11),
      Q => up_adc_gpio_out(11),
      R => clear
    );
\up_adc_gpio_out_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(12),
      Q => up_adc_gpio_out(12),
      R => clear
    );
\up_adc_gpio_out_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(13),
      Q => up_adc_gpio_out(13),
      R => clear
    );
\up_adc_gpio_out_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(14),
      Q => up_adc_gpio_out(14),
      R => clear
    );
\up_adc_gpio_out_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(15),
      Q => up_adc_gpio_out(15),
      R => clear
    );
\up_adc_gpio_out_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(16),
      Q => up_adc_gpio_out(16),
      R => clear
    );
\up_adc_gpio_out_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(17),
      Q => up_adc_gpio_out(17),
      R => clear
    );
\up_adc_gpio_out_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(18),
      Q => up_adc_gpio_out(18),
      R => clear
    );
\up_adc_gpio_out_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(19),
      Q => up_adc_gpio_out(19),
      R => clear
    );
\up_adc_gpio_out_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(1),
      Q => up_adc_gpio_out(1),
      R => clear
    );
\up_adc_gpio_out_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(20),
      Q => up_adc_gpio_out(20),
      R => clear
    );
\up_adc_gpio_out_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(21),
      Q => up_adc_gpio_out(21),
      R => clear
    );
\up_adc_gpio_out_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(22),
      Q => up_adc_gpio_out(22),
      R => clear
    );
\up_adc_gpio_out_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(23),
      Q => up_adc_gpio_out(23),
      R => clear
    );
\up_adc_gpio_out_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(24),
      Q => up_adc_gpio_out(24),
      R => clear
    );
\up_adc_gpio_out_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(25),
      Q => up_adc_gpio_out(25),
      R => clear
    );
\up_adc_gpio_out_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(26),
      Q => up_adc_gpio_out(26),
      R => clear
    );
\up_adc_gpio_out_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(27),
      Q => up_adc_gpio_out(27),
      R => clear
    );
\up_adc_gpio_out_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(28),
      Q => up_adc_gpio_out(28),
      R => clear
    );
\up_adc_gpio_out_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(29),
      Q => up_adc_gpio_out(29),
      R => clear
    );
\up_adc_gpio_out_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(2),
      Q => up_adc_gpio_out(2),
      R => clear
    );
\up_adc_gpio_out_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(30),
      Q => up_adc_gpio_out(30),
      R => clear
    );
\up_adc_gpio_out_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(31),
      Q => up_adc_gpio_out(31),
      R => clear
    );
\up_adc_gpio_out_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(3),
      Q => up_adc_gpio_out(3),
      R => clear
    );
\up_adc_gpio_out_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(4),
      Q => up_adc_gpio_out(4),
      R => clear
    );
\up_adc_gpio_out_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(5),
      Q => up_adc_gpio_out(5),
      R => clear
    );
\up_adc_gpio_out_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(6),
      Q => up_adc_gpio_out(6),
      R => clear
    );
\up_adc_gpio_out_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(7),
      Q => up_adc_gpio_out(7),
      R => clear
    );
\up_adc_gpio_out_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(8),
      Q => up_adc_gpio_out(8),
      R => clear
    );
\up_adc_gpio_out_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_gpio_out_int_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(9),
      Q => up_adc_gpio_out(9),
      R => clear
    );
up_adc_pin_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => \up_scratch_reg[31]_1\(0),
      Q => \^data3\(0),
      R => clear
    );
up_adc_r1_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => \up_scratch_reg[31]_1\(2),
      Q => \^data3\(2),
      R => clear
    );
up_adc_sref_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => \up_scratch_reg[31]_1\(4),
      Q => \^data3\(3),
      R => clear
    );
\up_adc_start_code_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(0),
      Q => \up_adc_start_code_reg[31]_0\(0),
      R => clear
    );
\up_adc_start_code_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(10),
      Q => \up_adc_start_code_reg[31]_0\(10),
      R => clear
    );
\up_adc_start_code_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(11),
      Q => \up_adc_start_code_reg[31]_0\(11),
      R => clear
    );
\up_adc_start_code_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(12),
      Q => \up_adc_start_code_reg[31]_0\(12),
      R => clear
    );
\up_adc_start_code_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(13),
      Q => \up_adc_start_code_reg[31]_0\(13),
      R => clear
    );
\up_adc_start_code_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(14),
      Q => \up_adc_start_code_reg[31]_0\(14),
      R => clear
    );
\up_adc_start_code_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(15),
      Q => \up_adc_start_code_reg[31]_0\(15),
      R => clear
    );
\up_adc_start_code_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(16),
      Q => \up_adc_start_code_reg[31]_0\(16),
      R => clear
    );
\up_adc_start_code_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(17),
      Q => \up_adc_start_code_reg[31]_0\(17),
      R => clear
    );
\up_adc_start_code_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(18),
      Q => \up_adc_start_code_reg[31]_0\(18),
      R => clear
    );
\up_adc_start_code_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(19),
      Q => \up_adc_start_code_reg[31]_0\(19),
      R => clear
    );
\up_adc_start_code_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(1),
      Q => \up_adc_start_code_reg[31]_0\(1),
      R => clear
    );
\up_adc_start_code_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(20),
      Q => \up_adc_start_code_reg[31]_0\(20),
      R => clear
    );
\up_adc_start_code_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(21),
      Q => \up_adc_start_code_reg[31]_0\(21),
      R => clear
    );
\up_adc_start_code_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(22),
      Q => \up_adc_start_code_reg[31]_0\(22),
      R => clear
    );
\up_adc_start_code_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(23),
      Q => \up_adc_start_code_reg[31]_0\(23),
      R => clear
    );
\up_adc_start_code_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(24),
      Q => \up_adc_start_code_reg[31]_0\(24),
      R => clear
    );
\up_adc_start_code_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(25),
      Q => \up_adc_start_code_reg[31]_0\(25),
      R => clear
    );
\up_adc_start_code_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(26),
      Q => \up_adc_start_code_reg[31]_0\(26),
      R => clear
    );
\up_adc_start_code_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(27),
      Q => \up_adc_start_code_reg[31]_0\(27),
      R => clear
    );
\up_adc_start_code_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(28),
      Q => \up_adc_start_code_reg[31]_0\(28),
      R => clear
    );
\up_adc_start_code_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(29),
      Q => \up_adc_start_code_reg[31]_0\(29),
      R => clear
    );
\up_adc_start_code_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(2),
      Q => \up_adc_start_code_reg[31]_0\(2),
      R => clear
    );
\up_adc_start_code_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(30),
      Q => \up_adc_start_code_reg[31]_0\(30),
      R => clear
    );
\up_adc_start_code_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(31),
      Q => \up_adc_start_code_reg[31]_0\(31),
      R => clear
    );
\up_adc_start_code_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(3),
      Q => \up_adc_start_code_reg[31]_0\(3),
      R => clear
    );
\up_adc_start_code_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(4),
      Q => \up_adc_start_code_reg[31]_0\(4),
      R => clear
    );
\up_adc_start_code_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(5),
      Q => \up_adc_start_code_reg[31]_0\(5),
      R => clear
    );
\up_adc_start_code_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(6),
      Q => \up_adc_start_code_reg[31]_0\(6),
      R => clear
    );
\up_adc_start_code_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(7),
      Q => \up_adc_start_code_reg[31]_0\(7),
      R => clear
    );
\up_adc_start_code_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(8),
      Q => \up_adc_start_code_reg[31]_0\(8),
      R => clear
    );
\up_adc_start_code_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_start_code_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(9),
      Q => \up_adc_start_code_reg[31]_0\(9),
      R => clear
    );
up_adc_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_sync_reg_0,
      Q => p_7_in(0),
      R => clear
    );
up_core_preset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data2\(0),
      O => up_core_preset_i_1_n_0
    );
up_core_preset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_core_preset_i_1_n_0,
      Q => up_core_preset,
      S => clear
    );
up_mmcm_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_mmcm_resetn_reg_0,
      Q => \^data2\(1),
      R => clear
    );
up_pps_irq_mask_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_pps_irq_mask_reg_1,
      Q => up_pps_irq_mask_reg_0,
      S => clear
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s_9,
      Q => up_rack_s(0),
      R => clear
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(0),
      Q => Q(0),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(10),
      Q => Q(10),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(11),
      Q => Q(11),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(12),
      Q => Q(12),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(13),
      Q => Q(13),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(14),
      Q => Q(14),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(15),
      Q => Q(15),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(16),
      Q => Q(16),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(17),
      Q => Q(17),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(18),
      Q => Q(18),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(19),
      Q => Q(19),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(1),
      Q => Q(1),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(20),
      Q => Q(20),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(21),
      Q => Q(21),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(22),
      Q => Q(22),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(23),
      Q => Q(23),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(24),
      Q => Q(24),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(25),
      Q => Q(25),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(26),
      Q => Q(26),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(27),
      Q => Q(27),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(28),
      Q => Q(28),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(29),
      Q => Q(29),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(2),
      Q => Q(2),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(30),
      Q => Q(30),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(31),
      Q => Q(31),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(3),
      Q => Q(3),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(4),
      Q => Q(4),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(5),
      Q => Q(5),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(6),
      Q => Q(6),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(7),
      Q => Q(7),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(8),
      Q => Q(8),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_0\(9),
      Q => Q(9),
      R => \up_rdata_int_reg[0]_0\(0)
    );
up_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_resetn_reg_0,
      Q => \^data2\(0),
      R => clear
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(0),
      Q => \up_scratch_reg[31]_0\(0),
      R => clear
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(10),
      Q => \up_scratch_reg[31]_0\(10),
      R => clear
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(11),
      Q => \up_scratch_reg[31]_0\(11),
      R => clear
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(12),
      Q => \up_scratch_reg[31]_0\(12),
      R => clear
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(13),
      Q => \up_scratch_reg[31]_0\(13),
      R => clear
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(14),
      Q => \up_scratch_reg[31]_0\(14),
      R => clear
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(15),
      Q => \up_scratch_reg[31]_0\(15),
      R => clear
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(16),
      Q => \up_scratch_reg[31]_0\(16),
      R => clear
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(17),
      Q => \up_scratch_reg[31]_0\(17),
      R => clear
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(18),
      Q => \up_scratch_reg[31]_0\(18),
      R => clear
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(19),
      Q => \up_scratch_reg[31]_0\(19),
      R => clear
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(1),
      Q => \up_scratch_reg[31]_0\(1),
      R => clear
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(20),
      Q => \up_scratch_reg[31]_0\(20),
      R => clear
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(21),
      Q => \up_scratch_reg[31]_0\(21),
      R => clear
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(22),
      Q => \up_scratch_reg[31]_0\(22),
      R => clear
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(23),
      Q => \up_scratch_reg[31]_0\(23),
      R => clear
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(24),
      Q => \up_scratch_reg[31]_0\(24),
      R => clear
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(25),
      Q => \up_scratch_reg[31]_0\(25),
      R => clear
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(26),
      Q => \up_scratch_reg[31]_0\(26),
      R => clear
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(27),
      Q => \up_scratch_reg[31]_0\(27),
      R => clear
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(28),
      Q => \up_scratch_reg[31]_0\(28),
      R => clear
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(29),
      Q => \up_scratch_reg[31]_0\(29),
      R => clear
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(2),
      Q => \up_scratch_reg[31]_0\(2),
      R => clear
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(30),
      Q => \up_scratch_reg[31]_0\(30),
      R => clear
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(31),
      Q => \up_scratch_reg[31]_0\(31),
      R => clear
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(3),
      Q => \up_scratch_reg[31]_0\(3),
      R => clear
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(4),
      Q => \up_scratch_reg[31]_0\(4),
      R => clear
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(5),
      Q => \up_scratch_reg[31]_0\(5),
      R => clear
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(6),
      Q => \up_scratch_reg[31]_0\(6),
      R => clear
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(7),
      Q => \up_scratch_reg[31]_0\(7),
      R => clear
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(8),
      Q => \up_scratch_reg[31]_0\(8),
      R => clear
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(9),
      Q => \up_scratch_reg[31]_0\(9),
      R => clear
    );
up_status_ovf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_status_ovf_reg_0,
      Q => p_4_in(0),
      R => clear
    );
\up_timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \up_timer[0]_i_3_n_0\,
      I1 => \up_timer[0]_i_4_n_0\,
      I2 => \up_timer[0]_i_5_n_0\,
      I3 => \up_timer_reg[0]_0\,
      I4 => \up_timer[0]_i_7_n_0\,
      O => \up_timer[0]_i_1_n_0\
    );
\up_timer[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(24),
      I1 => \^up_timer_reg\(25),
      I2 => \^up_timer_reg\(22),
      I3 => \^up_timer_reg\(23),
      I4 => \^up_timer_reg\(21),
      I5 => \^up_timer_reg\(20),
      O => \up_timer[0]_i_12_n_0\
    );
\up_timer[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(18),
      I1 => \^up_timer_reg\(19),
      I2 => \^up_timer_reg\(16),
      I3 => \^up_timer_reg\(17),
      I4 => \^up_timer_reg\(15),
      I5 => \^up_timer_reg\(14),
      O => \up_timer[0]_i_13_n_0\
    );
\up_timer[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(12),
      I1 => \^up_timer_reg\(13),
      I2 => \^up_timer_reg\(10),
      I3 => \^up_timer_reg\(11),
      I4 => \^up_timer_reg\(9),
      I5 => \^up_timer_reg\(8),
      O => \up_timer[0]_i_3_n_0\
    );
\up_timer[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(6),
      I1 => \^up_timer_reg\(7),
      I2 => \^up_timer_reg\(4),
      I3 => \^up_timer_reg\(5),
      I4 => \^up_timer_reg\(3),
      I5 => \^up_timer_reg\(2),
      O => \up_timer[0]_i_4_n_0\
    );
\up_timer[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(30),
      I1 => \^up_timer_reg\(31),
      I2 => \^up_timer_reg\(28),
      I3 => \^up_timer_reg\(29),
      I4 => \^up_timer_reg\(27),
      I5 => \^up_timer_reg\(26),
      O => \up_timer[0]_i_5_n_0\
    );
\up_timer[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_timer[0]_i_12_n_0\,
      I1 => \up_timer[0]_i_13_n_0\,
      I2 => \^up_timer_reg\(1),
      I3 => \^up_timer_reg\(0),
      O => \up_timer[0]_i_7_n_0\
    );
\up_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(0),
      Q => \^up_timer_reg\(0),
      R => clear
    );
\up_timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(2),
      Q => \^up_timer_reg\(10),
      R => clear
    );
\up_timer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(3),
      Q => \^up_timer_reg\(11),
      R => clear
    );
\up_timer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(0),
      Q => \^up_timer_reg\(12),
      R => clear
    );
\up_timer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(1),
      Q => \^up_timer_reg\(13),
      R => clear
    );
\up_timer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(2),
      Q => \^up_timer_reg\(14),
      R => clear
    );
\up_timer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(3),
      Q => \^up_timer_reg\(15),
      R => clear
    );
\up_timer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(0),
      Q => \^up_timer_reg\(16),
      R => clear
    );
\up_timer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(1),
      Q => \^up_timer_reg\(17),
      R => clear
    );
\up_timer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(2),
      Q => \^up_timer_reg\(18),
      R => clear
    );
\up_timer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(3),
      Q => \^up_timer_reg\(19),
      R => clear
    );
\up_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(1),
      Q => \^up_timer_reg\(1),
      R => clear
    );
\up_timer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(0),
      Q => \^up_timer_reg\(20),
      R => clear
    );
\up_timer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(1),
      Q => \^up_timer_reg\(21),
      R => clear
    );
\up_timer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(2),
      Q => \^up_timer_reg\(22),
      R => clear
    );
\up_timer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(3),
      Q => \^up_timer_reg\(23),
      R => clear
    );
\up_timer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(0),
      Q => \^up_timer_reg\(24),
      R => clear
    );
\up_timer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(1),
      Q => \^up_timer_reg\(25),
      R => clear
    );
\up_timer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(2),
      Q => \^up_timer_reg\(26),
      R => clear
    );
\up_timer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(3),
      Q => \^up_timer_reg\(27),
      R => clear
    );
\up_timer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(0),
      Q => \^up_timer_reg\(28),
      R => clear
    );
\up_timer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(1),
      Q => \^up_timer_reg\(29),
      R => clear
    );
\up_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(2),
      Q => \^up_timer_reg\(2),
      R => clear
    );
\up_timer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(2),
      Q => \^up_timer_reg\(30),
      R => clear
    );
\up_timer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(3),
      Q => \^up_timer_reg\(31),
      R => clear
    );
\up_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(3),
      Q => \^up_timer_reg\(3),
      R => clear
    );
\up_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(0),
      Q => \^up_timer_reg\(4),
      R => clear
    );
\up_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(1),
      Q => \^up_timer_reg\(5),
      R => clear
    );
\up_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(2),
      Q => \^up_timer_reg\(6),
      R => clear
    );
\up_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(3),
      Q => \^up_timer_reg\(7),
      R => clear
    );
\up_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(0),
      Q => \^up_timer_reg\(8),
      R => clear
    );
\up_timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(1),
      Q => \^up_timer_reg\(9),
      R => clear
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_s,
      Q => up_wack_s(0),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel is
  port (
    up_dac_iq_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dac_pn_enb_reg_0 : out STD_LOGIC;
    up_dac_lb_enb_reg_0 : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]_0\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_dac_pat_data_1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \up_dac_pat_data_2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_pn_data_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_data_cntrl_int_reg[3]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[1]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_xfer_count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac_valid_sel : in STD_LOGIC;
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel is
  signal data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_dac_data_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_dac_data_sel_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \^up_dac_lb_enb_reg_0\ : STD_LOGIC;
  signal \^up_dac_pat_data_1_reg[15]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^up_dac_pn_enb_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[3]_i_1\ : label is "soft_lutpair81";
begin
  up_dac_lb_enb_reg_0 <= \^up_dac_lb_enb_reg_0\;
  \up_dac_pat_data_1_reg[15]_0\(25 downto 0) <= \^up_dac_pat_data_1_reg[15]_0\(25 downto 0);
  up_dac_pn_enb_reg_0 <= \^up_dac_pn_enb_reg_0\;
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1\
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \d_data_cntrl_int_reg[3]_0\ => \d_data_cntrl_int_reg[3]\,
      dac_data_i0(11 downto 0) => dac_data_i0(11 downto 0),
      \dac_data_out_int_reg[11]\(11 downto 0) => \dac_data_out_int_reg[11]\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      \dac_pn_data_reg[11]\(11 downto 0) => \dac_pn_data_reg[11]\(11 downto 0),
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      s_axi_aclk => s_axi_aclk,
      \up_xfer_count_reg[5]_0\(0) => \up_xfer_count_reg[5]\(0),
      \up_xfer_data_reg[35]_0\(27 downto 2) => \^up_dac_pat_data_1_reg[15]_0\(25 downto 0),
      \up_xfer_data_reg[35]_0\(1) => \up_dac_data_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[35]_0\(0) => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^up_dac_lb_enb_reg_0\,
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => up_dac_data_sel(0),
      O => \up_dac_data_sel_m[0]_i_1_n_0\
    );
\up_dac_data_sel_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(1),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[1]_i_1_n_0\
    );
\up_dac_data_sel_m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(2),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[2]_i_1_n_0\
    );
\up_dac_data_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => up_dac_data_sel(3),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[3]_i_1_n_0\
    );
\up_dac_data_sel_m_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[0]_i_1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[1]_i_1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[1]\
    );
\up_dac_data_sel_m_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[2]_i_1_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(0)
    );
\up_dac_data_sel_m_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[3]_i_1_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(1)
    );
\up_dac_data_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => up_dac_data_sel(0)
    );
\up_dac_data_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => up_dac_data_sel(1)
    );
\up_dac_data_sel_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => up_dac_data_sel(2)
    );
\up_dac_data_sel_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => up_dac_data_sel(3)
    );
\up_dac_iq_mode_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_iq_mode_reg[0]_0\,
      Q => up_dac_iq_mode(0)
    );
\up_dac_iq_mode_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_iq_mode_reg[1]_0\,
      Q => up_dac_iq_mode(1)
    );
up_dac_lb_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => up_dac_lb_enb_reg_1,
      Q => \^up_dac_lb_enb_reg_0\
    );
\up_dac_pat_data_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => data2(0)
    );
\up_dac_pat_data_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(10),
      Q => \^up_dac_pat_data_1_reg[15]_0\(20)
    );
\up_dac_pat_data_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(11),
      Q => \^up_dac_pat_data_1_reg[15]_0\(21)
    );
\up_dac_pat_data_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(12),
      Q => \^up_dac_pat_data_1_reg[15]_0\(22)
    );
\up_dac_pat_data_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(13),
      Q => \^up_dac_pat_data_1_reg[15]_0\(23)
    );
\up_dac_pat_data_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(14),
      Q => \^up_dac_pat_data_1_reg[15]_0\(24)
    );
\up_dac_pat_data_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(15),
      Q => \^up_dac_pat_data_1_reg[15]_0\(25)
    );
\up_dac_pat_data_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => data2(1)
    );
\up_dac_pat_data_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => \up_dac_pat_data_2_reg[3]_0\(0)
    );
\up_dac_pat_data_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => \up_dac_pat_data_2_reg[3]_0\(1)
    );
\up_dac_pat_data_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(4),
      Q => \^up_dac_pat_data_1_reg[15]_0\(14)
    );
\up_dac_pat_data_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(5),
      Q => \^up_dac_pat_data_1_reg[15]_0\(15)
    );
\up_dac_pat_data_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(6),
      Q => \^up_dac_pat_data_1_reg[15]_0\(16)
    );
\up_dac_pat_data_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(7),
      Q => \^up_dac_pat_data_1_reg[15]_0\(17)
    );
\up_dac_pat_data_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(8),
      Q => \^up_dac_pat_data_1_reg[15]_0\(18)
    );
\up_dac_pat_data_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(9),
      Q => \^up_dac_pat_data_1_reg[15]_0\(19)
    );
\up_dac_pat_data_2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(16),
      Q => \up_dac_pat_data_2_reg[3]_0\(2)
    );
\up_dac_pat_data_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(26),
      Q => \^up_dac_pat_data_1_reg[15]_0\(8)
    );
\up_dac_pat_data_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(27),
      Q => \^up_dac_pat_data_1_reg[15]_0\(9)
    );
\up_dac_pat_data_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(28),
      Q => \^up_dac_pat_data_1_reg[15]_0\(10)
    );
\up_dac_pat_data_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(29),
      Q => \^up_dac_pat_data_1_reg[15]_0\(11)
    );
\up_dac_pat_data_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(30),
      Q => \^up_dac_pat_data_1_reg[15]_0\(12)
    );
\up_dac_pat_data_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(31),
      Q => \^up_dac_pat_data_1_reg[15]_0\(13)
    );
\up_dac_pat_data_2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(17),
      Q => \up_dac_pat_data_2_reg[3]_0\(3)
    );
\up_dac_pat_data_2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(18),
      Q => \up_dac_pat_data_2_reg[3]_0\(4)
    );
\up_dac_pat_data_2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(19),
      Q => \up_dac_pat_data_2_reg[3]_0\(5)
    );
\up_dac_pat_data_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(20),
      Q => \^up_dac_pat_data_1_reg[15]_0\(2)
    );
\up_dac_pat_data_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(21),
      Q => \^up_dac_pat_data_1_reg[15]_0\(3)
    );
\up_dac_pat_data_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(22),
      Q => \^up_dac_pat_data_1_reg[15]_0\(4)
    );
\up_dac_pat_data_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(23),
      Q => \^up_dac_pat_data_1_reg[15]_0\(5)
    );
\up_dac_pat_data_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(24),
      Q => \^up_dac_pat_data_1_reg[15]_0\(6)
    );
\up_dac_pat_data_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(25),
      Q => \^up_dac_pat_data_1_reg[15]_0\(7)
    );
up_dac_pn_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => up_dac_pn_enb_reg_1,
      Q => \^up_dac_pn_enb_reg_0\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => up_rreq_s,
      Q => up_rack_s(0)
    );
\up_rdata_int[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => data2(0),
      I1 => \up_rdata_int_reg[1]_0\(0),
      I2 => \^up_dac_pn_enb_reg_0\,
      I3 => \up_rdata_int_reg[1]_0\(1),
      I4 => \up_dac_data_sel_m_reg_n_0_[0]\,
      I5 => \up_rdata_int_reg[1]_0\(2),
      O => \up_dac_pat_data_1_reg[0]_0\
    );
\up_rdata_int[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => data2(1),
      I1 => \up_rdata_int_reg[1]_0\(0),
      I2 => \^up_dac_lb_enb_reg_0\,
      I3 => \up_rdata_int_reg[1]_0\(1),
      I4 => \up_dac_data_sel_m_reg_n_0_[1]\,
      I5 => \up_rdata_int_reg[1]_0\(2),
      O => \up_dac_pat_data_1_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(0),
      Q => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(10),
      Q => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(11),
      Q => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(12),
      Q => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(13),
      Q => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(14),
      Q => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(15),
      Q => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(16),
      Q => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(17),
      Q => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(18),
      Q => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(19),
      Q => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(1),
      Q => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(20),
      Q => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(21),
      Q => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(22),
      Q => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(23),
      Q => \up_rdata_int_reg[31]_0\(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(24),
      Q => \up_rdata_int_reg[31]_0\(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(25),
      Q => \up_rdata_int_reg[31]_0\(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(26),
      Q => \up_rdata_int_reg[31]_0\(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(27),
      Q => \up_rdata_int_reg[31]_0\(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(28),
      Q => \up_rdata_int_reg[31]_0\(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(29),
      Q => \up_rdata_int_reg[31]_0\(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(2),
      Q => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(30),
      Q => \up_rdata_int_reg[31]_0\(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(31),
      Q => \up_rdata_int_reg[31]_0\(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(3),
      Q => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(4),
      Q => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(5),
      Q => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(6),
      Q => \up_rdata_int_reg[31]_0\(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(7),
      Q => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(8),
      Q => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_rdata_int_reg[31]_1\(9),
      Q => \up_rdata_int_reg[31]_0\(9)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => p_7_in,
      Q => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0\ is
  port (
    up_dac_iq_mode_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dac_pn_enb_reg_0 : out STD_LOGIC;
    up_dac_lb_enb_reg_0 : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]_0\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_dac_pat_data_1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \up_dac_pat_data_2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_pn_data_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_data_cntrl_int_reg[3]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[1]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_xfer_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    p_7_in_4 : in STD_LOGIC;
    up_rreq_s_5 : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac_valid_sel : in STD_LOGIC;
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0\ : entity is "up_dac_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0\ is
  signal data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_dac_data_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_dac_data_sel_m[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \^up_dac_lb_enb_reg_0\ : STD_LOGIC;
  signal \^up_dac_pat_data_1_reg[15]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^up_dac_pn_enb_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[0]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[1]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[3]_i_1__0\ : label is "soft_lutpair110";
begin
  up_dac_lb_enb_reg_0 <= \^up_dac_lb_enb_reg_0\;
  \up_dac_pat_data_1_reg[15]_0\(25 downto 0) <= \^up_dac_pat_data_1_reg[15]_0\(25 downto 0);
  up_dac_pn_enb_reg_0 <= \^up_dac_pn_enb_reg_0\;
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2\
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \d_data_cntrl_int_reg[3]_0\ => \d_data_cntrl_int_reg[3]\,
      \dac_data_out_int_reg[11]\(11 downto 0) => \dac_data_out_int_reg[11]\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      dac_data_q0(11 downto 0) => dac_data_q0(11 downto 0),
      \dac_pn_data_reg[11]\(11 downto 0) => \dac_pn_data_reg[11]\(11 downto 0),
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      s_axi_aclk => s_axi_aclk,
      \up_xfer_count_reg[0]_0\(0) => \up_xfer_count_reg[0]\(0),
      \up_xfer_data_reg[35]_0\(27 downto 2) => \^up_dac_pat_data_1_reg[15]_0\(25 downto 0),
      \up_xfer_data_reg[35]_0\(1) => \up_dac_data_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[35]_0\(0) => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^up_dac_lb_enb_reg_0\,
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => up_dac_data_sel(0),
      O => \up_dac_data_sel_m[0]_i_1__0_n_0\
    );
\up_dac_data_sel_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(1),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[1]_i_1__0_n_0\
    );
\up_dac_data_sel_m[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(2),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[2]_i_1__0_n_0\
    );
\up_dac_data_sel_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => up_dac_data_sel(3),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[3]_i_1__0_n_0\
    );
\up_dac_data_sel_m_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_data_sel_m[0]_i_1__0_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_data_sel_m[1]_i_1__0_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[1]\
    );
\up_dac_data_sel_m_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_data_sel_m[2]_i_1__0_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(0)
    );
\up_dac_data_sel_m_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_data_sel_m[3]_i_1__0_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(1)
    );
\up_dac_data_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => up_dac_data_sel(0)
    );
\up_dac_data_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => up_dac_data_sel(1)
    );
\up_dac_data_sel_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => up_dac_data_sel(2)
    );
\up_dac_data_sel_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => up_dac_data_sel(3)
    );
\up_dac_iq_mode_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_iq_mode_reg[0]_0\,
      Q => up_dac_iq_mode_0(0)
    );
\up_dac_iq_mode_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_iq_mode_reg[1]_0\,
      Q => up_dac_iq_mode_0(1)
    );
up_dac_lb_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => up_dac_lb_enb_reg_1,
      Q => \^up_dac_lb_enb_reg_0\
    );
\up_dac_pat_data_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => data2(0)
    );
\up_dac_pat_data_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(10),
      Q => \^up_dac_pat_data_1_reg[15]_0\(20)
    );
\up_dac_pat_data_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(11),
      Q => \^up_dac_pat_data_1_reg[15]_0\(21)
    );
\up_dac_pat_data_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(12),
      Q => \^up_dac_pat_data_1_reg[15]_0\(22)
    );
\up_dac_pat_data_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(13),
      Q => \^up_dac_pat_data_1_reg[15]_0\(23)
    );
\up_dac_pat_data_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(14),
      Q => \^up_dac_pat_data_1_reg[15]_0\(24)
    );
\up_dac_pat_data_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(15),
      Q => \^up_dac_pat_data_1_reg[15]_0\(25)
    );
\up_dac_pat_data_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => data2(1)
    );
\up_dac_pat_data_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => \up_dac_pat_data_2_reg[3]_0\(0)
    );
\up_dac_pat_data_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => \up_dac_pat_data_2_reg[3]_0\(1)
    );
\up_dac_pat_data_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(4),
      Q => \^up_dac_pat_data_1_reg[15]_0\(14)
    );
\up_dac_pat_data_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(5),
      Q => \^up_dac_pat_data_1_reg[15]_0\(15)
    );
\up_dac_pat_data_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(6),
      Q => \^up_dac_pat_data_1_reg[15]_0\(16)
    );
\up_dac_pat_data_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(7),
      Q => \^up_dac_pat_data_1_reg[15]_0\(17)
    );
\up_dac_pat_data_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(8),
      Q => \^up_dac_pat_data_1_reg[15]_0\(18)
    );
\up_dac_pat_data_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(9),
      Q => \^up_dac_pat_data_1_reg[15]_0\(19)
    );
\up_dac_pat_data_2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(16),
      Q => \up_dac_pat_data_2_reg[3]_0\(2)
    );
\up_dac_pat_data_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(26),
      Q => \^up_dac_pat_data_1_reg[15]_0\(8)
    );
\up_dac_pat_data_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(27),
      Q => \^up_dac_pat_data_1_reg[15]_0\(9)
    );
\up_dac_pat_data_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(28),
      Q => \^up_dac_pat_data_1_reg[15]_0\(10)
    );
\up_dac_pat_data_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(29),
      Q => \^up_dac_pat_data_1_reg[15]_0\(11)
    );
\up_dac_pat_data_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(30),
      Q => \^up_dac_pat_data_1_reg[15]_0\(12)
    );
\up_dac_pat_data_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(31),
      Q => \^up_dac_pat_data_1_reg[15]_0\(13)
    );
\up_dac_pat_data_2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(17),
      Q => \up_dac_pat_data_2_reg[3]_0\(3)
    );
\up_dac_pat_data_2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(18),
      Q => \up_dac_pat_data_2_reg[3]_0\(4)
    );
\up_dac_pat_data_2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(19),
      Q => \up_dac_pat_data_2_reg[3]_0\(5)
    );
\up_dac_pat_data_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(20),
      Q => \^up_dac_pat_data_1_reg[15]_0\(2)
    );
\up_dac_pat_data_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(21),
      Q => \^up_dac_pat_data_1_reg[15]_0\(3)
    );
\up_dac_pat_data_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(22),
      Q => \^up_dac_pat_data_1_reg[15]_0\(4)
    );
\up_dac_pat_data_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(23),
      Q => \^up_dac_pat_data_1_reg[15]_0\(5)
    );
\up_dac_pat_data_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(24),
      Q => \^up_dac_pat_data_1_reg[15]_0\(6)
    );
\up_dac_pat_data_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_dac_pat_data_2_reg[15]_1\(25),
      Q => \^up_dac_pat_data_1_reg[15]_0\(7)
    );
up_dac_pn_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => up_dac_pn_enb_reg_1,
      Q => \^up_dac_pn_enb_reg_0\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => up_rreq_s_5,
      Q => up_rack_s(0)
    );
\up_rdata_int[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => data2(0),
      I1 => \up_rdata_int_reg[1]_0\(0),
      I2 => \^up_dac_pn_enb_reg_0\,
      I3 => \up_rdata_int_reg[1]_0\(1),
      I4 => \up_dac_data_sel_m_reg_n_0_[0]\,
      I5 => \up_rdata_int_reg[1]_0\(2),
      O => \up_dac_pat_data_1_reg[0]_0\
    );
\up_rdata_int[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => data2(1),
      I1 => \up_rdata_int_reg[1]_0\(0),
      I2 => \^up_dac_lb_enb_reg_0\,
      I3 => \up_rdata_int_reg[1]_0\(1),
      I4 => \up_dac_data_sel_m_reg_n_0_[1]\,
      I5 => \up_rdata_int_reg[1]_0\(2),
      O => \up_dac_pat_data_1_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(0),
      Q => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(10),
      Q => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(11),
      Q => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(12),
      Q => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(13),
      Q => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(14),
      Q => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(15),
      Q => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(16),
      Q => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(17),
      Q => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(18),
      Q => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(19),
      Q => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(1),
      Q => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(20),
      Q => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(21),
      Q => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(22),
      Q => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(23),
      Q => \up_rdata_int_reg[31]_0\(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(24),
      Q => \up_rdata_int_reg[31]_0\(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(25),
      Q => \up_rdata_int_reg[31]_0\(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(26),
      Q => \up_rdata_int_reg[31]_0\(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(27),
      Q => \up_rdata_int_reg[31]_0\(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(28),
      Q => \up_rdata_int_reg[31]_0\(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(29),
      Q => \up_rdata_int_reg[31]_0\(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(2),
      Q => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(30),
      Q => \up_rdata_int_reg[31]_0\(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(31),
      Q => \up_rdata_int_reg[31]_0\(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(3),
      Q => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(4),
      Q => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(5),
      Q => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(6),
      Q => \up_rdata_int_reg[31]_0\(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(7),
      Q => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(8),
      Q => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => \up_rdata_int_reg[31]_1\(9),
      Q => \up_rdata_int_reg[31]_0\(9)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\(0),
      D => p_7_in_4,
      Q => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1\ is
  port (
    up_dac_pn_enb_reg_0 : out STD_LOGIC;
    up_dac_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_pn_data_reg[0]\ : out STD_LOGIC;
    \dac_pn_data_reg[1]\ : out STD_LOGIC;
    \dac_pn_data_reg[2]\ : out STD_LOGIC;
    \dac_pn_data_reg[3]\ : out STD_LOGIC;
    \dac_pn_data_reg[4]\ : out STD_LOGIC;
    \dac_pn_data_reg[5]\ : out STD_LOGIC;
    \dac_pn_data_reg[6]\ : out STD_LOGIC;
    \dac_pn_data_reg[7]\ : out STD_LOGIC;
    \dac_pn_data_reg[8]\ : out STD_LOGIC;
    \dac_pn_data_reg[9]\ : out STD_LOGIC;
    \dac_pn_data_reg[10]\ : out STD_LOGIC;
    \dac_pn_data_reg[11]\ : out STD_LOGIC;
    \up_xfer_data_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    dac_valid_sel : in STD_LOGIC;
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1\ : entity is "up_dac_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1\ is
  signal up_dac_data_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_dac_data_sel_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_dac_lb_enb_reg_0\ : STD_LOGIC;
  signal up_dac_pat_data_1 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal up_dac_pat_data_2 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \^up_dac_pn_enb_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[1]_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[2]_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[3]_i_1\ : label is "soft_lutpair138";
begin
  up_dac_lb_enb_reg_0 <= \^up_dac_lb_enb_reg_0\;
  up_dac_pn_enb_reg_0 <= \^up_dac_pn_enb_reg_0\;
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3\
     port map (
      D(11 downto 0) => D(11 downto 0),
      clk => clk,
      dac_data_i1(11 downto 0) => dac_data_i1(11 downto 0),
      \dac_data_out_int_reg[11]\(11 downto 0) => \dac_data_out_int_reg[11]\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      \dac_data_out_int_reg[11]_1\(11 downto 0) => \dac_data_out_int_reg[11]_1\(11 downto 0),
      \dac_pn_data_reg[0]\ => \dac_pn_data_reg[0]\,
      \dac_pn_data_reg[10]\ => \dac_pn_data_reg[10]\,
      \dac_pn_data_reg[11]\ => \dac_pn_data_reg[11]\,
      \dac_pn_data_reg[1]\ => \dac_pn_data_reg[1]\,
      \dac_pn_data_reg[2]\ => \dac_pn_data_reg[2]\,
      \dac_pn_data_reg[3]\ => \dac_pn_data_reg[3]\,
      \dac_pn_data_reg[4]\ => \dac_pn_data_reg[4]\,
      \dac_pn_data_reg[5]\ => \dac_pn_data_reg[5]\,
      \dac_pn_data_reg[6]\ => \dac_pn_data_reg[6]\,
      \dac_pn_data_reg[7]\ => \dac_pn_data_reg[7]\,
      \dac_pn_data_reg[8]\ => \dac_pn_data_reg[8]\,
      \dac_pn_data_reg[9]\ => \dac_pn_data_reg[9]\,
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      s_axi_aclk => s_axi_aclk,
      \up_xfer_data_reg[35]_0\(0) => \up_xfer_data_reg[35]\(0),
      \up_xfer_data_reg[35]_1\(27 downto 16) => up_dac_pat_data_1(15 downto 4),
      \up_xfer_data_reg[35]_1\(15 downto 4) => up_dac_pat_data_2(15 downto 4),
      \up_xfer_data_reg[35]_1\(3) => \up_dac_data_sel_m_reg_n_0_[3]\,
      \up_xfer_data_reg[35]_1\(2) => \up_dac_data_sel_m_reg_n_0_[2]\,
      \up_xfer_data_reg[35]_1\(1) => \up_dac_data_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[35]_1\(0) => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => up_dac_data_sel(0),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[0]_i_1_n_0\
    );
\up_dac_data_sel_m[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(1),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[1]_i_1__1_n_0\
    );
\up_dac_data_sel_m[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(2),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[2]_i_1__1_n_0\
    );
\up_dac_data_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => up_dac_data_sel(3),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[3]_i_1_n_0\
    );
\up_dac_data_sel_m_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[35]\(0),
      D => \up_dac_data_sel_m[0]_i_1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[35]\(0),
      D => \up_dac_data_sel_m[1]_i_1__1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[1]\
    );
\up_dac_data_sel_m_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[35]\(0),
      D => \up_dac_data_sel_m[2]_i_1__1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[2]\
    );
\up_dac_data_sel_m_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[35]\(0),
      D => \up_dac_data_sel_m[3]_i_1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[3]\
    );
\up_dac_data_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(0),
      Q => up_dac_data_sel(0)
    );
\up_dac_data_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(1),
      Q => up_dac_data_sel(1)
    );
\up_dac_data_sel_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(2),
      Q => up_dac_data_sel(2)
    );
\up_dac_data_sel_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(3),
      Q => up_dac_data_sel(3)
    );
up_dac_lb_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[35]\(0),
      D => up_dac_lb_enb_reg_1,
      Q => \^up_dac_lb_enb_reg_0\
    );
\up_dac_pat_data_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(10),
      Q => up_dac_pat_data_1(10)
    );
\up_dac_pat_data_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(11),
      Q => up_dac_pat_data_1(11)
    );
\up_dac_pat_data_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(12),
      Q => up_dac_pat_data_1(12)
    );
\up_dac_pat_data_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(13),
      Q => up_dac_pat_data_1(13)
    );
\up_dac_pat_data_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(14),
      Q => up_dac_pat_data_1(14)
    );
\up_dac_pat_data_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(15),
      Q => up_dac_pat_data_1(15)
    );
\up_dac_pat_data_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(4),
      Q => up_dac_pat_data_1(4)
    );
\up_dac_pat_data_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(5),
      Q => up_dac_pat_data_1(5)
    );
\up_dac_pat_data_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(6),
      Q => up_dac_pat_data_1(6)
    );
\up_dac_pat_data_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(7),
      Q => up_dac_pat_data_1(7)
    );
\up_dac_pat_data_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(8),
      Q => up_dac_pat_data_1(8)
    );
\up_dac_pat_data_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(9),
      Q => up_dac_pat_data_1(9)
    );
\up_dac_pat_data_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(22),
      Q => up_dac_pat_data_2(10)
    );
\up_dac_pat_data_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(23),
      Q => up_dac_pat_data_2(11)
    );
\up_dac_pat_data_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(24),
      Q => up_dac_pat_data_2(12)
    );
\up_dac_pat_data_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(25),
      Q => up_dac_pat_data_2(13)
    );
\up_dac_pat_data_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(26),
      Q => up_dac_pat_data_2(14)
    );
\up_dac_pat_data_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(27),
      Q => up_dac_pat_data_2(15)
    );
\up_dac_pat_data_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(16),
      Q => up_dac_pat_data_2(4)
    );
\up_dac_pat_data_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(17),
      Q => up_dac_pat_data_2(5)
    );
\up_dac_pat_data_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(18),
      Q => up_dac_pat_data_2(6)
    );
\up_dac_pat_data_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(19),
      Q => up_dac_pat_data_2(7)
    );
\up_dac_pat_data_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(20),
      Q => up_dac_pat_data_2(8)
    );
\up_dac_pat_data_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[35]\(0),
      D => Q(21),
      Q => up_dac_pat_data_2(9)
    );
up_dac_pn_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[35]\(0),
      D => up_dac_pn_enb_reg_1,
      Q => \^up_dac_pn_enb_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2\ is
  port (
    up_dac_pn_enb_reg_0 : out STD_LOGIC;
    up_dac_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_pn_data_reg[0]\ : out STD_LOGIC;
    \dac_pn_data_reg[1]\ : out STD_LOGIC;
    \dac_pn_data_reg[2]\ : out STD_LOGIC;
    \dac_pn_data_reg[3]\ : out STD_LOGIC;
    \dac_pn_data_reg[4]\ : out STD_LOGIC;
    \dac_pn_data_reg[5]\ : out STD_LOGIC;
    \dac_pn_data_reg[6]\ : out STD_LOGIC;
    \dac_pn_data_reg[7]\ : out STD_LOGIC;
    \dac_pn_data_reg[8]\ : out STD_LOGIC;
    \dac_pn_data_reg[9]\ : out STD_LOGIC;
    \dac_pn_data_reg[10]\ : out STD_LOGIC;
    \dac_pn_data_reg[11]\ : out STD_LOGIC;
    \up_xfer_count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    dac_valid_sel : in STD_LOGIC;
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_int_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2\ : entity is "up_dac_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2\ is
  signal up_dac_data_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_dac_data_sel_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_dac_lb_enb_reg_0\ : STD_LOGIC;
  signal up_dac_pat_data_1 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal up_dac_pat_data_2 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \^up_dac_pn_enb_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[1]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[2]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[3]_i_1\ : label is "soft_lutpair166";
begin
  up_dac_lb_enb_reg_0 <= \^up_dac_lb_enb_reg_0\;
  up_dac_pn_enb_reg_0 <= \^up_dac_pn_enb_reg_0\;
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1\
     port map (
      D(11 downto 0) => D(11 downto 0),
      clk => clk,
      \dac_data_out_int_reg[11]\(11 downto 0) => \dac_data_out_int_reg[11]\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      \dac_data_out_int_reg[11]_1\(11 downto 0) => \dac_data_out_int_reg[11]_1\(11 downto 0),
      dac_data_q1(11 downto 0) => dac_data_q1(11 downto 0),
      \dac_pn_data_reg[0]\ => \dac_pn_data_reg[0]\,
      \dac_pn_data_reg[10]\ => \dac_pn_data_reg[10]\,
      \dac_pn_data_reg[11]\ => \dac_pn_data_reg[11]\,
      \dac_pn_data_reg[1]\ => \dac_pn_data_reg[1]\,
      \dac_pn_data_reg[2]\ => \dac_pn_data_reg[2]\,
      \dac_pn_data_reg[3]\ => \dac_pn_data_reg[3]\,
      \dac_pn_data_reg[4]\ => \dac_pn_data_reg[4]\,
      \dac_pn_data_reg[5]\ => \dac_pn_data_reg[5]\,
      \dac_pn_data_reg[6]\ => \dac_pn_data_reg[6]\,
      \dac_pn_data_reg[7]\ => \dac_pn_data_reg[7]\,
      \dac_pn_data_reg[8]\ => \dac_pn_data_reg[8]\,
      \dac_pn_data_reg[9]\ => \dac_pn_data_reg[9]\,
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      s_axi_aclk => s_axi_aclk,
      \up_xfer_count_reg[5]_0\(0) => \up_xfer_count_reg[5]\(0),
      \up_xfer_data_reg[35]_0\(27 downto 16) => up_dac_pat_data_1(15 downto 4),
      \up_xfer_data_reg[35]_0\(15 downto 4) => up_dac_pat_data_2(15 downto 4),
      \up_xfer_data_reg[35]_0\(3) => \up_dac_data_sel_m_reg_n_0_[3]\,
      \up_xfer_data_reg[35]_0\(2) => \up_dac_data_sel_m_reg_n_0_[2]\,
      \up_xfer_data_reg[35]_0\(1) => \up_dac_data_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[35]_0\(0) => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => up_dac_data_sel(0),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[0]_i_1_n_0\
    );
\up_dac_data_sel_m[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(1),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[1]_i_1__2_n_0\
    );
\up_dac_data_sel_m[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(2),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[2]_i_1__2_n_0\
    );
\up_dac_data_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => up_dac_data_sel(3),
      I1 => \^up_dac_lb_enb_reg_0\,
      I2 => \^up_dac_pn_enb_reg_0\,
      O => \up_dac_data_sel_m[3]_i_1_n_0\
    );
\up_dac_data_sel_m_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[0]_i_1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[0]\
    );
\up_dac_data_sel_m_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[1]_i_1__2_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[1]\
    );
\up_dac_data_sel_m_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[2]_i_1__2_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[2]\
    );
\up_dac_data_sel_m_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => \up_dac_data_sel_m[3]_i_1_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[3]\
    );
\up_dac_data_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(0),
      Q => up_dac_data_sel(0)
    );
\up_dac_data_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(1),
      Q => up_dac_data_sel(1)
    );
\up_dac_data_sel_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(2),
      Q => up_dac_data_sel(2)
    );
\up_dac_data_sel_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(3),
      Q => up_dac_data_sel(3)
    );
up_dac_lb_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => up_dac_lb_enb_reg_1,
      Q => \^up_dac_lb_enb_reg_0\
    );
\up_dac_pat_data_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(10),
      Q => up_dac_pat_data_1(10)
    );
\up_dac_pat_data_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(11),
      Q => up_dac_pat_data_1(11)
    );
\up_dac_pat_data_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(12),
      Q => up_dac_pat_data_1(12)
    );
\up_dac_pat_data_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(13),
      Q => up_dac_pat_data_1(13)
    );
\up_dac_pat_data_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(14),
      Q => up_dac_pat_data_1(14)
    );
\up_dac_pat_data_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(15),
      Q => up_dac_pat_data_1(15)
    );
\up_dac_pat_data_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(4),
      Q => up_dac_pat_data_1(4)
    );
\up_dac_pat_data_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(5),
      Q => up_dac_pat_data_1(5)
    );
\up_dac_pat_data_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(6),
      Q => up_dac_pat_data_1(6)
    );
\up_dac_pat_data_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(7),
      Q => up_dac_pat_data_1(7)
    );
\up_dac_pat_data_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(8),
      Q => up_dac_pat_data_1(8)
    );
\up_dac_pat_data_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(9),
      Q => up_dac_pat_data_1(9)
    );
\up_dac_pat_data_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(22),
      Q => up_dac_pat_data_2(10)
    );
\up_dac_pat_data_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(23),
      Q => up_dac_pat_data_2(11)
    );
\up_dac_pat_data_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(24),
      Q => up_dac_pat_data_2(12)
    );
\up_dac_pat_data_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(25),
      Q => up_dac_pat_data_2(13)
    );
\up_dac_pat_data_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(26),
      Q => up_dac_pat_data_2(14)
    );
\up_dac_pat_data_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(27),
      Q => up_dac_pat_data_2(15)
    );
\up_dac_pat_data_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(16),
      Q => up_dac_pat_data_2(4)
    );
\up_dac_pat_data_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(17),
      Q => up_dac_pat_data_2(5)
    );
\up_dac_pat_data_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(18),
      Q => up_dac_pat_data_2(6)
    );
\up_dac_pat_data_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(19),
      Q => up_dac_pat_data_2(7)
    );
\up_dac_pat_data_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(20),
      Q => up_dac_pat_data_2(8)
    );
\up_dac_pat_data_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[5]\(0),
      D => Q(21),
      Q => up_dac_pat_data_2(9)
    );
up_dac_pn_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[5]\(0),
      D => up_dac_pn_enb_reg_1,
      Q => \^up_dac_pn_enb_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common is
  port (
    s_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_rst : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    up_dac_frame_reg_0 : out STD_LOGIC;
    up_dac_par_type_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_status_unf : out STD_LOGIC;
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_xfer_done_s : out STD_LOGIC;
    data1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_mmcm_resetn_reg_0 : out STD_LOGIC;
    \up_scratch_reg[19]_0\ : out STD_LOGIC;
    \up_scratch_reg[16]_0\ : out STD_LOGIC;
    \up_scratch_reg[4]_0\ : out STD_LOGIC;
    \up_scratch_reg[0]_0\ : out STD_LOGIC;
    \up_d_count_reg[0]\ : out STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    \d_data_cntrl_int_reg[21]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_valid_i1_int0 : out STD_LOGIC;
    dac_r1_mode : out STD_LOGIC;
    dac_data_sync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_data_sync_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_data_sync_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac_data_sync_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    up_dac_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    up_dac_sync_reg_0 : in STD_LOGIC;
    up_dac_frame_reg_1 : in STD_LOGIC;
    up_dac_par_type0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_clksel_reg_0 : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_status_unf_reg_0 : in STD_LOGIC;
    up_rreq_s_6 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg_0 : in STD_LOGIC;
    up_dac_clk_enb_reg_0 : in STD_LOGIC;
    up_mmcm_resetn_reg_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_timer_reg[0]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adc_valid_s : in STD_LOGIC;
    dac_dunf : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_rate_cnt_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_rate_cnt_reg_15_sp_1 : in STD_LOGIC;
    \up_dac_datarate_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_gpio_out_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal dac_rate_cnt_reg_15_sn_1 : STD_LOGIC;
  signal \^dac_rst\ : STD_LOGIC;
  signal dac_sync : STD_LOGIC;
  signal dac_sync_2d : STD_LOGIC;
  signal \dac_sync_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \dac_sync_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_sync_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_sync_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[4]\ : STD_LOGIC;
  signal dac_sync_d : STD_LOGIC;
  signal dac_sync_s : STD_LOGIC;
  signal \^data1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_aresetn_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_core_preset : STD_LOGIC;
  signal \up_core_preset_i_1__0_n_0\ : STD_LOGIC;
  signal \^up_dac_frame_reg_0\ : STD_LOGIC;
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal up_scratch : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \up_timer[0]_i_15_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_16_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_17_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_18_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_19_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_20_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \^up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_sync_count[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dac_sync_count[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dac_sync_count[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dac_sync_count[3]_i_1\ : label is "soft_lutpair188";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  dac_rate_cnt_reg_15_sn_1 <= dac_rate_cnt_reg_15_sp_1;
  dac_rst <= \^dac_rst\;
  data1(2 downto 0) <= \^data1\(2 downto 0);
  s_axi_aresetn_0(0) <= \^s_axi_aresetn_0\(0);
  up_dac_frame_reg_0 <= \^up_dac_frame_reg_0\;
  up_timer_reg(31 downto 0) <= \^up_timer_reg\(31 downto 0);
dac_sync_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_sync_d,
      Q => dac_sync_2d,
      R => '0'
    );
\dac_sync_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => \dac_sync_count_reg_n_0_[0]\,
      O => \p_0_in__6\(0)
    );
\dac_sync_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[1]\,
      I1 => \dac_sync_count_reg_n_0_[0]\,
      I2 => p_0_in,
      O => \dac_sync_count[1]_i_1_n_0\
    );
\dac_sync_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => p_0_in,
      I1 => \dac_sync_count_reg_n_0_[0]\,
      I2 => \dac_sync_count_reg_n_0_[1]\,
      I3 => \dac_sync_count_reg_n_0_[2]\,
      O => \p_0_in__6\(2)
    );
\dac_sync_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => p_0_in,
      I1 => \dac_sync_count_reg_n_0_[1]\,
      I2 => \dac_sync_count_reg_n_0_[0]\,
      I3 => \dac_sync_count_reg_n_0_[2]\,
      I4 => \dac_sync_count_reg_n_0_[3]\,
      O => \p_0_in__6\(3)
    );
\dac_sync_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[3]\,
      I1 => \dac_sync_count_reg_n_0_[2]\,
      I2 => \dac_sync_count_reg_n_0_[0]\,
      I3 => \dac_sync_count_reg_n_0_[1]\,
      I4 => \dac_sync_count_reg_n_0_[4]\,
      I5 => p_0_in,
      O => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => dac_sync_2d,
      I2 => dac_sync_d,
      O => \dac_sync_count[5]_i_1_n_0\
    );
\dac_sync_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[3]\,
      I1 => \dac_sync_count_reg_n_0_[2]\,
      I2 => \dac_sync_count_reg_n_0_[0]\,
      I3 => \dac_sync_count_reg_n_0_[1]\,
      I4 => \dac_sync_count_reg_n_0_[4]\,
      I5 => p_0_in,
      O => \dac_sync_count[5]_i_2_n_0\
    );
\dac_sync_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_sync_count[5]_i_1_n_0\,
      D => \p_0_in__6\(0),
      Q => \dac_sync_count_reg_n_0_[0]\,
      R => '0'
    );
\dac_sync_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_sync_count[5]_i_1_n_0\,
      D => \dac_sync_count[1]_i_1_n_0\,
      Q => \dac_sync_count_reg_n_0_[1]\,
      R => '0'
    );
\dac_sync_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_sync_count[5]_i_1_n_0\,
      D => \p_0_in__6\(2),
      Q => \dac_sync_count_reg_n_0_[2]\,
      R => '0'
    );
\dac_sync_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_sync_count[5]_i_1_n_0\,
      D => \p_0_in__6\(3),
      Q => \dac_sync_count_reg_n_0_[3]\,
      R => '0'
    );
\dac_sync_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_sync_count[5]_i_1_n_0\,
      D => \dac_sync_count[4]_i_1_n_0\,
      Q => \dac_sync_count_reg_n_0_[4]\,
      R => '0'
    );
\dac_sync_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_sync_count[5]_i_1_n_0\,
      D => \dac_sync_count[5]_i_2_n_0\,
      Q => p_0_in,
      R => '0'
    );
dac_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_sync_s,
      Q => dac_sync_d,
      R => '0'
    );
dac_sync_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in,
      Q => dac_sync,
      R => '0'
    );
dac_sync_out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac_sync,
      I1 => adc_valid_s,
      O => dac_sync_out
    );
i_clock_mon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon
     port map (
      D(0) => \^d\(16),
      clk => clk,
      d_count_run_m3_reg_0 => \^dac_rst\,
      data1(0) => \^data1\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_count_running_m3_reg_0 => \^s_axi_aresetn_0\(0),
      \up_d_count_reg[0]_0\ => \up_d_count_reg[0]\,
      \up_d_count_reg[31]_0\(30 downto 0) => \up_d_count_reg[31]\(30 downto 0),
      \up_rdata_int[0]_i_3__3\(1) => \up_rdata_int_reg[1]_0\(2),
      \up_rdata_int[0]_i_3__3\(0) => \up_rdata_int_reg[1]_0\(0),
      \up_rdata_int[0]_i_3__3_0\ => \^up_dac_frame_reg_0\
    );
i_core_rst_reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4\
     port map (
      clk => clk,
      rst_reg_0 => \^dac_rst\,
      up_core_preset => up_core_preset
    );
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2\
     port map (
      D(18 downto 5) => \^d\(16 downto 3),
      D(4) => up_data_cntrl(4),
      D(3 downto 1) => \^d\(2 downto 0),
      D(0) => up_data_cntrl(0),
      E(0) => E(0),
      Q(1) => dac_sync_s,
      Q(0) => dac_r1_mode,
      clk => clk,
      \d_data_cntrl_int_reg[0]_0\ => \^dac_rst\,
      \d_data_cntrl_int_reg[21]_0\(1 downto 0) => \d_data_cntrl_int_reg[21]\(1 downto 0),
      dac_data_sync_reg(3 downto 0) => dac_data_sync_reg(3 downto 0),
      dac_data_sync_reg_0(3 downto 0) => dac_data_sync_reg_0(3 downto 0),
      dac_data_sync_reg_1(3 downto 0) => dac_data_sync_reg_1(3 downto 0),
      dac_data_sync_reg_2(3 downto 0) => dac_data_sync_reg_2(3 downto 0),
      dac_rate_cnt_reg(15 downto 0) => dac_rate_cnt_reg(15 downto 0),
      dac_rate_cnt_reg_15_sp_1 => dac_rate_cnt_reg_15_sn_1,
      dac_valid_i1_int0 => dac_valid_i1_int0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^s_axi_aresetn_0\(0),
      up_xfer_done_s => up_xfer_done_s
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\
     port map (
      Q(0) => up_scratch(0),
      clk => clk,
      \d_xfer_count_reg[5]_0\ => \^dac_rst\,
      dac_dunf => dac_dunf,
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[0]_0\ => \up_data_status_int_reg[0]\,
      \up_data_status_int_reg[0]_1\ => \^s_axi_aresetn_0\(0),
      \up_rdata_int[0]_i_3__3\(2 downto 1) => \up_rdata_int_reg[1]_0\(3 downto 2),
      \up_rdata_int[0]_i_3__3\(0) => \up_rdata_int_reg[1]_0\(0),
      \up_rdata_int[0]_i_3__3_0\(0) => up_data_cntrl(0),
      \up_scratch_reg[0]\ => \up_scratch_reg[0]_0\
    );
\up_core_preset_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data1\(0),
      O => \up_core_preset_i_1__0_n_0\
    );
up_core_preset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_core_preset_i_1__0_n_0\,
      PRE => \^s_axi_aresetn_0\(0),
      Q => up_core_preset
    );
up_dac_clk_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_dac_clk_enb_reg_0,
      Q => \^data1\(2)
    );
up_dac_clksel_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_dac_clksel_reg_0,
      Q => \^d\(15)
    );
up_dac_datafmt_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dac_par_type0,
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(4),
      Q => up_data_cntrl(16)
    );
\up_dac_datarate_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(0),
      Q => up_data_cntrl(0)
    );
\up_dac_datarate_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(10),
      Q => \^d\(8)
    );
\up_dac_datarate_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(11),
      Q => \^d\(9)
    );
\up_dac_datarate_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(12),
      Q => \^d\(10)
    );
\up_dac_datarate_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(13),
      Q => \^d\(11)
    );
\up_dac_datarate_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(14),
      Q => \^d\(12)
    );
\up_dac_datarate_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(15),
      Q => \^d\(13)
    );
\up_dac_datarate_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(1),
      Q => \^d\(0)
    );
\up_dac_datarate_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(2),
      Q => \^d\(1)
    );
\up_dac_datarate_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(3),
      Q => \^d\(2)
    );
\up_dac_datarate_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(4),
      Q => up_data_cntrl(4)
    );
\up_dac_datarate_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(5),
      Q => \^d\(3)
    );
\up_dac_datarate_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(6),
      Q => \^d\(4)
    );
\up_dac_datarate_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(7),
      Q => \^d\(5)
    );
\up_dac_datarate_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(8),
      Q => \^d\(6)
    );
\up_dac_datarate_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(9),
      Q => \^d\(7)
    );
up_dac_frame_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_dac_frame_reg_1,
      Q => \^up_dac_frame_reg_0\
    );
\up_dac_gpio_out_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(0),
      Q => up_dac_gpio_out(0)
    );
\up_dac_gpio_out_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(10),
      Q => up_dac_gpio_out(10)
    );
\up_dac_gpio_out_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(11),
      Q => up_dac_gpio_out(11)
    );
\up_dac_gpio_out_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(12),
      Q => up_dac_gpio_out(12)
    );
\up_dac_gpio_out_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(13),
      Q => up_dac_gpio_out(13)
    );
\up_dac_gpio_out_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(14),
      Q => up_dac_gpio_out(14)
    );
\up_dac_gpio_out_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(15),
      Q => up_dac_gpio_out(15)
    );
\up_dac_gpio_out_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(16),
      Q => up_dac_gpio_out(16)
    );
\up_dac_gpio_out_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(17),
      Q => up_dac_gpio_out(17)
    );
\up_dac_gpio_out_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(18),
      Q => up_dac_gpio_out(18)
    );
\up_dac_gpio_out_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(19),
      Q => up_dac_gpio_out(19)
    );
\up_dac_gpio_out_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(1),
      Q => up_dac_gpio_out(1)
    );
\up_dac_gpio_out_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(20),
      Q => up_dac_gpio_out(20)
    );
\up_dac_gpio_out_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(21),
      Q => up_dac_gpio_out(21)
    );
\up_dac_gpio_out_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(22),
      Q => up_dac_gpio_out(22)
    );
\up_dac_gpio_out_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(23),
      Q => up_dac_gpio_out(23)
    );
\up_dac_gpio_out_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(24),
      Q => up_dac_gpio_out(24)
    );
\up_dac_gpio_out_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(25),
      Q => up_dac_gpio_out(25)
    );
\up_dac_gpio_out_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(26),
      Q => up_dac_gpio_out(26)
    );
\up_dac_gpio_out_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(27),
      Q => up_dac_gpio_out(27)
    );
\up_dac_gpio_out_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(28),
      Q => up_dac_gpio_out(28)
    );
\up_dac_gpio_out_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(29),
      Q => up_dac_gpio_out(29)
    );
\up_dac_gpio_out_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(2),
      Q => up_dac_gpio_out(2)
    );
\up_dac_gpio_out_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(30),
      Q => up_dac_gpio_out(30)
    );
\up_dac_gpio_out_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(31),
      Q => up_dac_gpio_out(31)
    );
\up_dac_gpio_out_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(3),
      Q => up_dac_gpio_out(3)
    );
\up_dac_gpio_out_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(4),
      Q => up_dac_gpio_out(4)
    );
\up_dac_gpio_out_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(5),
      Q => up_dac_gpio_out(5)
    );
\up_dac_gpio_out_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(6),
      Q => up_dac_gpio_out(6)
    );
\up_dac_gpio_out_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(7),
      Q => up_dac_gpio_out(7)
    );
\up_dac_gpio_out_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(8),
      Q => up_dac_gpio_out(8)
    );
\up_dac_gpio_out_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_gpio_out_int_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(9),
      Q => up_dac_gpio_out(9)
    );
up_dac_par_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dac_par_type0,
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(6),
      Q => up_dac_par_type_reg_0(0)
    );
up_dac_par_type_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dac_par_type0,
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(7),
      Q => up_dac_par_type_reg_0(1)
    );
up_dac_r1_mode_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dac_par_type0,
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(5),
      Q => \^d\(14)
    );
up_dac_sync_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_dac_sync_reg_0,
      Q => \^d\(16)
    );
up_mmcm_resetn_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_mmcm_resetn_reg_1,
      Q => \^data1\(1)
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_rreq_s_6,
      Q => up_rack_s(0)
    );
\up_rdata_int[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0C"
    )
        port map (
      I0 => up_scratch(16),
      I1 => \up_rdata_int_reg[1]_0\(4),
      I2 => \^up_timer_reg\(16),
      I3 => \up_rdata_int_reg[1]_0\(1),
      O => \up_scratch_reg[16]_0\
    );
\up_rdata_int[19]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0C"
    )
        port map (
      I0 => up_scratch(19),
      I1 => \up_rdata_int_reg[1]_0\(4),
      I2 => \^up_timer_reg\(19),
      I3 => \up_rdata_int_reg[1]_0\(1),
      O => \up_scratch_reg[19]_0\
    );
\up_rdata_int[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFF3F500F5F0"
    )
        port map (
      I0 => \^data1\(1),
      I1 => \^up_timer_reg\(1),
      I2 => \up_rdata_int_reg[1]_0\(1),
      I3 => \up_rdata_int_reg[1]_0\(3),
      I4 => up_scratch(1),
      I5 => \up_rdata_int_reg[1]_0\(4),
      O => up_mmcm_resetn_reg_0
    );
\up_rdata_int[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035F035"
    )
        port map (
      I0 => up_scratch(4),
      I1 => up_data_cntrl(16),
      I2 => \up_rdata_int_reg[1]_0\(3),
      I3 => \up_rdata_int_reg[1]_0\(0),
      I4 => up_data_cntrl(4),
      O => \up_scratch_reg[4]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(0),
      Q => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(10),
      Q => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(11),
      Q => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(12),
      Q => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(13),
      Q => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(14),
      Q => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(15),
      Q => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(16),
      Q => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(17),
      Q => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(18),
      Q => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(19),
      Q => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(1),
      Q => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(20),
      Q => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(21),
      Q => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(22),
      Q => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(23),
      Q => \up_rdata_int_reg[31]_0\(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(24),
      Q => \up_rdata_int_reg[31]_0\(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(25),
      Q => \up_rdata_int_reg[31]_0\(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(26),
      Q => \up_rdata_int_reg[31]_0\(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(27),
      Q => \up_rdata_int_reg[31]_0\(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(28),
      Q => \up_rdata_int_reg[31]_0\(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(29),
      Q => \up_rdata_int_reg[31]_0\(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(2),
      Q => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(30),
      Q => \up_rdata_int_reg[31]_0\(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(31),
      Q => \up_rdata_int_reg[31]_0\(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(3),
      Q => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(4),
      Q => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(5),
      Q => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(6),
      Q => \up_rdata_int_reg[31]_0\(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(7),
      Q => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(8),
      Q => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_rdata_int_reg[31]_1\(9),
      Q => \up_rdata_int_reg[31]_0\(9)
    );
up_resetn_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_resetn_reg_0,
      Q => \^data1\(0)
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(0),
      Q => up_scratch(0)
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(10),
      Q => \up_scratch_reg[31]_0\(7)
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(11),
      Q => \up_scratch_reg[31]_0\(8)
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(12),
      Q => \up_scratch_reg[31]_0\(9)
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(13),
      Q => \up_scratch_reg[31]_0\(10)
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(14),
      Q => \up_scratch_reg[31]_0\(11)
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(15),
      Q => \up_scratch_reg[31]_0\(12)
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(16),
      Q => up_scratch(16)
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(17),
      Q => \up_scratch_reg[31]_0\(13)
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(18),
      Q => \up_scratch_reg[31]_0\(14)
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(19),
      Q => up_scratch(19)
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(1),
      Q => up_scratch(1)
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(20),
      Q => \up_scratch_reg[31]_0\(15)
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(21),
      Q => \up_scratch_reg[31]_0\(16)
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(22),
      Q => \up_scratch_reg[31]_0\(17)
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(23),
      Q => \up_scratch_reg[31]_0\(18)
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(24),
      Q => \up_scratch_reg[31]_0\(19)
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(25),
      Q => \up_scratch_reg[31]_0\(20)
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(26),
      Q => \up_scratch_reg[31]_0\(21)
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(27),
      Q => \up_scratch_reg[31]_0\(22)
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(28),
      Q => \up_scratch_reg[31]_0\(23)
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(29),
      Q => \up_scratch_reg[31]_0\(24)
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(2),
      Q => \up_scratch_reg[31]_0\(0)
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(30),
      Q => \up_scratch_reg[31]_0\(25)
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(31),
      Q => \up_scratch_reg[31]_0\(26)
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(3),
      Q => \up_scratch_reg[31]_0\(1)
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(4),
      Q => up_scratch(4)
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(5),
      Q => \up_scratch_reg[31]_0\(2)
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(6),
      Q => \up_scratch_reg[31]_0\(3)
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(7),
      Q => \up_scratch_reg[31]_0\(4)
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(8),
      Q => \up_scratch_reg[31]_0\(5)
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_1\(0),
      CLR => \^s_axi_aresetn_0\(0),
      D => Q(9),
      Q => \up_scratch_reg[31]_0\(6)
    );
up_status_unf_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_status_unf_reg_0,
      Q => up_status_unf
    );
\up_timer[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(12),
      I1 => \^up_timer_reg\(6),
      I2 => \^up_timer_reg\(7),
      I3 => \^up_timer_reg\(5),
      O => \up_timer[0]_i_15_n_0\
    );
\up_timer[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(1),
      I1 => \^up_timer_reg\(4),
      I2 => \^up_timer_reg\(18),
      I3 => \^up_timer_reg\(20),
      I4 => \up_timer[0]_i_20_n_0\,
      O => \up_timer[0]_i_16_n_0\
    );
\up_timer[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(30),
      I1 => \^up_timer_reg\(22),
      I2 => \^up_timer_reg\(25),
      I3 => \^up_timer_reg\(17),
      O => \up_timer[0]_i_17_n_0\
    );
\up_timer[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(27),
      I1 => \^up_timer_reg\(10),
      I2 => \^up_timer_reg\(26),
      I3 => \^up_timer_reg\(14),
      O => \up_timer[0]_i_18_n_0\
    );
\up_timer[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(16),
      I1 => \^up_timer_reg\(3),
      I2 => \^up_timer_reg\(23),
      I3 => \^up_timer_reg\(8),
      O => \up_timer[0]_i_19_n_0\
    );
\up_timer[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_timer_reg[0]_0\,
      I1 => \^up_timer_reg\(9),
      I2 => \up_timer[0]_i_4__0_n_0\,
      I3 => \up_timer[0]_i_5__0_n_0\,
      O => \up_timer[0]_i_1__0_n_0\
    );
\up_timer[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(13),
      I1 => \^up_timer_reg\(11),
      I2 => \^up_timer_reg\(21),
      I3 => \^up_timer_reg\(15),
      O => \up_timer[0]_i_20_n_0\
    );
\up_timer[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_15_n_0\,
      I1 => \^up_timer_reg\(2),
      I2 => \^up_timer_reg\(0),
      I3 => \^up_timer_reg\(24),
      I4 => \^up_timer_reg\(19),
      I5 => \up_timer[0]_i_16_n_0\,
      O => \up_timer[0]_i_4__0_n_0\
    );
\up_timer[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_17_n_0\,
      I1 => \up_timer[0]_i_18_n_0\,
      I2 => \up_timer[0]_i_19_n_0\,
      I3 => \^up_timer_reg\(31),
      I4 => \^up_timer_reg\(29),
      I5 => \^up_timer_reg\(28),
      O => \up_timer[0]_i_5__0_n_0\
    );
\up_timer_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => O(0),
      Q => \^up_timer_reg\(0)
    );
\up_timer_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[11]_0\(2),
      Q => \^up_timer_reg\(10)
    );
\up_timer_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[11]_0\(3),
      Q => \^up_timer_reg\(11)
    );
\up_timer_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[15]_0\(0),
      Q => \^up_timer_reg\(12)
    );
\up_timer_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[15]_0\(1),
      Q => \^up_timer_reg\(13)
    );
\up_timer_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[15]_0\(2),
      Q => \^up_timer_reg\(14)
    );
\up_timer_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[15]_0\(3),
      Q => \^up_timer_reg\(15)
    );
\up_timer_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[19]_0\(0),
      Q => \^up_timer_reg\(16)
    );
\up_timer_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[19]_0\(1),
      Q => \^up_timer_reg\(17)
    );
\up_timer_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[19]_0\(2),
      Q => \^up_timer_reg\(18)
    );
\up_timer_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[19]_0\(3),
      Q => \^up_timer_reg\(19)
    );
\up_timer_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => O(1),
      Q => \^up_timer_reg\(1)
    );
\up_timer_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[23]_0\(0),
      Q => \^up_timer_reg\(20)
    );
\up_timer_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[23]_0\(1),
      Q => \^up_timer_reg\(21)
    );
\up_timer_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[23]_0\(2),
      Q => \^up_timer_reg\(22)
    );
\up_timer_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[23]_0\(3),
      Q => \^up_timer_reg\(23)
    );
\up_timer_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[27]_0\(0),
      Q => \^up_timer_reg\(24)
    );
\up_timer_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[27]_0\(1),
      Q => \^up_timer_reg\(25)
    );
\up_timer_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[27]_0\(2),
      Q => \^up_timer_reg\(26)
    );
\up_timer_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[27]_0\(3),
      Q => \^up_timer_reg\(27)
    );
\up_timer_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[31]_0\(0),
      Q => \^up_timer_reg\(28)
    );
\up_timer_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[31]_0\(1),
      Q => \^up_timer_reg\(29)
    );
\up_timer_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => O(2),
      Q => \^up_timer_reg\(2)
    );
\up_timer_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[31]_0\(2),
      Q => \^up_timer_reg\(30)
    );
\up_timer_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[31]_0\(3),
      Q => \^up_timer_reg\(31)
    );
\up_timer_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => O(3),
      Q => \^up_timer_reg\(3)
    );
\up_timer_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[7]_0\(0),
      Q => \^up_timer_reg\(4)
    );
\up_timer_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[7]_0\(1),
      Q => \^up_timer_reg\(5)
    );
\up_timer_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[7]_0\(2),
      Q => \^up_timer_reg\(6)
    );
\up_timer_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[7]_0\(3),
      Q => \^up_timer_reg\(7)
    );
\up_timer_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[11]_0\(0),
      Q => \^up_timer_reg\(8)
    );
\up_timer_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      CLR => \^s_axi_aresetn_0\(0),
      D => \up_timer_reg[11]_0\(1),
      Q => \^up_timer_reg\(9)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\(0),
      D => up_wreq_s,
      Q => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_delay_cntrl is
  port (
    up_dlocked_m2_reg_0 : out STD_LOGIC;
    up_dlocked_m3_reg_0 : out STD_LOGIC;
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dlocked : out STD_LOGIC;
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_rst : out STD_LOGIC;
    up_dlocked_m2_reg_1 : out STD_LOGIC;
    \up_dld_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_dwdata_int_reg[34]_0\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clear : in STD_LOGIC;
    delay_locked : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_wreq_s_10 : in STD_LOGIC;
    up_rreq_s_11 : in STD_LOGIC;
    delay_clk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_dld_int_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_dwdata_int_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_delay_cntrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_delay_cntrl is
  signal up_dlocked_m1 : STD_LOGIC;
  signal \^up_dlocked_m2_reg_0\ : STD_LOGIC;
  signal \^up_dlocked_m3_reg_0\ : STD_LOGIC;
  signal \up_dwdata_int[34]_i_1_n_0\ : STD_LOGIC;
  signal up_preset : STD_LOGIC;
begin
  up_dlocked_m2_reg_0 <= \^up_dlocked_m2_reg_0\;
  up_dlocked_m3_reg_0 <= \^up_dlocked_m3_reg_0\;
i_delay_rst_reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\
     port map (
      delay_clk => delay_clk,
      delay_rst => delay_rst,
      up_preset => up_preset
    );
\up_dld_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_dlocked_m2_reg_0\,
      I1 => \^up_dlocked_m3_reg_0\,
      O => up_dlocked_m2_reg_1
    );
\up_dld_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(0),
      Q => \up_dld_int_reg[6]_0\(0),
      R => clear
    );
\up_dld_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(1),
      Q => \up_dld_int_reg[6]_0\(1),
      R => clear
    );
\up_dld_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(2),
      Q => \up_dld_int_reg[6]_0\(2),
      R => clear
    );
\up_dld_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(3),
      Q => \up_dld_int_reg[6]_0\(3),
      R => clear
    );
\up_dld_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(4),
      Q => \up_dld_int_reg[6]_0\(4),
      R => clear
    );
\up_dld_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(5),
      Q => \up_dld_int_reg[6]_0\(5),
      R => clear
    );
\up_dld_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_dld_int_reg[6]_1\(6),
      Q => \up_dld_int_reg[6]_0\(6),
      R => clear
    );
up_dlocked_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => delay_locked,
      Q => up_dlocked_m1,
      R => clear
    );
up_dlocked_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_dlocked_m1,
      Q => \^up_dlocked_m2_reg_0\,
      R => clear
    );
up_dlocked_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^up_dlocked_m2_reg_0\,
      Q => \^up_dlocked_m3_reg_0\,
      R => clear
    );
up_dlocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^up_dlocked_m3_reg_0\,
      Q => up_dlocked,
      R => clear
    );
\up_dwdata_int[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^up_dlocked_m3_reg_0\,
      I1 => \^up_dlocked_m2_reg_0\,
      I2 => s_axi_aresetn,
      O => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(0),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(0),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(2),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(10),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(2),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(11),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(2),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(12),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(2),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(13),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(2),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(14),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(3),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(15),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(3),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(16),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(3),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(17),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(3),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(18),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(3),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(19),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(0),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(1),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(4),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(20),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(4),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(21),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(4),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(22),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(4),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(23),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(4),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(24),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(5),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(25),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(5),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(26),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(5),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(27),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(5),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(28),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(5),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(29),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(0),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(2),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(6),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(30),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(6),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(31),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(6),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(32),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(6),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(33),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(6),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(34),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(0),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(3),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(0),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(4),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(1),
      D => \up_dwdata_int_reg[4]_0\(0),
      Q => \up_dwdata_int_reg[34]_0\(5),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(1),
      D => \up_dwdata_int_reg[4]_0\(1),
      Q => \up_dwdata_int_reg[34]_0\(6),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(1),
      D => \up_dwdata_int_reg[4]_0\(2),
      Q => \up_dwdata_int_reg[34]_0\(7),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(1),
      D => \up_dwdata_int_reg[4]_0\(3),
      Q => \up_dwdata_int_reg[34]_0\(8),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
\up_dwdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dld_int_reg[6]_1\(1),
      D => \up_dwdata_int_reg[4]_0\(4),
      Q => \up_dwdata_int_reg[34]_0\(9),
      R => \up_dwdata_int[34]_i_1_n_0\
    );
up_preset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => up_preset,
      S => clear
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s_11,
      Q => up_rack_s(0),
      R => clear
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_s_10,
      Q => up_wack_s(0),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor is
  port (
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor is
begin
i_mul_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1\
     port map (
      A(11 downto 0) => A(11 downto 0),
      clk => clk
    );
i_mul_q: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2
     port map (
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10 : entity is "ad_iqcor";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10 is
begin
i_mul_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11\
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0),
      clk => clk
    );
i_mul_q: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21 is
  port (
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC;
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21 : entity is "ad_iqcor";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21 is
begin
i_mul_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23\
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0),
      clk => clk
    );
i_mul_q: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24
     port map (
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0\ is
  port (
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0\ : entity is "ad_iqcor";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0\ is
begin
i_mul_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0\
     port map (
      clk => clk
    );
i_mul_q: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul
     port map (
      A(11 downto 0) => A(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15\ is
  port (
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC;
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15\ : entity is "ad_iqcor";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15\ is
begin
i_mul_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16\
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0),
      clk => clk
    );
i_mul_q: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17
     port map (
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5\ is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5\ : entity is "ad_iqcor";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5\ is
begin
i_mul_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6\
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0),
      clk => clk
    );
i_mul_q: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel is
  port (
    \data_int_reg[15]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    up_adc_lb_enb_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_type_reg : out STD_LOGIC;
    up_adc_pn_sel_reg : out STD_LOGIC;
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_int_reg : out STD_LOGIC;
    up_adc_pn_oos_int_reg : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_data_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_enable_i0 : out STD_LOGIC;
    up_adc_pn_oos_s_2 : out STD_LOGIC;
    up_adc_pn_err_s_3 : out STD_LOGIC;
    \up_rdata_int_reg[24]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC;
    up_adc_dfmt_se0 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc_valid_s : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_err_int_reg_0 : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_pn1_data_in_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    up_status_pn_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_status_pn_oos_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn0_data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_valid_q0 : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel is
  signal \adc_data_s__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc_pn0_data_pn : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_pn1_data_pn : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn1_valid_in : STD_LOGIC;
  signal adc_pn_err_s : STD_LOGIC;
  signal adc_pn_oos_s : STD_LOGIC;
  signal \^data_int_reg[15]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal i_rx_pnmon_n_20 : STD_LOGIC;
  signal i_rx_pnmon_n_21 : STD_LOGIC;
  signal i_rx_pnmon_n_22 : STD_LOGIC;
  signal i_rx_pnmon_n_23 : STD_LOGIC;
  signal i_rx_pnmon_n_24 : STD_LOGIC;
  signal i_rx_pnmon_n_25 : STD_LOGIC;
  signal i_rx_pnmon_n_26 : STD_LOGIC;
  signal i_rx_pnmon_n_27 : STD_LOGIC;
  signal i_rx_pnmon_n_28 : STD_LOGIC;
  signal i_rx_pnmon_n_29 : STD_LOGIC;
  signal i_rx_pnmon_n_30 : STD_LOGIC;
  signal i_rx_pnmon_n_31 : STD_LOGIC;
  signal i_rx_pnmon_n_32 : STD_LOGIC;
  signal i_rx_pnmon_n_33 : STD_LOGIC;
  signal i_rx_pnmon_n_34 : STD_LOGIC;
  signal i_rx_pnmon_n_35 : STD_LOGIC;
  signal i_rx_pnmon_n_36 : STD_LOGIC;
  signal i_rx_pnmon_n_37 : STD_LOGIC;
  signal i_rx_pnmon_n_38 : STD_LOGIC;
  signal i_rx_pnmon_n_39 : STD_LOGIC;
  signal i_rx_pnmon_n_40 : STD_LOGIC;
  signal i_rx_pnmon_n_41 : STD_LOGIC;
  signal i_rx_pnmon_n_42 : STD_LOGIC;
  signal i_rx_pnmon_n_43 : STD_LOGIC;
  signal i_up_adc_channel_n_30 : STD_LOGIC;
  signal i_up_adc_channel_n_31 : STD_LOGIC;
  signal i_up_adc_channel_n_32 : STD_LOGIC;
  signal i_up_adc_channel_n_33 : STD_LOGIC;
  signal i_up_adc_channel_n_34 : STD_LOGIC;
  signal i_up_adc_channel_n_35 : STD_LOGIC;
  signal i_up_adc_channel_n_36 : STD_LOGIC;
  signal i_up_adc_channel_n_37 : STD_LOGIC;
  signal i_up_adc_channel_n_38 : STD_LOGIC;
  signal i_up_adc_channel_n_39 : STD_LOGIC;
  signal i_up_adc_channel_n_40 : STD_LOGIC;
  signal i_up_adc_channel_n_41 : STD_LOGIC;
  signal i_up_adc_channel_n_42 : STD_LOGIC;
  signal i_up_adc_channel_n_43 : STD_LOGIC;
  signal i_up_adc_channel_n_44 : STD_LOGIC;
  signal i_up_adc_channel_n_45 : STD_LOGIC;
  signal i_up_adc_channel_n_46 : STD_LOGIC;
  signal i_up_adc_channel_n_47 : STD_LOGIC;
  signal i_up_adc_channel_n_48 : STD_LOGIC;
  signal i_up_adc_channel_n_49 : STD_LOGIC;
  signal i_up_adc_channel_n_50 : STD_LOGIC;
  signal i_up_adc_channel_n_51 : STD_LOGIC;
  signal i_up_adc_channel_n_52 : STD_LOGIC;
  signal i_up_adc_channel_n_53 : STD_LOGIC;
  signal i_up_adc_channel_n_54 : STD_LOGIC;
  signal i_up_adc_channel_n_55 : STD_LOGIC;
  signal i_up_adc_channel_n_56 : STD_LOGIC;
  signal i_up_adc_channel_n_57 : STD_LOGIC;
  signal i_up_adc_channel_n_58 : STD_LOGIC;
  signal i_up_adc_channel_n_59 : STD_LOGIC;
  signal i_up_adc_channel_n_60 : STD_LOGIC;
  signal i_up_adc_channel_n_61 : STD_LOGIC;
  signal i_up_adc_channel_n_62 : STD_LOGIC;
  signal i_up_adc_channel_n_63 : STD_LOGIC;
  signal i_up_adc_channel_n_64 : STD_LOGIC;
  signal i_up_adc_channel_n_65 : STD_LOGIC;
  signal i_up_adc_channel_n_66 : STD_LOGIC;
  signal i_up_adc_channel_n_67 : STD_LOGIC;
  signal i_up_adc_channel_n_68 : STD_LOGIC;
  signal i_up_adc_channel_n_69 : STD_LOGIC;
  signal i_up_adc_channel_n_70 : STD_LOGIC;
  signal i_up_adc_channel_n_71 : STD_LOGIC;
  signal i_up_adc_channel_n_72 : STD_LOGIC;
  signal i_up_adc_channel_n_73 : STD_LOGIC;
  signal i_up_adc_channel_n_74 : STD_LOGIC;
  signal i_up_adc_channel_n_75 : STD_LOGIC;
  signal i_up_adc_channel_n_76 : STD_LOGIC;
  signal i_up_adc_channel_n_77 : STD_LOGIC;
  signal i_up_adc_channel_n_78 : STD_LOGIC;
  signal sign_s : STD_LOGIC;
  signal sign_s0 : STD_LOGIC;
begin
  \data_int_reg[15]\(12 downto 0) <= \^data_int_reg[15]\(12 downto 0);
i_ad_datafmt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20
     port map (
      D(12) => sign_s,
      D(11) => sign_s0,
      D(10 downto 0) => \adc_data_s__0\(10 downto 0),
      Q(12 downto 0) => \^data_int_reg[15]\(12 downto 0),
      clk => clk
    );
i_ad_iqcor: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0) => \^data_int_reg[15]\(12 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk
    );
i_rx_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon
     port map (
      D(23) => i_up_adc_channel_n_54,
      D(22) => i_up_adc_channel_n_55,
      D(21) => i_up_adc_channel_n_56,
      D(20) => i_up_adc_channel_n_57,
      D(19) => i_up_adc_channel_n_58,
      D(18) => i_up_adc_channel_n_59,
      D(17) => i_up_adc_channel_n_60,
      D(16) => i_up_adc_channel_n_61,
      D(15) => i_up_adc_channel_n_62,
      D(14) => i_up_adc_channel_n_63,
      D(13) => i_up_adc_channel_n_64,
      D(12) => i_up_adc_channel_n_65,
      D(11) => i_up_adc_channel_n_66,
      D(10) => i_up_adc_channel_n_67,
      D(9) => i_up_adc_channel_n_68,
      D(8) => i_up_adc_channel_n_69,
      D(7) => i_up_adc_channel_n_70,
      D(6) => i_up_adc_channel_n_71,
      D(5) => i_up_adc_channel_n_72,
      D(4) => i_up_adc_channel_n_73,
      D(3) => i_up_adc_channel_n_74,
      D(2) => i_up_adc_channel_n_75,
      D(1) => i_up_adc_channel_n_76,
      D(0) => i_up_adc_channel_n_77,
      E(0) => E(0),
      Q(15 downto 0) => adc_pn0_data_pn(15 downto 0),
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn1_data_in_reg[11]_0\(11 downto 0) => \adc_pn1_data_in_reg[11]\(11 downto 0),
      \adc_pn1_data_in_reg[23]_0\(23) => i_rx_pnmon_n_20,
      \adc_pn1_data_in_reg[23]_0\(22) => i_rx_pnmon_n_21,
      \adc_pn1_data_in_reg[23]_0\(21) => i_rx_pnmon_n_22,
      \adc_pn1_data_in_reg[23]_0\(20) => i_rx_pnmon_n_23,
      \adc_pn1_data_in_reg[23]_0\(19) => i_rx_pnmon_n_24,
      \adc_pn1_data_in_reg[23]_0\(18) => i_rx_pnmon_n_25,
      \adc_pn1_data_in_reg[23]_0\(17) => i_rx_pnmon_n_26,
      \adc_pn1_data_in_reg[23]_0\(16) => i_rx_pnmon_n_27,
      \adc_pn1_data_in_reg[23]_0\(15) => i_rx_pnmon_n_28,
      \adc_pn1_data_in_reg[23]_0\(14) => i_rx_pnmon_n_29,
      \adc_pn1_data_in_reg[23]_0\(13) => i_rx_pnmon_n_30,
      \adc_pn1_data_in_reg[23]_0\(12) => i_rx_pnmon_n_31,
      \adc_pn1_data_in_reg[23]_0\(11) => i_rx_pnmon_n_32,
      \adc_pn1_data_in_reg[23]_0\(10) => i_rx_pnmon_n_33,
      \adc_pn1_data_in_reg[23]_0\(9) => i_rx_pnmon_n_34,
      \adc_pn1_data_in_reg[23]_0\(8) => i_rx_pnmon_n_35,
      \adc_pn1_data_in_reg[23]_0\(7) => i_rx_pnmon_n_36,
      \adc_pn1_data_in_reg[23]_0\(6) => i_rx_pnmon_n_37,
      \adc_pn1_data_in_reg[23]_0\(5) => i_rx_pnmon_n_38,
      \adc_pn1_data_in_reg[23]_0\(4) => i_rx_pnmon_n_39,
      \adc_pn1_data_in_reg[23]_0\(3) => i_rx_pnmon_n_40,
      \adc_pn1_data_in_reg[23]_0\(2) => i_rx_pnmon_n_41,
      \adc_pn1_data_in_reg[23]_0\(1) => i_rx_pnmon_n_42,
      \adc_pn1_data_in_reg[23]_0\(0) => i_rx_pnmon_n_43,
      \adc_pn1_data_pn_reg[23]_0\(23 downto 0) => adc_pn1_data_pn(23 downto 0),
      adc_pn1_valid_in => adc_pn1_valid_in,
      \adc_pn_data_pn_reg[23]_0\(23) => i_up_adc_channel_n_30,
      \adc_pn_data_pn_reg[23]_0\(22) => i_up_adc_channel_n_31,
      \adc_pn_data_pn_reg[23]_0\(21) => i_up_adc_channel_n_32,
      \adc_pn_data_pn_reg[23]_0\(20) => i_up_adc_channel_n_33,
      \adc_pn_data_pn_reg[23]_0\(19) => i_up_adc_channel_n_34,
      \adc_pn_data_pn_reg[23]_0\(18) => i_up_adc_channel_n_35,
      \adc_pn_data_pn_reg[23]_0\(17) => i_up_adc_channel_n_36,
      \adc_pn_data_pn_reg[23]_0\(16) => i_up_adc_channel_n_37,
      \adc_pn_data_pn_reg[23]_0\(15) => i_up_adc_channel_n_38,
      \adc_pn_data_pn_reg[23]_0\(14) => i_up_adc_channel_n_39,
      \adc_pn_data_pn_reg[23]_0\(13) => i_up_adc_channel_n_40,
      \adc_pn_data_pn_reg[23]_0\(12) => i_up_adc_channel_n_41,
      \adc_pn_data_pn_reg[23]_0\(11) => i_up_adc_channel_n_42,
      \adc_pn_data_pn_reg[23]_0\(10) => i_up_adc_channel_n_43,
      \adc_pn_data_pn_reg[23]_0\(9) => i_up_adc_channel_n_44,
      \adc_pn_data_pn_reg[23]_0\(8) => i_up_adc_channel_n_45,
      \adc_pn_data_pn_reg[23]_0\(7) => i_up_adc_channel_n_46,
      \adc_pn_data_pn_reg[23]_0\(6) => i_up_adc_channel_n_47,
      \adc_pn_data_pn_reg[23]_0\(5) => i_up_adc_channel_n_48,
      \adc_pn_data_pn_reg[23]_0\(4) => i_up_adc_channel_n_49,
      \adc_pn_data_pn_reg[23]_0\(3) => i_up_adc_channel_n_50,
      \adc_pn_data_pn_reg[23]_0\(2) => i_up_adc_channel_n_51,
      \adc_pn_data_pn_reg[23]_0\(1) => i_up_adc_channel_n_52,
      \adc_pn_data_pn_reg[23]_0\(0) => i_up_adc_channel_n_53,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      adc_pn_valid_in_reg_0 => i_up_adc_channel_n_78,
      adc_valid_s => adc_valid_s,
      clk => clk
    );
i_up_adc_channel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel
     port map (
      AR(0) => AR(0),
      D(3 downto 0) => D(3 downto 0),
      Q(15 downto 0) => adc_pn0_data_pn(15 downto 0),
      SR(0) => SR(0),
      adc_enable_i0 => adc_enable_i0,
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn1_data_in_reg[23]\(23) => i_up_adc_channel_n_54,
      \adc_pn1_data_in_reg[23]\(22) => i_up_adc_channel_n_55,
      \adc_pn1_data_in_reg[23]\(21) => i_up_adc_channel_n_56,
      \adc_pn1_data_in_reg[23]\(20) => i_up_adc_channel_n_57,
      \adc_pn1_data_in_reg[23]\(19) => i_up_adc_channel_n_58,
      \adc_pn1_data_in_reg[23]\(18) => i_up_adc_channel_n_59,
      \adc_pn1_data_in_reg[23]\(17) => i_up_adc_channel_n_60,
      \adc_pn1_data_in_reg[23]\(16) => i_up_adc_channel_n_61,
      \adc_pn1_data_in_reg[23]\(15) => i_up_adc_channel_n_62,
      \adc_pn1_data_in_reg[23]\(14) => i_up_adc_channel_n_63,
      \adc_pn1_data_in_reg[23]\(13) => i_up_adc_channel_n_64,
      \adc_pn1_data_in_reg[23]\(12) => i_up_adc_channel_n_65,
      \adc_pn1_data_in_reg[23]\(11) => i_up_adc_channel_n_66,
      \adc_pn1_data_in_reg[23]\(10) => i_up_adc_channel_n_67,
      \adc_pn1_data_in_reg[23]\(9) => i_up_adc_channel_n_68,
      \adc_pn1_data_in_reg[23]\(8) => i_up_adc_channel_n_69,
      \adc_pn1_data_in_reg[23]\(7) => i_up_adc_channel_n_70,
      \adc_pn1_data_in_reg[23]\(6) => i_up_adc_channel_n_71,
      \adc_pn1_data_in_reg[23]\(5) => i_up_adc_channel_n_72,
      \adc_pn1_data_in_reg[23]\(4) => i_up_adc_channel_n_73,
      \adc_pn1_data_in_reg[23]\(3) => i_up_adc_channel_n_74,
      \adc_pn1_data_in_reg[23]\(2) => i_up_adc_channel_n_75,
      \adc_pn1_data_in_reg[23]\(1) => i_up_adc_channel_n_76,
      \adc_pn1_data_in_reg[23]\(0) => i_up_adc_channel_n_77,
      \adc_pn1_data_pn_reg[23]\(23) => i_up_adc_channel_n_30,
      \adc_pn1_data_pn_reg[23]\(22) => i_up_adc_channel_n_31,
      \adc_pn1_data_pn_reg[23]\(21) => i_up_adc_channel_n_32,
      \adc_pn1_data_pn_reg[23]\(20) => i_up_adc_channel_n_33,
      \adc_pn1_data_pn_reg[23]\(19) => i_up_adc_channel_n_34,
      \adc_pn1_data_pn_reg[23]\(18) => i_up_adc_channel_n_35,
      \adc_pn1_data_pn_reg[23]\(17) => i_up_adc_channel_n_36,
      \adc_pn1_data_pn_reg[23]\(16) => i_up_adc_channel_n_37,
      \adc_pn1_data_pn_reg[23]\(15) => i_up_adc_channel_n_38,
      \adc_pn1_data_pn_reg[23]\(14) => i_up_adc_channel_n_39,
      \adc_pn1_data_pn_reg[23]\(13) => i_up_adc_channel_n_40,
      \adc_pn1_data_pn_reg[23]\(12) => i_up_adc_channel_n_41,
      \adc_pn1_data_pn_reg[23]\(11) => i_up_adc_channel_n_42,
      \adc_pn1_data_pn_reg[23]\(10) => i_up_adc_channel_n_43,
      \adc_pn1_data_pn_reg[23]\(9) => i_up_adc_channel_n_44,
      \adc_pn1_data_pn_reg[23]\(8) => i_up_adc_channel_n_45,
      \adc_pn1_data_pn_reg[23]\(7) => i_up_adc_channel_n_46,
      \adc_pn1_data_pn_reg[23]\(6) => i_up_adc_channel_n_47,
      \adc_pn1_data_pn_reg[23]\(5) => i_up_adc_channel_n_48,
      \adc_pn1_data_pn_reg[23]\(4) => i_up_adc_channel_n_49,
      \adc_pn1_data_pn_reg[23]\(3) => i_up_adc_channel_n_50,
      \adc_pn1_data_pn_reg[23]\(2) => i_up_adc_channel_n_51,
      \adc_pn1_data_pn_reg[23]\(1) => i_up_adc_channel_n_52,
      \adc_pn1_data_pn_reg[23]\(0) => i_up_adc_channel_n_53,
      adc_pn1_valid_in => adc_pn1_valid_in,
      adc_pn1_valid_in_reg => i_up_adc_channel_n_78,
      \adc_pn_data_in_reg[23]\(23) => i_rx_pnmon_n_20,
      \adc_pn_data_in_reg[23]\(22) => i_rx_pnmon_n_21,
      \adc_pn_data_in_reg[23]\(21) => i_rx_pnmon_n_22,
      \adc_pn_data_in_reg[23]\(20) => i_rx_pnmon_n_23,
      \adc_pn_data_in_reg[23]\(19) => i_rx_pnmon_n_24,
      \adc_pn_data_in_reg[23]\(18) => i_rx_pnmon_n_25,
      \adc_pn_data_in_reg[23]\(17) => i_rx_pnmon_n_26,
      \adc_pn_data_in_reg[23]\(16) => i_rx_pnmon_n_27,
      \adc_pn_data_in_reg[23]\(15) => i_rx_pnmon_n_28,
      \adc_pn_data_in_reg[23]\(14) => i_rx_pnmon_n_29,
      \adc_pn_data_in_reg[23]\(13) => i_rx_pnmon_n_30,
      \adc_pn_data_in_reg[23]\(12) => i_rx_pnmon_n_31,
      \adc_pn_data_in_reg[23]\(11) => i_rx_pnmon_n_32,
      \adc_pn_data_in_reg[23]\(10) => i_rx_pnmon_n_33,
      \adc_pn_data_in_reg[23]\(9) => i_rx_pnmon_n_34,
      \adc_pn_data_in_reg[23]\(8) => i_rx_pnmon_n_35,
      \adc_pn_data_in_reg[23]\(7) => i_rx_pnmon_n_36,
      \adc_pn_data_in_reg[23]\(6) => i_rx_pnmon_n_37,
      \adc_pn_data_in_reg[23]\(5) => i_rx_pnmon_n_38,
      \adc_pn_data_in_reg[23]\(4) => i_rx_pnmon_n_39,
      \adc_pn_data_in_reg[23]\(3) => i_rx_pnmon_n_40,
      \adc_pn_data_in_reg[23]\(2) => i_rx_pnmon_n_41,
      \adc_pn_data_in_reg[23]\(1) => i_rx_pnmon_n_42,
      \adc_pn_data_in_reg[23]\(0) => i_rx_pnmon_n_43,
      \adc_pn_data_pn_reg[23]\(23 downto 0) => adc_pn1_data_pn(23 downto 0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      adc_valid_q0 => adc_valid_q0,
      clear => clear,
      clk => clk,
      \d_data_cntrl_int_reg[75]\(12) => sign_s,
      \d_data_cntrl_int_reg[75]\(11) => sign_s0,
      \d_data_cntrl_int_reg[75]\(10 downto 0) => \adc_data_s__0\(10 downto 0),
      \data_int_reg[11]\(11 downto 0) => \data_int_reg[11]\(11 downto 0),
      \data_int_reg[11]_0\(11 downto 0) => \adc_pn1_data_in_reg[11]\(11 downto 0),
      p_8_in => p_8_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_adc_data_sel_reg[3]_0\(3 downto 0) => \up_adc_data_sel_reg[3]\(3 downto 0),
      \up_adc_data_sel_reg[3]_1\(0) => \up_adc_data_sel_reg[3]_0\(0),
      up_adc_dfmt_se0 => up_adc_dfmt_se0,
      up_adc_lb_enb_reg_0 => up_adc_lb_enb_reg,
      up_adc_pn_err_int_reg_0 => up_adc_pn_err_int_reg,
      up_adc_pn_err_int_reg_1 => up_adc_pn_err_int_reg_0,
      up_adc_pn_err_s(0) => up_adc_pn_err_s(0),
      up_adc_pn_err_s_3 => up_adc_pn_err_s_3,
      up_adc_pn_oos_int_reg_0 => up_adc_pn_oos_int_reg,
      up_adc_pn_oos_int_reg_1 => up_adc_pn_oos_int_reg_0,
      up_adc_pn_oos_s(0) => up_adc_pn_oos_s(0),
      up_adc_pn_oos_s_2 => up_adc_pn_oos_s_2,
      up_adc_pn_sel_reg_0 => up_adc_pn_sel_reg,
      up_adc_pn_type_reg_0 => up_adc_pn_type_reg,
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \up_adc_pnseq_sel_reg[3]\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_1\(12 downto 0) => \up_adc_pnseq_sel_reg[3]_0\(12 downto 0),
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[24]_0\(13 downto 0) => \up_rdata_int_reg[24]\(13 downto 0),
      \up_rdata_int_reg[24]_1\(13 downto 0) => \up_rdata_int_reg[24]_0\(13 downto 0),
      up_rreq_s => up_rreq_s,
      up_status_pn_err_reg(0) => up_status_pn_err_reg(0),
      up_status_pn_oos_reg(0) => up_status_pn_oos_reg(0),
      up_wack_s(0) => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    up_adc_lb_enb_reg : out STD_LOGIC;
    up_adc_dfmt_se_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_type_reg : out STD_LOGIC;
    up_adc_pn_sel_reg : out STD_LOGIC;
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn0_data_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_data_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_enable_q0 : out STD_LOGIC;
    up_adc_pn_oos_s_4 : out STD_LOGIC;
    up_adc_pn_err_s_5 : out STD_LOGIC;
    \up_rdata_int_reg[24]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clear : in STD_LOGIC;
    up_adc_dfmt_se0_6 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc_valid_s : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg : in STD_LOGIC;
    up_adc_pn_err_int_reg : in STD_LOGIC;
    p_8_in_7 : in STD_LOGIC;
    up_rreq_s_8 : in STD_LOGIC;
    \adc_pn0_data_reg[1]\ : in STD_LOGIC;
    \adc_pn1_data_d_reg[11]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_valid_q0 : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0\ : entity is "axi_ad9361_rx_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \adc_data_s__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc_pn0_data_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_pn0_data_pn : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_pn1_data_pn : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn1_valid_in : STD_LOGIC;
  signal adc_pn_err_s : STD_LOGIC;
  signal adc_pn_oos_s : STD_LOGIC;
  signal i_rx_pnmon_n_35 : STD_LOGIC;
  signal i_rx_pnmon_n_36 : STD_LOGIC;
  signal i_rx_pnmon_n_37 : STD_LOGIC;
  signal i_rx_pnmon_n_38 : STD_LOGIC;
  signal i_rx_pnmon_n_39 : STD_LOGIC;
  signal i_rx_pnmon_n_40 : STD_LOGIC;
  signal i_rx_pnmon_n_41 : STD_LOGIC;
  signal i_rx_pnmon_n_42 : STD_LOGIC;
  signal i_rx_pnmon_n_43 : STD_LOGIC;
  signal i_rx_pnmon_n_44 : STD_LOGIC;
  signal i_rx_pnmon_n_45 : STD_LOGIC;
  signal i_rx_pnmon_n_46 : STD_LOGIC;
  signal i_rx_pnmon_n_47 : STD_LOGIC;
  signal i_rx_pnmon_n_48 : STD_LOGIC;
  signal i_rx_pnmon_n_49 : STD_LOGIC;
  signal i_rx_pnmon_n_50 : STD_LOGIC;
  signal i_rx_pnmon_n_51 : STD_LOGIC;
  signal i_rx_pnmon_n_52 : STD_LOGIC;
  signal i_rx_pnmon_n_53 : STD_LOGIC;
  signal i_rx_pnmon_n_54 : STD_LOGIC;
  signal i_rx_pnmon_n_55 : STD_LOGIC;
  signal i_rx_pnmon_n_56 : STD_LOGIC;
  signal i_rx_pnmon_n_57 : STD_LOGIC;
  signal i_rx_pnmon_n_58 : STD_LOGIC;
  signal i_up_adc_channel_n_28 : STD_LOGIC;
  signal i_up_adc_channel_n_29 : STD_LOGIC;
  signal i_up_adc_channel_n_30 : STD_LOGIC;
  signal i_up_adc_channel_n_31 : STD_LOGIC;
  signal i_up_adc_channel_n_32 : STD_LOGIC;
  signal i_up_adc_channel_n_33 : STD_LOGIC;
  signal i_up_adc_channel_n_34 : STD_LOGIC;
  signal i_up_adc_channel_n_35 : STD_LOGIC;
  signal i_up_adc_channel_n_36 : STD_LOGIC;
  signal i_up_adc_channel_n_37 : STD_LOGIC;
  signal i_up_adc_channel_n_38 : STD_LOGIC;
  signal i_up_adc_channel_n_39 : STD_LOGIC;
  signal i_up_adc_channel_n_40 : STD_LOGIC;
  signal i_up_adc_channel_n_41 : STD_LOGIC;
  signal i_up_adc_channel_n_42 : STD_LOGIC;
  signal i_up_adc_channel_n_43 : STD_LOGIC;
  signal i_up_adc_channel_n_44 : STD_LOGIC;
  signal i_up_adc_channel_n_45 : STD_LOGIC;
  signal i_up_adc_channel_n_46 : STD_LOGIC;
  signal i_up_adc_channel_n_47 : STD_LOGIC;
  signal i_up_adc_channel_n_48 : STD_LOGIC;
  signal i_up_adc_channel_n_49 : STD_LOGIC;
  signal i_up_adc_channel_n_50 : STD_LOGIC;
  signal i_up_adc_channel_n_51 : STD_LOGIC;
  signal i_up_adc_channel_n_52 : STD_LOGIC;
  signal i_up_adc_channel_n_53 : STD_LOGIC;
  signal i_up_adc_channel_n_54 : STD_LOGIC;
  signal i_up_adc_channel_n_55 : STD_LOGIC;
  signal i_up_adc_channel_n_56 : STD_LOGIC;
  signal i_up_adc_channel_n_57 : STD_LOGIC;
  signal i_up_adc_channel_n_58 : STD_LOGIC;
  signal i_up_adc_channel_n_59 : STD_LOGIC;
  signal i_up_adc_channel_n_60 : STD_LOGIC;
  signal i_up_adc_channel_n_61 : STD_LOGIC;
  signal i_up_adc_channel_n_62 : STD_LOGIC;
  signal i_up_adc_channel_n_63 : STD_LOGIC;
  signal i_up_adc_channel_n_64 : STD_LOGIC;
  signal i_up_adc_channel_n_65 : STD_LOGIC;
  signal i_up_adc_channel_n_66 : STD_LOGIC;
  signal i_up_adc_channel_n_67 : STD_LOGIC;
  signal i_up_adc_channel_n_68 : STD_LOGIC;
  signal i_up_adc_channel_n_69 : STD_LOGIC;
  signal i_up_adc_channel_n_70 : STD_LOGIC;
  signal i_up_adc_channel_n_71 : STD_LOGIC;
  signal i_up_adc_channel_n_72 : STD_LOGIC;
  signal i_up_adc_channel_n_73 : STD_LOGIC;
  signal i_up_adc_channel_n_74 : STD_LOGIC;
  signal i_up_adc_channel_n_75 : STD_LOGIC;
  signal i_up_adc_channel_n_76 : STD_LOGIC;
  signal sign_s : STD_LOGIC;
  signal sign_s0 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  adc_pn0_data_in(15 downto 0) <= \^adc_pn0_data_in\(15 downto 0);
i_ad_datafmt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt
     port map (
      D(12) => sign_s,
      D(11) => sign_s0,
      D(10 downto 0) => \adc_data_s__0\(10 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk
    );
i_ad_iqcor: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15\
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk
    );
i_rx_pnmon: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0\
     port map (
      D(23) => i_up_adc_channel_n_52,
      D(22) => i_up_adc_channel_n_53,
      D(21) => i_up_adc_channel_n_54,
      D(20) => i_up_adc_channel_n_55,
      D(19) => i_up_adc_channel_n_56,
      D(18) => i_up_adc_channel_n_57,
      D(17) => i_up_adc_channel_n_58,
      D(16) => i_up_adc_channel_n_59,
      D(15) => i_up_adc_channel_n_60,
      D(14) => i_up_adc_channel_n_61,
      D(13) => i_up_adc_channel_n_62,
      D(12) => i_up_adc_channel_n_63,
      D(11) => i_up_adc_channel_n_64,
      D(10) => i_up_adc_channel_n_65,
      D(9) => i_up_adc_channel_n_66,
      D(8) => i_up_adc_channel_n_67,
      D(7) => i_up_adc_channel_n_68,
      D(6) => i_up_adc_channel_n_69,
      D(5) => i_up_adc_channel_n_70,
      D(4) => i_up_adc_channel_n_71,
      D(3) => i_up_adc_channel_n_72,
      D(2) => i_up_adc_channel_n_73,
      D(1) => i_up_adc_channel_n_74,
      D(0) => i_up_adc_channel_n_75,
      E(0) => E(0),
      Q(15 downto 0) => adc_pn0_data_pn(15 downto 0),
      adc_pn0_data_in(15 downto 0) => \^adc_pn0_data_in\(15 downto 0),
      \adc_pn0_data_reg[1]_0\ => \adc_pn0_data_reg[1]\,
      \adc_pn1_data_d_reg[11]_0\(23 downto 0) => \adc_pn1_data_d_reg[11]\(23 downto 0),
      \adc_pn1_data_in_reg[23]_0\(23) => i_rx_pnmon_n_35,
      \adc_pn1_data_in_reg[23]_0\(22) => i_rx_pnmon_n_36,
      \adc_pn1_data_in_reg[23]_0\(21) => i_rx_pnmon_n_37,
      \adc_pn1_data_in_reg[23]_0\(20) => i_rx_pnmon_n_38,
      \adc_pn1_data_in_reg[23]_0\(19) => i_rx_pnmon_n_39,
      \adc_pn1_data_in_reg[23]_0\(18) => i_rx_pnmon_n_40,
      \adc_pn1_data_in_reg[23]_0\(17) => i_rx_pnmon_n_41,
      \adc_pn1_data_in_reg[23]_0\(16) => i_rx_pnmon_n_42,
      \adc_pn1_data_in_reg[23]_0\(15) => i_rx_pnmon_n_43,
      \adc_pn1_data_in_reg[23]_0\(14) => i_rx_pnmon_n_44,
      \adc_pn1_data_in_reg[23]_0\(13) => i_rx_pnmon_n_45,
      \adc_pn1_data_in_reg[23]_0\(12) => i_rx_pnmon_n_46,
      \adc_pn1_data_in_reg[23]_0\(11) => i_rx_pnmon_n_47,
      \adc_pn1_data_in_reg[23]_0\(10) => i_rx_pnmon_n_48,
      \adc_pn1_data_in_reg[23]_0\(9) => i_rx_pnmon_n_49,
      \adc_pn1_data_in_reg[23]_0\(8) => i_rx_pnmon_n_50,
      \adc_pn1_data_in_reg[23]_0\(7) => i_rx_pnmon_n_51,
      \adc_pn1_data_in_reg[23]_0\(6) => i_rx_pnmon_n_52,
      \adc_pn1_data_in_reg[23]_0\(5) => i_rx_pnmon_n_53,
      \adc_pn1_data_in_reg[23]_0\(4) => i_rx_pnmon_n_54,
      \adc_pn1_data_in_reg[23]_0\(3) => i_rx_pnmon_n_55,
      \adc_pn1_data_in_reg[23]_0\(2) => i_rx_pnmon_n_56,
      \adc_pn1_data_in_reg[23]_0\(1) => i_rx_pnmon_n_57,
      \adc_pn1_data_in_reg[23]_0\(0) => i_rx_pnmon_n_58,
      \adc_pn1_data_pn_reg[23]_0\(23 downto 0) => adc_pn1_data_pn(23 downto 0),
      adc_pn1_valid_in => adc_pn1_valid_in,
      \adc_pn_data_pn_reg[23]_0\(23) => i_up_adc_channel_n_28,
      \adc_pn_data_pn_reg[23]_0\(22) => i_up_adc_channel_n_29,
      \adc_pn_data_pn_reg[23]_0\(21) => i_up_adc_channel_n_30,
      \adc_pn_data_pn_reg[23]_0\(20) => i_up_adc_channel_n_31,
      \adc_pn_data_pn_reg[23]_0\(19) => i_up_adc_channel_n_32,
      \adc_pn_data_pn_reg[23]_0\(18) => i_up_adc_channel_n_33,
      \adc_pn_data_pn_reg[23]_0\(17) => i_up_adc_channel_n_34,
      \adc_pn_data_pn_reg[23]_0\(16) => i_up_adc_channel_n_35,
      \adc_pn_data_pn_reg[23]_0\(15) => i_up_adc_channel_n_36,
      \adc_pn_data_pn_reg[23]_0\(14) => i_up_adc_channel_n_37,
      \adc_pn_data_pn_reg[23]_0\(13) => i_up_adc_channel_n_38,
      \adc_pn_data_pn_reg[23]_0\(12) => i_up_adc_channel_n_39,
      \adc_pn_data_pn_reg[23]_0\(11) => i_up_adc_channel_n_40,
      \adc_pn_data_pn_reg[23]_0\(10) => i_up_adc_channel_n_41,
      \adc_pn_data_pn_reg[23]_0\(9) => i_up_adc_channel_n_42,
      \adc_pn_data_pn_reg[23]_0\(8) => i_up_adc_channel_n_43,
      \adc_pn_data_pn_reg[23]_0\(7) => i_up_adc_channel_n_44,
      \adc_pn_data_pn_reg[23]_0\(6) => i_up_adc_channel_n_45,
      \adc_pn_data_pn_reg[23]_0\(5) => i_up_adc_channel_n_46,
      \adc_pn_data_pn_reg[23]_0\(4) => i_up_adc_channel_n_47,
      \adc_pn_data_pn_reg[23]_0\(3) => i_up_adc_channel_n_48,
      \adc_pn_data_pn_reg[23]_0\(2) => i_up_adc_channel_n_49,
      \adc_pn_data_pn_reg[23]_0\(1) => i_up_adc_channel_n_50,
      \adc_pn_data_pn_reg[23]_0\(0) => i_up_adc_channel_n_51,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      adc_pn_valid_in_reg_0 => i_up_adc_channel_n_76,
      adc_valid_s => adc_valid_s,
      clk => clk
    );
i_up_adc_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\
     port map (
      AR(0) => AR(0),
      D(12) => sign_s,
      D(11) => sign_s0,
      D(10 downto 0) => \adc_data_s__0\(10 downto 0),
      Q(15 downto 0) => adc_pn0_data_pn(15 downto 0),
      adc_enable_q0 => adc_enable_q0,
      adc_pn0_data_in(15 downto 0) => \^adc_pn0_data_in\(15 downto 0),
      \adc_pn1_data_in_reg[23]\(23) => i_up_adc_channel_n_52,
      \adc_pn1_data_in_reg[23]\(22) => i_up_adc_channel_n_53,
      \adc_pn1_data_in_reg[23]\(21) => i_up_adc_channel_n_54,
      \adc_pn1_data_in_reg[23]\(20) => i_up_adc_channel_n_55,
      \adc_pn1_data_in_reg[23]\(19) => i_up_adc_channel_n_56,
      \adc_pn1_data_in_reg[23]\(18) => i_up_adc_channel_n_57,
      \adc_pn1_data_in_reg[23]\(17) => i_up_adc_channel_n_58,
      \adc_pn1_data_in_reg[23]\(16) => i_up_adc_channel_n_59,
      \adc_pn1_data_in_reg[23]\(15) => i_up_adc_channel_n_60,
      \adc_pn1_data_in_reg[23]\(14) => i_up_adc_channel_n_61,
      \adc_pn1_data_in_reg[23]\(13) => i_up_adc_channel_n_62,
      \adc_pn1_data_in_reg[23]\(12) => i_up_adc_channel_n_63,
      \adc_pn1_data_in_reg[23]\(11) => i_up_adc_channel_n_64,
      \adc_pn1_data_in_reg[23]\(10) => i_up_adc_channel_n_65,
      \adc_pn1_data_in_reg[23]\(9) => i_up_adc_channel_n_66,
      \adc_pn1_data_in_reg[23]\(8) => i_up_adc_channel_n_67,
      \adc_pn1_data_in_reg[23]\(7) => i_up_adc_channel_n_68,
      \adc_pn1_data_in_reg[23]\(6) => i_up_adc_channel_n_69,
      \adc_pn1_data_in_reg[23]\(5) => i_up_adc_channel_n_70,
      \adc_pn1_data_in_reg[23]\(4) => i_up_adc_channel_n_71,
      \adc_pn1_data_in_reg[23]\(3) => i_up_adc_channel_n_72,
      \adc_pn1_data_in_reg[23]\(2) => i_up_adc_channel_n_73,
      \adc_pn1_data_in_reg[23]\(1) => i_up_adc_channel_n_74,
      \adc_pn1_data_in_reg[23]\(0) => i_up_adc_channel_n_75,
      \adc_pn1_data_pn_reg[23]\(23) => i_up_adc_channel_n_28,
      \adc_pn1_data_pn_reg[23]\(22) => i_up_adc_channel_n_29,
      \adc_pn1_data_pn_reg[23]\(21) => i_up_adc_channel_n_30,
      \adc_pn1_data_pn_reg[23]\(20) => i_up_adc_channel_n_31,
      \adc_pn1_data_pn_reg[23]\(19) => i_up_adc_channel_n_32,
      \adc_pn1_data_pn_reg[23]\(18) => i_up_adc_channel_n_33,
      \adc_pn1_data_pn_reg[23]\(17) => i_up_adc_channel_n_34,
      \adc_pn1_data_pn_reg[23]\(16) => i_up_adc_channel_n_35,
      \adc_pn1_data_pn_reg[23]\(15) => i_up_adc_channel_n_36,
      \adc_pn1_data_pn_reg[23]\(14) => i_up_adc_channel_n_37,
      \adc_pn1_data_pn_reg[23]\(13) => i_up_adc_channel_n_38,
      \adc_pn1_data_pn_reg[23]\(12) => i_up_adc_channel_n_39,
      \adc_pn1_data_pn_reg[23]\(11) => i_up_adc_channel_n_40,
      \adc_pn1_data_pn_reg[23]\(10) => i_up_adc_channel_n_41,
      \adc_pn1_data_pn_reg[23]\(9) => i_up_adc_channel_n_42,
      \adc_pn1_data_pn_reg[23]\(8) => i_up_adc_channel_n_43,
      \adc_pn1_data_pn_reg[23]\(7) => i_up_adc_channel_n_44,
      \adc_pn1_data_pn_reg[23]\(6) => i_up_adc_channel_n_45,
      \adc_pn1_data_pn_reg[23]\(5) => i_up_adc_channel_n_46,
      \adc_pn1_data_pn_reg[23]\(4) => i_up_adc_channel_n_47,
      \adc_pn1_data_pn_reg[23]\(3) => i_up_adc_channel_n_48,
      \adc_pn1_data_pn_reg[23]\(2) => i_up_adc_channel_n_49,
      \adc_pn1_data_pn_reg[23]\(1) => i_up_adc_channel_n_50,
      \adc_pn1_data_pn_reg[23]\(0) => i_up_adc_channel_n_51,
      adc_pn1_valid_in => adc_pn1_valid_in,
      adc_pn1_valid_in_reg => i_up_adc_channel_n_76,
      \adc_pn_data_in_reg[23]\(23) => i_rx_pnmon_n_35,
      \adc_pn_data_in_reg[23]\(22) => i_rx_pnmon_n_36,
      \adc_pn_data_in_reg[23]\(21) => i_rx_pnmon_n_37,
      \adc_pn_data_in_reg[23]\(20) => i_rx_pnmon_n_38,
      \adc_pn_data_in_reg[23]\(19) => i_rx_pnmon_n_39,
      \adc_pn_data_in_reg[23]\(18) => i_rx_pnmon_n_40,
      \adc_pn_data_in_reg[23]\(17) => i_rx_pnmon_n_41,
      \adc_pn_data_in_reg[23]\(16) => i_rx_pnmon_n_42,
      \adc_pn_data_in_reg[23]\(15) => i_rx_pnmon_n_43,
      \adc_pn_data_in_reg[23]\(14) => i_rx_pnmon_n_44,
      \adc_pn_data_in_reg[23]\(13) => i_rx_pnmon_n_45,
      \adc_pn_data_in_reg[23]\(12) => i_rx_pnmon_n_46,
      \adc_pn_data_in_reg[23]\(11) => i_rx_pnmon_n_47,
      \adc_pn_data_in_reg[23]\(10) => i_rx_pnmon_n_48,
      \adc_pn_data_in_reg[23]\(9) => i_rx_pnmon_n_49,
      \adc_pn_data_in_reg[23]\(8) => i_rx_pnmon_n_50,
      \adc_pn_data_in_reg[23]\(7) => i_rx_pnmon_n_51,
      \adc_pn_data_in_reg[23]\(6) => i_rx_pnmon_n_52,
      \adc_pn_data_in_reg[23]\(5) => i_rx_pnmon_n_53,
      \adc_pn_data_in_reg[23]\(4) => i_rx_pnmon_n_54,
      \adc_pn_data_in_reg[23]\(3) => i_rx_pnmon_n_55,
      \adc_pn_data_in_reg[23]\(2) => i_rx_pnmon_n_56,
      \adc_pn_data_in_reg[23]\(1) => i_rx_pnmon_n_57,
      \adc_pn_data_in_reg[23]\(0) => i_rx_pnmon_n_58,
      \adc_pn_data_pn_reg[23]\(23 downto 0) => adc_pn1_data_pn(23 downto 0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      adc_valid_q0 => adc_valid_q0,
      clear => clear,
      clk => clk,
      \data_int_reg[11]\(11 downto 0) => \data_int_reg[11]\(11 downto 0),
      \data_int_reg[11]_0\(11 downto 0) => \adc_pn1_data_d_reg[11]\(23 downto 12),
      p_8_in_7 => p_8_in_7,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_adc_data_sel_reg[3]_0\(3 downto 0) => \up_adc_data_sel_reg[3]\(3 downto 0),
      \up_adc_data_sel_reg[3]_1\(0) => \up_adc_data_sel_reg[3]_0\(0),
      up_adc_dfmt_se0_6 => up_adc_dfmt_se0_6,
      up_adc_dfmt_se_reg_0(3 downto 0) => up_adc_dfmt_se_reg(3 downto 0),
      up_adc_lb_enb_reg_0 => up_adc_lb_enb_reg,
      up_adc_pn_err_int_reg_0 => up_adc_pn_err_int_reg,
      up_adc_pn_err_s(0) => up_adc_pn_err_s(0),
      up_adc_pn_err_s_5 => up_adc_pn_err_s_5,
      up_adc_pn_oos_int_reg_0 => up_adc_pn_oos_int_reg,
      up_adc_pn_oos_s(0) => up_adc_pn_oos_s(0),
      up_adc_pn_oos_s_4 => up_adc_pn_oos_s_4,
      up_adc_pn_sel_reg_0 => up_adc_pn_sel_reg,
      up_adc_pn_type_reg_0 => up_adc_pn_type_reg,
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \up_adc_pnseq_sel_reg[3]\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_1\(12 downto 0) => \up_adc_pnseq_sel_reg[3]_0\(12 downto 0),
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[24]_0\(13 downto 0) => \up_rdata_int_reg[24]\(13 downto 0),
      \up_rdata_int_reg[24]_1\(0) => \up_rdata_int_reg[24]_0\(0),
      \up_rdata_int_reg[24]_2\(13 downto 0) => D(13 downto 0),
      up_rreq_s_8 => up_rreq_s_8,
      up_wack_s(0) => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel is
  port (
    \dac_data_out_int_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    up_dac_iq_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dac_pn_enb_reg : out STD_LOGIC;
    up_dac_lb_enb_reg : out STD_LOGIC;
    dac_enable_i0 : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \up_dac_pat_data_2_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_rdata_int_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_data_int_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[1]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_xfer_count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[0]\ : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    \up_rdata_int_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_dac_pat_data_2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_data_out_int_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel is
  signal dac_data_out_int : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^dac_data_out_int_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dac_pat_data : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal dac_pn_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dac_pn_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pn_data[9]_i_1_n_0\ : STD_LOGIC;
  signal dac_pn_seq : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[17]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal dac_valid_sel : STD_LOGIC;
  signal dac_valid_sel_i_1_n_0 : STD_LOGIC;
  signal i_up_dac_channel_n_10 : STD_LOGIC;
  signal i_up_dac_channel_n_11 : STD_LOGIC;
  signal i_up_dac_channel_n_12 : STD_LOGIC;
  signal i_up_dac_channel_n_13 : STD_LOGIC;
  signal i_up_dac_channel_n_14 : STD_LOGIC;
  signal i_up_dac_channel_n_15 : STD_LOGIC;
  signal i_up_dac_channel_n_16 : STD_LOGIC;
  signal i_up_dac_channel_n_17 : STD_LOGIC;
  signal i_up_dac_channel_n_18 : STD_LOGIC;
  signal i_up_dac_channel_n_19 : STD_LOGIC;
  signal i_up_dac_channel_n_8 : STD_LOGIC;
  signal i_up_dac_channel_n_9 : STD_LOGIC;
  signal i_up_dac_channel_n_96 : STD_LOGIC;
  signal i_up_dac_channel_n_97 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in6_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_8_in10_in : STD_LOGIC;
  signal pn1fn_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal pn1fn_return041_out : STD_LOGIC;
  signal pn1fn_return042_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_pn_data[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dac_pn_data[10]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dac_pn_data[11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dac_pn_data[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dac_pn_data[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dac_pn_data[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dac_pn_data[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dac_pn_data[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dac_pn_data[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dac_pn_data[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dac_pn_data[9]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dac_pn_seq[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dac_pn_seq[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dac_pn_seq[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dac_pn_seq[12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dac_pn_seq[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dac_pn_seq[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dac_pn_seq[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dac_pn_seq[16]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dac_pn_seq[17]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dac_pn_seq[18]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dac_pn_seq[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dac_pn_seq[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dac_pn_seq[20]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dac_pn_seq[23]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dac_pn_seq[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dac_pn_seq[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dac_pn_seq[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dac_pn_seq[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dac_pn_seq[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dac_pn_seq[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dac_pn_seq[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dac_pn_seq[9]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of dac_valid_sel_i_1 : label is "soft_lutpair92";
begin
  \dac_data_out_int_reg[11]_0\(11 downto 0) <= \^dac_data_out_int_reg[11]_0\(11 downto 0);
\dac_data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(0),
      Q => \dac_data_int_reg[11]_0\(0),
      R => '0'
    );
\dac_data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(10),
      Q => \dac_data_int_reg[11]_0\(10),
      R => '0'
    );
\dac_data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(11),
      Q => \dac_data_int_reg[11]_0\(11),
      R => '0'
    );
\dac_data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(1),
      Q => \dac_data_int_reg[11]_0\(1),
      R => '0'
    );
\dac_data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(2),
      Q => \dac_data_int_reg[11]_0\(2),
      R => '0'
    );
\dac_data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(3),
      Q => \dac_data_int_reg[11]_0\(3),
      R => '0'
    );
\dac_data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(4),
      Q => \dac_data_int_reg[11]_0\(4),
      R => '0'
    );
\dac_data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(5),
      Q => \dac_data_int_reg[11]_0\(5),
      R => '0'
    );
\dac_data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(6),
      Q => \dac_data_int_reg[11]_0\(6),
      R => '0'
    );
\dac_data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(7),
      Q => \dac_data_int_reg[11]_0\(7),
      R => '0'
    );
\dac_data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(8),
      Q => \dac_data_int_reg[11]_0\(8),
      R => '0'
    );
\dac_data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^dac_data_out_int_reg[11]_0\(9),
      Q => \dac_data_int_reg[11]_0\(9),
      R => '0'
    );
\dac_data_out_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(0),
      Q => \^dac_data_out_int_reg[11]_0\(0),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(10),
      Q => \^dac_data_out_int_reg[11]_0\(10),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(11),
      Q => \^dac_data_out_int_reg[11]_0\(11),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(1),
      Q => \^dac_data_out_int_reg[11]_0\(1),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(2),
      Q => \^dac_data_out_int_reg[11]_0\(2),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(3),
      Q => \^dac_data_out_int_reg[11]_0\(3),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(4),
      Q => \^dac_data_out_int_reg[11]_0\(4),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(5),
      Q => \^dac_data_out_int_reg[11]_0\(5),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(6),
      Q => \^dac_data_out_int_reg[11]_0\(6),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(7),
      Q => \^dac_data_out_int_reg[11]_0\(7),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(8),
      Q => \^dac_data_out_int_reg[11]_0\(8),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(9),
      Q => \^dac_data_out_int_reg[11]_0\(9),
      R => i_up_dac_channel_n_97
    );
dac_enable_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_96,
      Q => dac_enable_i0,
      R => '0'
    );
\dac_pat_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_13,
      Q => dac_pat_data(10),
      R => '0'
    );
\dac_pat_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_12,
      Q => dac_pat_data(11),
      R => '0'
    );
\dac_pat_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_11,
      Q => dac_pat_data(12),
      R => '0'
    );
\dac_pat_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_10,
      Q => dac_pat_data(13),
      R => '0'
    );
\dac_pat_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_9,
      Q => dac_pat_data(14),
      R => '0'
    );
\dac_pat_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_8,
      Q => dac_pat_data(15),
      R => '0'
    );
\dac_pat_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_19,
      Q => dac_pat_data(4),
      R => '0'
    );
\dac_pat_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_18,
      Q => dac_pat_data(5),
      R => '0'
    );
\dac_pat_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_17,
      Q => dac_pat_data(6),
      R => '0'
    );
\dac_pat_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_16,
      Q => dac_pat_data(7),
      R => '0'
    );
\dac_pat_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_15,
      Q => dac_pat_data(8),
      R => '0'
    );
\dac_pat_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_14,
      Q => dac_pat_data(9),
      R => '0'
    );
\dac_pn_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[12]\,
      O => \dac_pn_data[0]_i_1_n_0\
    );
\dac_pn_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[10]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[22]\,
      O => \dac_pn_data[10]_i_1_n_0\
    );
\dac_pn_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[11]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[23]\,
      O => \dac_pn_data[11]_i_1_n_0\
    );
\dac_pn_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_5_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[13]\,
      O => \dac_pn_data[1]_i_1_n_0\
    );
\dac_pn_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_8_in10_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[14]\,
      O => \dac_pn_data[2]_i_1_n_0\
    );
\dac_pn_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[15]\,
      O => \dac_pn_data[3]_i_1_n_0\
    );
\dac_pn_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[16]\,
      O => \dac_pn_data[4]_i_1_n_0\
    );
\dac_pn_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[17]\,
      O => \dac_pn_data[5]_i_1_n_0\
    );
\dac_pn_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[18]\,
      O => \dac_pn_data[6]_i_1_n_0\
    );
\dac_pn_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[19]\,
      O => \dac_pn_data[7]_i_1_n_0\
    );
\dac_pn_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[20]\,
      O => \dac_pn_data[8]_i_1_n_0\
    );
\dac_pn_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[9]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[21]\,
      O => \dac_pn_data[9]_i_1_n_0\
    );
\dac_pn_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[0]_i_1_n_0\,
      Q => dac_pn_data(0),
      R => SR(0)
    );
\dac_pn_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[10]_i_1_n_0\,
      Q => dac_pn_data(10),
      R => SR(0)
    );
\dac_pn_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[11]_i_1_n_0\,
      Q => dac_pn_data(11),
      R => SR(0)
    );
\dac_pn_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[1]_i_1_n_0\,
      Q => dac_pn_data(1),
      R => SR(0)
    );
\dac_pn_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[2]_i_1_n_0\,
      Q => dac_pn_data(2),
      R => SR(0)
    );
\dac_pn_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[3]_i_1_n_0\,
      Q => dac_pn_data(3),
      R => SR(0)
    );
\dac_pn_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[4]_i_1_n_0\,
      Q => dac_pn_data(4),
      R => SR(0)
    );
\dac_pn_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[5]_i_1_n_0\,
      Q => dac_pn_data(5),
      R => SR(0)
    );
\dac_pn_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[6]_i_1_n_0\,
      Q => dac_pn_data(6),
      R => SR(0)
    );
\dac_pn_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[7]_i_1_n_0\,
      Q => dac_pn_data(7),
      R => SR(0)
    );
\dac_pn_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[8]_i_1_n_0\,
      Q => dac_pn_data(8),
      R => SR(0)
    );
\dac_pn_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[9]_i_1_n_0\,
      Q => dac_pn_data(9),
      R => SR(0)
    );
\dac_pn_seq[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => p_0_in4_in,
      I2 => p_5_in,
      I3 => \dac_pn_seq_reg_n_0_[5]\,
      O => pn1fn_return(0)
    );
\dac_pn_seq[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => p_5_in,
      O => pn1fn_return(10)
    );
\dac_pn_seq[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \dac_pn_seq_reg_n_0_[5]\,
      I2 => p_8_in10_in,
      O => pn1fn_return(11)
    );
\dac_pn_seq[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => p_0_in0_in,
      I2 => p_0_in2_in,
      O => pn1fn_return(12)
    );
\dac_pn_seq[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in4_in,
      I2 => p_1_in,
      O => pn1fn_return(13)
    );
\dac_pn_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      O => p_19_in
    );
\dac_pn_seq[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_5_in,
      I2 => \dac_pn_seq_reg_n_0_[5]\,
      O => pn1fn_return(15)
    );
\dac_pn_seq[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_5_in,
      I2 => p_8_in10_in,
      O => pn1fn_return(16)
    );
\dac_pn_seq[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_1_in6_in,
      I2 => p_8_in10_in,
      O => pn1fn_return(17)
    );
\dac_pn_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in,
      I1 => p_1_in6_in,
      I2 => p_0_in4_in,
      O => pn1fn_return(18)
    );
\dac_pn_seq[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      O => pn1fn_return(19)
    );
\dac_pn_seq[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \dac_pn_seq_reg_n_0_[5]\,
      I3 => p_8_in10_in,
      I4 => p_0_in0_in,
      O => pn1fn_return(1)
    );
\dac_pn_seq[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => p_5_in,
      O => pn1fn_return(20)
    );
\dac_pn_seq[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_8_in10_in,
      O => pn1fn_return(21)
    );
\dac_pn_seq[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => p_0_in2_in,
      O => pn1fn_return041_out
    );
\dac_pn_seq[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E(0),
      I1 => dac_valid_sel,
      O => dac_pn_seq
    );
\dac_pn_seq[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      O => pn1fn_return042_out
    );
\dac_pn_seq[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \dac_pn_seq_reg_n_0_[5]\,
      I2 => p_1_in6_in,
      I3 => p_0_in2_in,
      I4 => p_5_in,
      O => pn1fn_return(2)
    );
\dac_pn_seq[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_8_in10_in,
      I1 => p_0_in4_in,
      I2 => p_1_in,
      I3 => p_0_in2_in,
      I4 => p_0_in0_in,
      O => pn1fn_return(3)
    );
\dac_pn_seq[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in4_in,
      I2 => \dac_pn_seq_reg_n_0_[0]\,
      I3 => p_1_in6_in,
      O => pn1fn_return(4)
    );
\dac_pn_seq[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \dac_pn_seq_reg_n_0_[5]\,
      I4 => p_5_in,
      O => pn1fn_return(5)
    );
\dac_pn_seq[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      I2 => p_5_in,
      I3 => p_8_in10_in,
      O => pn1fn_return(6)
    );
\dac_pn_seq[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_5_in,
      I1 => p_8_in10_in,
      I2 => p_1_in6_in,
      I3 => p_0_in2_in,
      O => pn1fn_return(7)
    );
\dac_pn_seq[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_8_in10_in,
      I1 => p_0_in4_in,
      I2 => p_1_in,
      I3 => p_1_in6_in,
      O => pn1fn_return(8)
    );
\dac_pn_seq[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      I2 => p_1_in6_in,
      O => pn1fn_return(9)
    );
\dac_pn_seq_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(0),
      Q => \dac_pn_seq_reg_n_0_[0]\,
      S => SR(0)
    );
\dac_pn_seq_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(10),
      Q => \dac_pn_seq_reg_n_0_[10]\,
      S => SR(0)
    );
\dac_pn_seq_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(11),
      Q => \dac_pn_seq_reg_n_0_[11]\,
      S => SR(0)
    );
\dac_pn_seq_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(12),
      Q => \dac_pn_seq_reg_n_0_[12]\,
      S => SR(0)
    );
\dac_pn_seq_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(13),
      Q => \dac_pn_seq_reg_n_0_[13]\,
      S => SR(0)
    );
\dac_pn_seq_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => p_19_in,
      Q => \dac_pn_seq_reg_n_0_[14]\,
      S => SR(0)
    );
\dac_pn_seq_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(15),
      Q => \dac_pn_seq_reg_n_0_[15]\,
      S => SR(0)
    );
\dac_pn_seq_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(16),
      Q => \dac_pn_seq_reg_n_0_[16]\,
      S => SR(0)
    );
\dac_pn_seq_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(17),
      Q => \dac_pn_seq_reg_n_0_[17]\,
      S => SR(0)
    );
\dac_pn_seq_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(18),
      Q => \dac_pn_seq_reg_n_0_[18]\,
      S => SR(0)
    );
\dac_pn_seq_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(19),
      Q => \dac_pn_seq_reg_n_0_[19]\,
      S => SR(0)
    );
\dac_pn_seq_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(1),
      Q => p_5_in,
      S => SR(0)
    );
\dac_pn_seq_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(20),
      Q => \dac_pn_seq_reg_n_0_[20]\,
      S => SR(0)
    );
\dac_pn_seq_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(21),
      Q => \dac_pn_seq_reg_n_0_[21]\,
      S => SR(0)
    );
\dac_pn_seq_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return041_out,
      Q => \dac_pn_seq_reg_n_0_[22]\,
      S => SR(0)
    );
\dac_pn_seq_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return042_out,
      Q => \dac_pn_seq_reg_n_0_[23]\,
      S => SR(0)
    );
\dac_pn_seq_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(2),
      Q => p_8_in10_in,
      S => SR(0)
    );
\dac_pn_seq_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(3),
      Q => p_1_in6_in,
      S => SR(0)
    );
\dac_pn_seq_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(4),
      Q => p_1_in,
      S => SR(0)
    );
\dac_pn_seq_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(5),
      Q => \dac_pn_seq_reg_n_0_[5]\,
      S => SR(0)
    );
\dac_pn_seq_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(6),
      Q => p_0_in0_in,
      S => SR(0)
    );
\dac_pn_seq_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(7),
      Q => p_0_in2_in,
      S => SR(0)
    );
\dac_pn_seq_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(8),
      Q => p_0_in4_in,
      S => SR(0)
    );
\dac_pn_seq_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(9),
      Q => \dac_pn_seq_reg_n_0_[9]\,
      S => SR(0)
    );
dac_valid_sel_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_valid_sel,
      O => dac_valid_sel_i_1_n_0
    );
dac_valid_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dac_valid_sel_i_1_n_0,
      Q => dac_valid_sel,
      R => SR(0)
    );
i_ad_iqcor: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0) => \^dac_data_out_int_reg[11]_0\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk
    );
i_up_dac_channel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel
     port map (
      D(11) => i_up_dac_channel_n_8,
      D(10) => i_up_dac_channel_n_9,
      D(9) => i_up_dac_channel_n_10,
      D(8) => i_up_dac_channel_n_11,
      D(7) => i_up_dac_channel_n_12,
      D(6) => i_up_dac_channel_n_13,
      D(5) => i_up_dac_channel_n_14,
      D(4) => i_up_dac_channel_n_15,
      D(3) => i_up_dac_channel_n_16,
      D(2) => i_up_dac_channel_n_17,
      D(1) => i_up_dac_channel_n_18,
      D(0) => i_up_dac_channel_n_19,
      Q(11 downto 0) => dac_pn_data(11 downto 0),
      SR(0) => i_up_dac_channel_n_97,
      clk => clk,
      \d_data_cntrl_int_reg[3]\ => i_up_dac_channel_n_96,
      dac_data_i0(11 downto 0) => dac_data_i0(11 downto 0),
      \dac_data_out_int_reg[11]\(11 downto 0) => \dac_data_out_int_reg[11]_1\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => dac_pat_data(15 downto 4),
      \dac_pn_data_reg[11]\(11 downto 0) => dac_data_out_int(11 downto 0),
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      p_7_in => p_7_in,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]_0\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_iq_mode(1 downto 0) => up_dac_iq_mode(1 downto 0),
      \up_dac_iq_mode_reg[0]_0\ => \up_dac_iq_mode_reg[0]\,
      \up_dac_iq_mode_reg[1]_0\ => \up_dac_iq_mode_reg[1]\,
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      up_dac_lb_enb_reg_1 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_1_reg[0]_0\ => \up_dac_pat_data_1_reg[0]\,
      \up_dac_pat_data_1_reg[15]_0\(25 downto 0) => D(25 downto 0),
      \up_dac_pat_data_1_reg[1]_0\ => \up_dac_pat_data_1_reg[1]\,
      \up_dac_pat_data_2_reg[15]_0\(0) => \up_dac_pat_data_2_reg[15]\(0),
      \up_dac_pat_data_2_reg[15]_1\(31 downto 0) => \up_dac_pat_data_2_reg[15]_0\(31 downto 0),
      \up_dac_pat_data_2_reg[3]_0\(5 downto 0) => \up_dac_pat_data_2_reg[3]\(5 downto 0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_dac_pn_enb_reg_1 => up_dac_pn_enb_reg_0,
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[1]_0\(2 downto 0) => \up_rdata_int_reg[1]\(2 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]\(31 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \up_rdata_int_reg[31]_0\(31 downto 0),
      up_rreq_s => up_rreq_s,
      up_wack_s(0) => up_wack_s(0),
      \up_xfer_count_reg[5]\(0) => \up_xfer_count_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    up_dac_iq_mode_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dac_pn_enb_reg : out STD_LOGIC;
    up_dac_lb_enb_reg : out STD_LOGIC;
    dac_enable_q0 : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \up_dac_pat_data_2_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_rdata_int_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_data_int_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[1]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_xfer_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[0]\ : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    p_7_in_4 : in STD_LOGIC;
    up_rreq_s_5 : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    \up_rdata_int_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_dac_pat_data_2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0\ : entity is "axi_ad9361_tx_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dac_data_out_int : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dac_pat_data : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal dac_pn_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dac_pn_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_pn_data[9]_i_1__0_n_0\ : STD_LOGIC;
  signal dac_pn_seq : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[17]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal dac_valid_sel : STD_LOGIC;
  signal \dac_valid_sel_i_1__0_n_0\ : STD_LOGIC;
  signal i_up_dac_channel_n_10 : STD_LOGIC;
  signal i_up_dac_channel_n_11 : STD_LOGIC;
  signal i_up_dac_channel_n_12 : STD_LOGIC;
  signal i_up_dac_channel_n_13 : STD_LOGIC;
  signal i_up_dac_channel_n_14 : STD_LOGIC;
  signal i_up_dac_channel_n_15 : STD_LOGIC;
  signal i_up_dac_channel_n_16 : STD_LOGIC;
  signal i_up_dac_channel_n_17 : STD_LOGIC;
  signal i_up_dac_channel_n_18 : STD_LOGIC;
  signal i_up_dac_channel_n_19 : STD_LOGIC;
  signal i_up_dac_channel_n_8 : STD_LOGIC;
  signal i_up_dac_channel_n_9 : STD_LOGIC;
  signal i_up_dac_channel_n_96 : STD_LOGIC;
  signal i_up_dac_channel_n_97 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pn1fn_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal pn1fn_return025_out : STD_LOGIC;
  signal pn1fn_return026_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_pn_data[10]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dac_pn_data[11]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dac_pn_data[1]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dac_pn_data[2]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dac_pn_data[3]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dac_pn_data[4]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dac_pn_data[5]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dac_pn_data[6]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dac_pn_data[7]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dac_pn_data[8]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dac_pn_data[9]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dac_pn_seq[0]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dac_pn_seq[10]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dac_pn_seq[11]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dac_pn_seq[12]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dac_pn_seq[13]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dac_pn_seq[14]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dac_pn_seq[15]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dac_pn_seq[16]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dac_pn_seq[17]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dac_pn_seq[18]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dac_pn_seq[19]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dac_pn_seq[1]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dac_pn_seq[20]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dac_pn_seq[21]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dac_pn_seq[22]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dac_pn_seq[2]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dac_pn_seq[3]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dac_pn_seq[4]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dac_pn_seq[5]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dac_pn_seq[6]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dac_pn_seq[8]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dac_pn_seq[9]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dac_valid_sel_i_1__0\ : label is "soft_lutpair116";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\dac_data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \dac_data_int_reg[11]_0\(0),
      R => '0'
    );
\dac_data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(10),
      Q => \dac_data_int_reg[11]_0\(10),
      R => '0'
    );
\dac_data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(11),
      Q => \dac_data_int_reg[11]_0\(11),
      R => '0'
    );
\dac_data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \dac_data_int_reg[11]_0\(1),
      R => '0'
    );
\dac_data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \dac_data_int_reg[11]_0\(2),
      R => '0'
    );
\dac_data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \dac_data_int_reg[11]_0\(3),
      R => '0'
    );
\dac_data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \dac_data_int_reg[11]_0\(4),
      R => '0'
    );
\dac_data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \dac_data_int_reg[11]_0\(5),
      R => '0'
    );
\dac_data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \dac_data_int_reg[11]_0\(6),
      R => '0'
    );
\dac_data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \dac_data_int_reg[11]_0\(7),
      R => '0'
    );
\dac_data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(8),
      Q => \dac_data_int_reg[11]_0\(8),
      R => '0'
    );
\dac_data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(9),
      Q => \dac_data_int_reg[11]_0\(9),
      R => '0'
    );
\dac_data_out_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(0),
      Q => \^q\(0),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(10),
      Q => \^q\(10),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(11),
      Q => \^q\(11),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(1),
      Q => \^q\(1),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(2),
      Q => \^q\(2),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(3),
      Q => \^q\(3),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(4),
      Q => \^q\(4),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(5),
      Q => \^q\(5),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(6),
      Q => \^q\(6),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(7),
      Q => \^q\(7),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(8),
      Q => \^q\(8),
      R => i_up_dac_channel_n_97
    );
\dac_data_out_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_data_out_int(9),
      Q => \^q\(9),
      R => i_up_dac_channel_n_97
    );
dac_enable_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_96,
      Q => dac_enable_q0,
      R => '0'
    );
\dac_pat_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_13,
      Q => dac_pat_data(10),
      R => '0'
    );
\dac_pat_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_12,
      Q => dac_pat_data(11),
      R => '0'
    );
\dac_pat_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_11,
      Q => dac_pat_data(12),
      R => '0'
    );
\dac_pat_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_10,
      Q => dac_pat_data(13),
      R => '0'
    );
\dac_pat_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_9,
      Q => dac_pat_data(14),
      R => '0'
    );
\dac_pat_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_8,
      Q => dac_pat_data(15),
      R => '0'
    );
\dac_pat_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_19,
      Q => dac_pat_data(4),
      R => '0'
    );
\dac_pat_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_18,
      Q => dac_pat_data(5),
      R => '0'
    );
\dac_pat_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_17,
      Q => dac_pat_data(6),
      R => '0'
    );
\dac_pat_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_16,
      Q => dac_pat_data(7),
      R => '0'
    );
\dac_pat_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_15,
      Q => dac_pat_data(8),
      R => '0'
    );
\dac_pat_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_14,
      Q => dac_pat_data(9),
      R => '0'
    );
\dac_pn_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[12]\,
      O => \dac_pn_data[0]_i_1__0_n_0\
    );
\dac_pn_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_3_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[22]\,
      O => \dac_pn_data[10]_i_1__0_n_0\
    );
\dac_pn_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[11]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[23]\,
      O => \dac_pn_data[11]_i_1__0_n_0\
    );
\dac_pn_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_7_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[13]\,
      O => \dac_pn_data[1]_i_1__0_n_0\
    );
\dac_pn_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_8_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[14]\,
      O => \dac_pn_data[2]_i_1__0_n_0\
    );
\dac_pn_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_9_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[15]\,
      O => \dac_pn_data[3]_i_1__0_n_0\
    );
\dac_pn_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_10_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[16]\,
      O => \dac_pn_data[4]_i_1__0_n_0\
    );
\dac_pn_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[17]\,
      O => \dac_pn_data[5]_i_1__0_n_0\
    );
\dac_pn_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_2_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[18]\,
      O => \dac_pn_data[6]_i_1__0_n_0\
    );
\dac_pn_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_4_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[19]\,
      O => \dac_pn_data[7]_i_1__0_n_0\
    );
\dac_pn_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_5_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[20]\,
      O => \dac_pn_data[8]_i_1__0_n_0\
    );
\dac_pn_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[21]\,
      O => \dac_pn_data[9]_i_1__0_n_0\
    );
\dac_pn_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[0]_i_1__0_n_0\,
      Q => dac_pn_data(0),
      R => SR(0)
    );
\dac_pn_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[10]_i_1__0_n_0\,
      Q => dac_pn_data(10),
      R => SR(0)
    );
\dac_pn_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[11]_i_1__0_n_0\,
      Q => dac_pn_data(11),
      R => SR(0)
    );
\dac_pn_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[1]_i_1__0_n_0\,
      Q => dac_pn_data(1),
      R => SR(0)
    );
\dac_pn_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[2]_i_1__0_n_0\,
      Q => dac_pn_data(2),
      R => SR(0)
    );
\dac_pn_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[3]_i_1__0_n_0\,
      Q => dac_pn_data(3),
      R => SR(0)
    );
\dac_pn_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[4]_i_1__0_n_0\,
      Q => dac_pn_data(4),
      R => SR(0)
    );
\dac_pn_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[5]_i_1__0_n_0\,
      Q => dac_pn_data(5),
      R => SR(0)
    );
\dac_pn_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[6]_i_1__0_n_0\,
      Q => dac_pn_data(6),
      R => SR(0)
    );
\dac_pn_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[7]_i_1__0_n_0\,
      Q => dac_pn_data(7),
      R => SR(0)
    );
\dac_pn_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[8]_i_1__0_n_0\,
      Q => dac_pn_data(8),
      R => SR(0)
    );
\dac_pn_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_pn_data[9]_i_1__0_n_0\,
      Q => dac_pn_data(9),
      R => SR(0)
    );
\dac_pn_seq[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => p_9_in,
      I3 => p_4_in,
      O => pn1fn_return(0)
    );
\dac_pn_seq[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => p_5_in,
      O => pn1fn_return(10)
    );
\dac_pn_seq[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \dac_pn_seq_reg_n_0_[5]\,
      O => pn1fn_return(11)
    );
\dac_pn_seq[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      O => pn1fn_return(12)
    );
\dac_pn_seq[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_4_in,
      O => pn1fn_return(13)
    );
\dac_pn_seq[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_7_in,
      I1 => p_3_in,
      I2 => p_5_in,
      O => pn1fn_return(14)
    );
\dac_pn_seq[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      O => pn1fn_return(15)
    );
\dac_pn_seq[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => p_7_in,
      O => pn1fn_return(16)
    );
\dac_pn_seq[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => p_10_in,
      O => pn1fn_return(17)
    );
\dac_pn_seq[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => p_9_in,
      O => pn1fn_return(18)
    );
\dac_pn_seq[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => p_2_in,
      O => pn1fn_return(19)
    );
\dac_pn_seq[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => p_5_in,
      I3 => p_10_in,
      O => pn1fn_return(1)
    );
\dac_pn_seq[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => \dac_pn_seq_reg_n_0_[5]\,
      O => pn1fn_return(20)
    );
\dac_pn_seq[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => p_2_in,
      O => pn1fn_return(21)
    );
\dac_pn_seq[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_1_in,
      O => pn1fn_return025_out
    );
\dac_pn_seq[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E(0),
      I1 => dac_valid_sel,
      O => dac_pn_seq
    );
\dac_pn_seq[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => p_3_in,
      O => pn1fn_return026_out
    );
\dac_pn_seq[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => \dac_pn_seq_reg_n_0_[5]\,
      I2 => p_4_in,
      O => pn1fn_return(2)
    );
\dac_pn_seq[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_7_in,
      I1 => p_2_in,
      I2 => p_5_in,
      O => pn1fn_return(3)
    );
\dac_pn_seq[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_8_in,
      I1 => p_1_in,
      I2 => p_4_in,
      O => pn1fn_return(4)
    );
\dac_pn_seq[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_9_in,
      I1 => p_3_in,
      I2 => p_5_in,
      O => pn1fn_return(5)
    );
\dac_pn_seq[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_10_in,
      O => pn1fn_return(6)
    );
\dac_pn_seq[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[5]\,
      I1 => p_7_in,
      O => pn1fn_return(7)
    );
\dac_pn_seq[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => p_2_in,
      O => pn1fn_return(8)
    );
\dac_pn_seq[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_9_in,
      O => pn1fn_return(9)
    );
\dac_pn_seq_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(0),
      Q => \dac_pn_seq_reg_n_0_[0]\,
      S => SR(0)
    );
\dac_pn_seq_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(10),
      Q => p_3_in,
      S => SR(0)
    );
\dac_pn_seq_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(11),
      Q => \dac_pn_seq_reg_n_0_[11]\,
      S => SR(0)
    );
\dac_pn_seq_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(12),
      Q => \dac_pn_seq_reg_n_0_[12]\,
      S => SR(0)
    );
\dac_pn_seq_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(13),
      Q => \dac_pn_seq_reg_n_0_[13]\,
      S => SR(0)
    );
\dac_pn_seq_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(14),
      Q => \dac_pn_seq_reg_n_0_[14]\,
      S => SR(0)
    );
\dac_pn_seq_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(15),
      Q => \dac_pn_seq_reg_n_0_[15]\,
      S => SR(0)
    );
\dac_pn_seq_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(16),
      Q => \dac_pn_seq_reg_n_0_[16]\,
      S => SR(0)
    );
\dac_pn_seq_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(17),
      Q => \dac_pn_seq_reg_n_0_[17]\,
      S => SR(0)
    );
\dac_pn_seq_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(18),
      Q => \dac_pn_seq_reg_n_0_[18]\,
      S => SR(0)
    );
\dac_pn_seq_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(19),
      Q => \dac_pn_seq_reg_n_0_[19]\,
      S => SR(0)
    );
\dac_pn_seq_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(1),
      Q => p_7_in,
      S => SR(0)
    );
\dac_pn_seq_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(20),
      Q => \dac_pn_seq_reg_n_0_[20]\,
      S => SR(0)
    );
\dac_pn_seq_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(21),
      Q => \dac_pn_seq_reg_n_0_[21]\,
      S => SR(0)
    );
\dac_pn_seq_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return025_out,
      Q => \dac_pn_seq_reg_n_0_[22]\,
      S => SR(0)
    );
\dac_pn_seq_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return026_out,
      Q => \dac_pn_seq_reg_n_0_[23]\,
      S => SR(0)
    );
\dac_pn_seq_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(2),
      Q => p_8_in,
      S => SR(0)
    );
\dac_pn_seq_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(3),
      Q => p_9_in,
      S => SR(0)
    );
\dac_pn_seq_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(4),
      Q => p_10_in,
      S => SR(0)
    );
\dac_pn_seq_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(5),
      Q => \dac_pn_seq_reg_n_0_[5]\,
      S => SR(0)
    );
\dac_pn_seq_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(6),
      Q => p_2_in,
      S => SR(0)
    );
\dac_pn_seq_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(7),
      Q => p_4_in,
      S => SR(0)
    );
\dac_pn_seq_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(8),
      Q => p_5_in,
      S => SR(0)
    );
\dac_pn_seq_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dac_pn_seq,
      D => pn1fn_return(9),
      Q => p_1_in,
      S => SR(0)
    );
\dac_valid_sel_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_valid_sel,
      O => \dac_valid_sel_i_1__0_n_0\
    );
dac_valid_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_valid_sel_i_1__0_n_0\,
      Q => dac_valid_sel,
      R => SR(0)
    );
i_ad_iqcor: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5\
     port map (
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      clk => clk
    );
i_up_dac_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0\
     port map (
      D(11) => i_up_dac_channel_n_8,
      D(10) => i_up_dac_channel_n_9,
      D(9) => i_up_dac_channel_n_10,
      D(8) => i_up_dac_channel_n_11,
      D(7) => i_up_dac_channel_n_12,
      D(6) => i_up_dac_channel_n_13,
      D(5) => i_up_dac_channel_n_14,
      D(4) => i_up_dac_channel_n_15,
      D(3) => i_up_dac_channel_n_16,
      D(2) => i_up_dac_channel_n_17,
      D(1) => i_up_dac_channel_n_18,
      D(0) => i_up_dac_channel_n_19,
      Q(11 downto 0) => dac_pn_data(11 downto 0),
      SR(0) => i_up_dac_channel_n_97,
      clk => clk,
      \d_data_cntrl_int_reg[3]\ => i_up_dac_channel_n_96,
      \dac_data_out_int_reg[11]\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => dac_pat_data(15 downto 4),
      dac_data_q0(11 downto 0) => dac_data_q0(11 downto 0),
      \dac_pn_data_reg[11]\(11 downto 0) => dac_data_out_int(11 downto 0),
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      p_7_in_4 => p_7_in_4,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]_0\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_iq_mode_0(1 downto 0) => up_dac_iq_mode_0(1 downto 0),
      \up_dac_iq_mode_reg[0]_0\ => \up_dac_iq_mode_reg[0]\,
      \up_dac_iq_mode_reg[1]_0\ => \up_dac_iq_mode_reg[1]\,
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      up_dac_lb_enb_reg_1 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_1_reg[0]_0\ => \up_dac_pat_data_1_reg[0]\,
      \up_dac_pat_data_1_reg[15]_0\(25 downto 0) => D(25 downto 0),
      \up_dac_pat_data_1_reg[1]_0\ => \up_dac_pat_data_1_reg[1]\,
      \up_dac_pat_data_2_reg[15]_0\(0) => \up_dac_pat_data_2_reg[15]\(0),
      \up_dac_pat_data_2_reg[15]_1\(31 downto 0) => \up_dac_pat_data_2_reg[15]_0\(31 downto 0),
      \up_dac_pat_data_2_reg[3]_0\(5 downto 0) => \up_dac_pat_data_2_reg[3]\(5 downto 0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_dac_pn_enb_reg_1 => up_dac_pn_enb_reg_0,
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[1]_0\(2 downto 0) => \up_rdata_int_reg[1]\(2 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]\(31 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \up_rdata_int_reg[31]_0\(31 downto 0),
      up_rreq_s_5 => up_rreq_s_5,
      up_wack_s(0) => up_wack_s(0),
      \up_xfer_count_reg[0]\(0) => \up_xfer_count_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1\ is
  port (
    up_dac_pn_enb_reg : out STD_LOGIC;
    up_dac_lb_enb_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_data_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    \up_dac_pat_data_2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1\ : entity is "axi_ad9361_tx_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1\ is
  signal \dac_data_out_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[9]\ : STD_LOGIC;
  signal dac_pat_data : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal dac_pn_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dac_pn_seq[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[17]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal dac_valid_sel : STD_LOGIC;
  signal \dac_valid_sel_i_1__1_n_0\ : STD_LOGIC;
  signal i_up_dac_channel_n_10 : STD_LOGIC;
  signal i_up_dac_channel_n_11 : STD_LOGIC;
  signal i_up_dac_channel_n_12 : STD_LOGIC;
  signal i_up_dac_channel_n_13 : STD_LOGIC;
  signal i_up_dac_channel_n_14 : STD_LOGIC;
  signal i_up_dac_channel_n_15 : STD_LOGIC;
  signal i_up_dac_channel_n_16 : STD_LOGIC;
  signal i_up_dac_channel_n_17 : STD_LOGIC;
  signal i_up_dac_channel_n_18 : STD_LOGIC;
  signal i_up_dac_channel_n_19 : STD_LOGIC;
  signal i_up_dac_channel_n_2 : STD_LOGIC;
  signal i_up_dac_channel_n_20 : STD_LOGIC;
  signal i_up_dac_channel_n_21 : STD_LOGIC;
  signal i_up_dac_channel_n_22 : STD_LOGIC;
  signal i_up_dac_channel_n_23 : STD_LOGIC;
  signal i_up_dac_channel_n_24 : STD_LOGIC;
  signal i_up_dac_channel_n_25 : STD_LOGIC;
  signal i_up_dac_channel_n_3 : STD_LOGIC;
  signal i_up_dac_channel_n_4 : STD_LOGIC;
  signal i_up_dac_channel_n_5 : STD_LOGIC;
  signal i_up_dac_channel_n_6 : STD_LOGIC;
  signal i_up_dac_channel_n_7 : STD_LOGIC;
  signal i_up_dac_channel_n_8 : STD_LOGIC;
  signal i_up_dac_channel_n_9 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pn1fn_return : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_pn_data[0]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dac_pn_data[10]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dac_pn_data[11]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dac_pn_data[1]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dac_pn_data[2]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dac_pn_data[3]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dac_pn_data[4]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dac_pn_data[5]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dac_pn_data[7]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dac_pn_data[8]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dac_pn_data[9]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dac_pn_seq[0]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dac_pn_seq[11]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dac_pn_seq[12]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dac_pn_seq[14]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dac_pn_seq[15]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dac_pn_seq[16]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dac_pn_seq[17]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dac_pn_seq[18]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dac_pn_seq[19]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dac_pn_seq[1]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dac_pn_seq[20]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dac_pn_seq[21]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dac_pn_seq[22]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dac_pn_seq[23]_i_2__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dac_pn_seq[2]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dac_pn_seq[3]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dac_pn_seq[4]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dac_pn_seq[5]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dac_pn_seq[6]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dac_pn_seq[7]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dac_pn_seq[8]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dac_pn_seq[9]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dac_valid_sel_i_1__1\ : label is "soft_lutpair139";
begin
\dac_data_out_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_14,
      Q => \dac_data_out_int_reg_n_0_[0]\,
      R => '0'
    );
\dac_data_out_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_24,
      Q => \dac_data_out_int_reg_n_0_[10]\,
      R => '0'
    );
\dac_data_out_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_25,
      Q => \dac_data_out_int_reg_n_0_[11]\,
      R => '0'
    );
\dac_data_out_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_15,
      Q => \dac_data_out_int_reg_n_0_[1]\,
      R => '0'
    );
\dac_data_out_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_16,
      Q => \dac_data_out_int_reg_n_0_[2]\,
      R => '0'
    );
\dac_data_out_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_17,
      Q => \dac_data_out_int_reg_n_0_[3]\,
      R => '0'
    );
\dac_data_out_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_18,
      Q => \dac_data_out_int_reg_n_0_[4]\,
      R => '0'
    );
\dac_data_out_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_19,
      Q => \dac_data_out_int_reg_n_0_[5]\,
      R => '0'
    );
\dac_data_out_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_20,
      Q => \dac_data_out_int_reg_n_0_[6]\,
      R => '0'
    );
\dac_data_out_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_21,
      Q => \dac_data_out_int_reg_n_0_[7]\,
      R => '0'
    );
\dac_data_out_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_22,
      Q => \dac_data_out_int_reg_n_0_[8]\,
      R => '0'
    );
\dac_data_out_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_23,
      Q => \dac_data_out_int_reg_n_0_[9]\,
      R => '0'
    );
\dac_pat_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_7,
      Q => dac_pat_data(10),
      R => '0'
    );
\dac_pat_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_6,
      Q => dac_pat_data(11),
      R => '0'
    );
\dac_pat_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_5,
      Q => dac_pat_data(12),
      R => '0'
    );
\dac_pat_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_4,
      Q => dac_pat_data(13),
      R => '0'
    );
\dac_pat_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_3,
      Q => dac_pat_data(14),
      R => '0'
    );
\dac_pat_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_2,
      Q => dac_pat_data(15),
      R => '0'
    );
\dac_pat_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_13,
      Q => dac_pat_data(4),
      R => '0'
    );
\dac_pat_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_12,
      Q => dac_pat_data(5),
      R => '0'
    );
\dac_pat_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_11,
      Q => dac_pat_data(6),
      R => '0'
    );
\dac_pat_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_10,
      Q => dac_pat_data(7),
      R => '0'
    );
\dac_pat_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_9,
      Q => dac_pat_data(8),
      R => '0'
    );
\dac_pat_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_8,
      Q => dac_pat_data(9),
      R => '0'
    );
\dac_pn_data[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => dac_valid_sel,
      I2 => p_3_in,
      O => p_1_in(0)
    );
\dac_pn_data[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_5_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[22]\,
      O => p_1_in(10)
    );
\dac_pn_data[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_4_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[23]\,
      O => p_1_in(11)
    );
\dac_pn_data[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_14_in,
      I1 => dac_valid_sel,
      I2 => p_2_in,
      O => p_1_in(1)
    );
\dac_pn_data[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_13_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[14]\,
      O => p_1_in(2)
    );
\dac_pn_data[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[15]\,
      O => p_1_in(3)
    );
\dac_pn_data[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_11_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[16]\,
      O => p_1_in(4)
    );
\dac_pn_data[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_10_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[17]\,
      O => p_1_in(5)
    );
\dac_pn_data[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_9_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[18]\,
      O => p_1_in(6)
    );
\dac_pn_data[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_8_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[19]\,
      O => p_1_in(7)
    );
\dac_pn_data[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_7_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[20]\,
      O => p_1_in(8)
    );
\dac_pn_data[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_6_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[21]\,
      O => p_1_in(9)
    );
\dac_pn_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(0),
      Q => dac_pn_data(0),
      R => SR(0)
    );
\dac_pn_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(10),
      Q => dac_pn_data(10),
      R => SR(0)
    );
\dac_pn_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(11),
      Q => dac_pn_data(11),
      R => SR(0)
    );
\dac_pn_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(1),
      Q => dac_pn_data(1),
      R => SR(0)
    );
\dac_pn_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(2),
      Q => dac_pn_data(2),
      R => SR(0)
    );
\dac_pn_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(3),
      Q => dac_pn_data(3),
      R => SR(0)
    );
\dac_pn_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(4),
      Q => dac_pn_data(4),
      R => SR(0)
    );
\dac_pn_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(5),
      Q => dac_pn_data(5),
      R => SR(0)
    );
\dac_pn_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(6),
      Q => dac_pn_data(6),
      R => SR(0)
    );
\dac_pn_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(7),
      Q => dac_pn_data(7),
      R => SR(0)
    );
\dac_pn_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(8),
      Q => dac_pn_data(8),
      R => SR(0)
    );
\dac_pn_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_1_in(9),
      Q => dac_pn_data(9),
      R => SR(0)
    );
\dac_pn_seq[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_11_in,
      I1 => p_9_in,
      O => pn1fn_return(0)
    );
\dac_pn_seq[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_14_in,
      O => pn1fn_return(10)
    );
\dac_pn_seq[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => pn1fn_return(11)
    );
\dac_pn_seq[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_in,
      I1 => p_12_in,
      O => pn1fn_return(12)
    );
\dac_pn_seq[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_in,
      I1 => p_11_in,
      O => pn1fn_return(13)
    );
\dac_pn_seq[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_11_in,
      I1 => p_10_in,
      O => pn1fn_return(14)
    );
\dac_pn_seq[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => p_9_in,
      O => pn1fn_return(15)
    );
\dac_pn_seq[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => pn1fn_return(16)
    );
\dac_pn_seq[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => p_7_in,
      O => pn1fn_return(17)
    );
\dac_pn_seq[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => p_6_in,
      O => pn1fn_return(18)
    );
\dac_pn_seq[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => p_5_in,
      O => pn1fn_return(19)
    );
\dac_pn_seq[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => p_8_in,
      O => pn1fn_return(1)
    );
\dac_pn_seq[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => p_4_in,
      O => pn1fn_return(20)
    );
\dac_pn_seq[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      O => pn1fn_return(21)
    );
\dac_pn_seq[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      O => pn1fn_return(22)
    );
\dac_pn_seq[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E(0),
      I1 => dac_valid_sel,
      O => \dac_pn_seq[23]_i_1__1_n_0\
    );
\dac_pn_seq[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => \dac_pn_seq_reg_n_0_[14]\,
      O => pn1fn_return(23)
    );
\dac_pn_seq[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => p_7_in,
      O => pn1fn_return(2)
    );
\dac_pn_seq[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => p_6_in,
      O => pn1fn_return(3)
    );
\dac_pn_seq[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => p_5_in,
      O => pn1fn_return(4)
    );
\dac_pn_seq[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => p_4_in,
      O => pn1fn_return(5)
    );
\dac_pn_seq[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => p_3_in,
      O => pn1fn_return(6)
    );
\dac_pn_seq[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in,
      O => pn1fn_return(7)
    );
\dac_pn_seq[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => \dac_pn_seq_reg_n_0_[14]\,
      O => pn1fn_return(8)
    );
\dac_pn_seq[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_2_in,
      I1 => \dac_pn_seq_reg_n_0_[0]\,
      I2 => \dac_pn_seq_reg_n_0_[14]\,
      O => pn1fn_return(9)
    );
\dac_pn_seq_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(0),
      Q => \dac_pn_seq_reg_n_0_[0]\,
      S => SR(0)
    );
\dac_pn_seq_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(10),
      Q => p_5_in,
      S => SR(0)
    );
\dac_pn_seq_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(11),
      Q => p_4_in,
      S => SR(0)
    );
\dac_pn_seq_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(12),
      Q => p_3_in,
      S => SR(0)
    );
\dac_pn_seq_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(13),
      Q => p_2_in,
      S => SR(0)
    );
\dac_pn_seq_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(14),
      Q => \dac_pn_seq_reg_n_0_[14]\,
      S => SR(0)
    );
\dac_pn_seq_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(15),
      Q => \dac_pn_seq_reg_n_0_[15]\,
      S => SR(0)
    );
\dac_pn_seq_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(16),
      Q => \dac_pn_seq_reg_n_0_[16]\,
      S => SR(0)
    );
\dac_pn_seq_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(17),
      Q => \dac_pn_seq_reg_n_0_[17]\,
      S => SR(0)
    );
\dac_pn_seq_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(18),
      Q => \dac_pn_seq_reg_n_0_[18]\,
      S => SR(0)
    );
\dac_pn_seq_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(19),
      Q => \dac_pn_seq_reg_n_0_[19]\,
      S => SR(0)
    );
\dac_pn_seq_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(1),
      Q => p_14_in,
      S => SR(0)
    );
\dac_pn_seq_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(20),
      Q => \dac_pn_seq_reg_n_0_[20]\,
      S => SR(0)
    );
\dac_pn_seq_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(21),
      Q => \dac_pn_seq_reg_n_0_[21]\,
      S => SR(0)
    );
\dac_pn_seq_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(22),
      Q => \dac_pn_seq_reg_n_0_[22]\,
      S => SR(0)
    );
\dac_pn_seq_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(23),
      Q => \dac_pn_seq_reg_n_0_[23]\,
      S => SR(0)
    );
\dac_pn_seq_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(2),
      Q => p_13_in,
      S => SR(0)
    );
\dac_pn_seq_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(3),
      Q => p_12_in,
      S => SR(0)
    );
\dac_pn_seq_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(4),
      Q => p_11_in,
      S => SR(0)
    );
\dac_pn_seq_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(5),
      Q => p_10_in,
      S => SR(0)
    );
\dac_pn_seq_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(6),
      Q => p_9_in,
      S => SR(0)
    );
\dac_pn_seq_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(7),
      Q => p_8_in,
      S => SR(0)
    );
\dac_pn_seq_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(8),
      Q => p_7_in,
      S => SR(0)
    );
\dac_pn_seq_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__1_n_0\,
      D => pn1fn_return(9),
      Q => p_6_in,
      S => SR(0)
    );
\dac_valid_sel_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_valid_sel,
      O => \dac_valid_sel_i_1__1_n_0\
    );
dac_valid_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_valid_sel_i_1__1_n_0\,
      Q => dac_valid_sel,
      R => SR(0)
    );
i_ad_iqcor: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor
     port map (
      A(11) => \dac_data_out_int_reg_n_0_[11]\,
      A(10) => \dac_data_out_int_reg_n_0_[10]\,
      A(9) => \dac_data_out_int_reg_n_0_[9]\,
      A(8) => \dac_data_out_int_reg_n_0_[8]\,
      A(7) => \dac_data_out_int_reg_n_0_[7]\,
      A(6) => \dac_data_out_int_reg_n_0_[6]\,
      A(5) => \dac_data_out_int_reg_n_0_[5]\,
      A(4) => \dac_data_out_int_reg_n_0_[4]\,
      A(3) => \dac_data_out_int_reg_n_0_[3]\,
      A(2) => \dac_data_out_int_reg_n_0_[2]\,
      A(1) => \dac_data_out_int_reg_n_0_[1]\,
      A(0) => \dac_data_out_int_reg_n_0_[0]\,
      clk => clk
    );
i_up_dac_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1\
     port map (
      D(11) => i_up_dac_channel_n_2,
      D(10) => i_up_dac_channel_n_3,
      D(9) => i_up_dac_channel_n_4,
      D(8) => i_up_dac_channel_n_5,
      D(7) => i_up_dac_channel_n_6,
      D(6) => i_up_dac_channel_n_7,
      D(5) => i_up_dac_channel_n_8,
      D(4) => i_up_dac_channel_n_9,
      D(3) => i_up_dac_channel_n_10,
      D(2) => i_up_dac_channel_n_11,
      D(1) => i_up_dac_channel_n_12,
      D(0) => i_up_dac_channel_n_13,
      Q(27 downto 0) => Q(27 downto 0),
      clk => clk,
      dac_data_i1(11 downto 0) => dac_data_i1(11 downto 0),
      \dac_data_out_int_reg[11]\(11 downto 0) => dac_pn_data(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      \dac_data_out_int_reg[11]_1\(11 downto 0) => dac_pat_data(15 downto 4),
      \dac_pn_data_reg[0]\ => i_up_dac_channel_n_14,
      \dac_pn_data_reg[10]\ => i_up_dac_channel_n_24,
      \dac_pn_data_reg[11]\ => i_up_dac_channel_n_25,
      \dac_pn_data_reg[1]\ => i_up_dac_channel_n_15,
      \dac_pn_data_reg[2]\ => i_up_dac_channel_n_16,
      \dac_pn_data_reg[3]\ => i_up_dac_channel_n_17,
      \dac_pn_data_reg[4]\ => i_up_dac_channel_n_18,
      \dac_pn_data_reg[5]\ => i_up_dac_channel_n_19,
      \dac_pn_data_reg[6]\ => i_up_dac_channel_n_20,
      \dac_pn_data_reg[7]\ => i_up_dac_channel_n_21,
      \dac_pn_data_reg[8]\ => i_up_dac_channel_n_22,
      \dac_pn_data_reg[9]\ => i_up_dac_channel_n_23,
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]_0\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      up_dac_lb_enb_reg_1 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_2_reg[15]_0\(0) => \up_dac_pat_data_2_reg[15]\(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_dac_pn_enb_reg_1 => up_dac_pn_enb_reg_0,
      \up_xfer_data_reg[35]\(0) => \up_xfer_data_reg[35]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2\ is
  port (
    up_dac_pn_enb_reg : out STD_LOGIC;
    up_dac_lb_enb_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    \up_dac_pat_data_2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac_data_out_int_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2\ : entity is "axi_ad9361_tx_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2\ is
  signal \dac_data_out_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_data_out_int_reg_n_0_[9]\ : STD_LOGIC;
  signal dac_pat_data : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal dac_pn_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dac_pn_seq[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \dac_pn_seq[6]_i_2_n_0\ : STD_LOGIC;
  signal \dac_pn_seq[7]_i_2_n_0\ : STD_LOGIC;
  signal \dac_pn_seq[8]_i_2_n_0\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \dac_pn_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal dac_valid_sel : STD_LOGIC;
  signal \dac_valid_sel_i_1__2_n_0\ : STD_LOGIC;
  signal i_up_dac_channel_n_10 : STD_LOGIC;
  signal i_up_dac_channel_n_11 : STD_LOGIC;
  signal i_up_dac_channel_n_12 : STD_LOGIC;
  signal i_up_dac_channel_n_13 : STD_LOGIC;
  signal i_up_dac_channel_n_14 : STD_LOGIC;
  signal i_up_dac_channel_n_15 : STD_LOGIC;
  signal i_up_dac_channel_n_16 : STD_LOGIC;
  signal i_up_dac_channel_n_17 : STD_LOGIC;
  signal i_up_dac_channel_n_18 : STD_LOGIC;
  signal i_up_dac_channel_n_19 : STD_LOGIC;
  signal i_up_dac_channel_n_2 : STD_LOGIC;
  signal i_up_dac_channel_n_20 : STD_LOGIC;
  signal i_up_dac_channel_n_21 : STD_LOGIC;
  signal i_up_dac_channel_n_22 : STD_LOGIC;
  signal i_up_dac_channel_n_23 : STD_LOGIC;
  signal i_up_dac_channel_n_24 : STD_LOGIC;
  signal i_up_dac_channel_n_25 : STD_LOGIC;
  signal i_up_dac_channel_n_3 : STD_LOGIC;
  signal i_up_dac_channel_n_4 : STD_LOGIC;
  signal i_up_dac_channel_n_5 : STD_LOGIC;
  signal i_up_dac_channel_n_6 : STD_LOGIC;
  signal i_up_dac_channel_n_7 : STD_LOGIC;
  signal i_up_dac_channel_n_8 : STD_LOGIC;
  signal i_up_dac_channel_n_9 : STD_LOGIC;
  signal p_10_in16_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in27_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in41_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in75_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pn1fn_return : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_pn_data[0]_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dac_pn_data[10]_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dac_pn_data[11]_i_1__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dac_pn_data[1]_i_1__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dac_pn_data[2]_i_1__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dac_pn_data[3]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dac_pn_data[4]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dac_pn_data[5]_i_1__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dac_pn_data[6]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dac_pn_data[7]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dac_pn_data[8]_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dac_pn_data[9]_i_1__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dac_pn_seq[0]_i_1__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dac_pn_seq[12]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dac_pn_seq[13]_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dac_pn_seq[14]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dac_pn_seq[15]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dac_pn_seq[16]_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dac_pn_seq[17]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dac_pn_seq[18]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dac_pn_seq[19]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dac_pn_seq[1]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dac_pn_seq[20]_i_1__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dac_pn_seq[21]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dac_pn_seq[22]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dac_pn_seq[3]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dac_pn_seq[4]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dac_pn_seq[5]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dac_pn_seq[6]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dac_pn_seq[7]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dac_pn_seq[8]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dac_valid_sel_i_1__2\ : label is "soft_lutpair175";
begin
\dac_data_out_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_14,
      Q => \dac_data_out_int_reg_n_0_[0]\,
      R => '0'
    );
\dac_data_out_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_24,
      Q => \dac_data_out_int_reg_n_0_[10]\,
      R => '0'
    );
\dac_data_out_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_25,
      Q => \dac_data_out_int_reg_n_0_[11]\,
      R => '0'
    );
\dac_data_out_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_15,
      Q => \dac_data_out_int_reg_n_0_[1]\,
      R => '0'
    );
\dac_data_out_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_16,
      Q => \dac_data_out_int_reg_n_0_[2]\,
      R => '0'
    );
\dac_data_out_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_17,
      Q => \dac_data_out_int_reg_n_0_[3]\,
      R => '0'
    );
\dac_data_out_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_18,
      Q => \dac_data_out_int_reg_n_0_[4]\,
      R => '0'
    );
\dac_data_out_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_19,
      Q => \dac_data_out_int_reg_n_0_[5]\,
      R => '0'
    );
\dac_data_out_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_20,
      Q => \dac_data_out_int_reg_n_0_[6]\,
      R => '0'
    );
\dac_data_out_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_21,
      Q => \dac_data_out_int_reg_n_0_[7]\,
      R => '0'
    );
\dac_data_out_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_22,
      Q => \dac_data_out_int_reg_n_0_[8]\,
      R => '0'
    );
\dac_data_out_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_channel_n_23,
      Q => \dac_data_out_int_reg_n_0_[9]\,
      R => '0'
    );
\dac_pat_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_7,
      Q => dac_pat_data(10),
      R => '0'
    );
\dac_pat_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_6,
      Q => dac_pat_data(11),
      R => '0'
    );
\dac_pat_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_5,
      Q => dac_pat_data(12),
      R => '0'
    );
\dac_pat_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_4,
      Q => dac_pat_data(13),
      R => '0'
    );
\dac_pat_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_3,
      Q => dac_pat_data(14),
      R => '0'
    );
\dac_pat_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_2,
      Q => dac_pat_data(15),
      R => '0'
    );
\dac_pat_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_13,
      Q => dac_pat_data(4),
      R => '0'
    );
\dac_pat_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_12,
      Q => dac_pat_data(5),
      R => '0'
    );
\dac_pat_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_11,
      Q => dac_pat_data(6),
      R => '0'
    );
\dac_pat_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_10,
      Q => dac_pat_data(7),
      R => '0'
    );
\dac_pat_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_9,
      Q => dac_pat_data(8),
      R => '0'
    );
\dac_pat_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => i_up_dac_channel_n_8,
      Q => dac_pat_data(9),
      R => '0'
    );
\dac_pn_data[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => dac_valid_sel,
      I2 => p_7_in,
      O => \p_1_in__0\(0)
    );
\dac_pn_data[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_9_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[22]\,
      O => \p_1_in__0\(10)
    );
\dac_pn_data[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_8_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[23]\,
      O => \p_1_in__0\(11)
    );
\dac_pn_data[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_18_in75_in,
      I1 => dac_valid_sel,
      I2 => p_6_in,
      O => \p_1_in__0\(1)
    );
\dac_pn_data[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_17_in,
      I1 => dac_valid_sel,
      I2 => p_5_in,
      O => \p_1_in__0\(2)
    );
\dac_pn_data[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_16_in,
      I1 => dac_valid_sel,
      I2 => p_3_in,
      O => \p_1_in__0\(3)
    );
\dac_pn_data[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_15_in,
      I1 => dac_valid_sel,
      I2 => p_1_in,
      O => \p_1_in__0\(4)
    );
\dac_pn_data[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_14_in41_in,
      I1 => dac_valid_sel,
      I2 => p_4_in,
      O => \p_1_in__0\(5)
    );
\dac_pn_data[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_13_in,
      I1 => dac_valid_sel,
      I2 => p_2_in,
      O => \p_1_in__0\(6)
    );
\dac_pn_data[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_in27_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[19]\,
      O => \p_1_in__0\(7)
    );
\dac_pn_data[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_11_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[20]\,
      O => \p_1_in__0\(8)
    );
\dac_pn_data[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_10_in16_in,
      I1 => dac_valid_sel,
      I2 => \dac_pn_seq_reg_n_0_[21]\,
      O => \p_1_in__0\(9)
    );
\dac_pn_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(0),
      Q => dac_pn_data(0),
      R => SR(0)
    );
\dac_pn_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(10),
      Q => dac_pn_data(10),
      R => SR(0)
    );
\dac_pn_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(11),
      Q => dac_pn_data(11),
      R => SR(0)
    );
\dac_pn_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(1),
      Q => dac_pn_data(1),
      R => SR(0)
    );
\dac_pn_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(2),
      Q => dac_pn_data(2),
      R => SR(0)
    );
\dac_pn_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(3),
      Q => dac_pn_data(3),
      R => SR(0)
    );
\dac_pn_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(4),
      Q => dac_pn_data(4),
      R => SR(0)
    );
\dac_pn_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(5),
      Q => dac_pn_data(5),
      R => SR(0)
    );
\dac_pn_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(6),
      Q => dac_pn_data(6),
      R => SR(0)
    );
\dac_pn_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(7),
      Q => dac_pn_data(7),
      R => SR(0)
    );
\dac_pn_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(8),
      Q => dac_pn_data(8),
      R => SR(0)
    );
\dac_pn_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \p_1_in__0\(9),
      Q => dac_pn_data(9),
      R => SR(0)
    );
\dac_pn_seq[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dac_pn_seq[6]_i_2_n_0\,
      I1 => p_1_in,
      I2 => p_17_in,
      O => pn1fn_return(0)
    );
\dac_pn_seq[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_18_in75_in,
      I1 => p_3_in,
      I2 => p_10_in16_in,
      I3 => p_13_in,
      I4 => p_7_in,
      I5 => p_2_in,
      O => pn1fn_return(10)
    );
\dac_pn_seq[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_1_in,
      I2 => p_9_in,
      I3 => p_12_in27_in,
      I4 => p_6_in,
      I5 => \dac_pn_seq_reg_n_0_[19]\,
      O => pn1fn_return(11)
    );
\dac_pn_seq[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_5_in,
      I2 => p_11_in,
      I3 => p_8_in,
      I4 => p_4_in,
      O => pn1fn_return(12)
    );
\dac_pn_seq[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_18_in75_in,
      I1 => p_3_in,
      I2 => p_10_in16_in,
      I3 => p_7_in,
      I4 => p_2_in,
      O => pn1fn_return(13)
    );
\dac_pn_seq[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_1_in,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \dac_pn_seq_reg_n_0_[19]\,
      O => pn1fn_return(14)
    );
\dac_pn_seq[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_5_in,
      I2 => p_8_in,
      I3 => p_4_in,
      O => pn1fn_return(15)
    );
\dac_pn_seq[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_18_in75_in,
      I1 => p_3_in,
      I2 => p_7_in,
      I3 => p_2_in,
      O => pn1fn_return(16)
    );
\dac_pn_seq[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_1_in,
      I2 => p_6_in,
      I3 => \dac_pn_seq_reg_n_0_[19]\,
      O => pn1fn_return(17)
    );
\dac_pn_seq[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_5_in,
      I2 => p_4_in,
      O => pn1fn_return(18)
    );
\dac_pn_seq[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_18_in75_in,
      I1 => p_3_in,
      I2 => p_2_in,
      O => pn1fn_return(19)
    );
\dac_pn_seq[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_18_in75_in,
      I2 => p_2_in,
      I3 => \dac_pn_seq[7]_i_2_n_0\,
      I4 => p_4_in,
      O => pn1fn_return(1)
    );
\dac_pn_seq[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_17_in,
      I1 => p_1_in,
      I2 => \dac_pn_seq_reg_n_0_[19]\,
      O => pn1fn_return(20)
    );
\dac_pn_seq[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_4_in,
      O => pn1fn_return(21)
    );
\dac_pn_seq[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_18_in75_in,
      I1 => p_2_in,
      O => pn1fn_return(22)
    );
\dac_pn_seq[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E(0),
      I1 => dac_valid_sel,
      O => \dac_pn_seq[23]_i_1__2_n_0\
    );
\dac_pn_seq[23]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_17_in,
      I1 => \dac_pn_seq_reg_n_0_[19]\,
      O => pn1fn_return(23)
    );
\dac_pn_seq[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pn1fn_return(8),
      I1 => p_2_in,
      O => pn1fn_return(2)
    );
\dac_pn_seq[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq[6]_i_2_n_0\,
      I1 => \dac_pn_seq_reg_n_0_[19]\,
      O => pn1fn_return(3)
    );
\dac_pn_seq[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_18_in75_in,
      I2 => p_2_in,
      I3 => \dac_pn_seq[7]_i_2_n_0\,
      I4 => \dac_pn_seq_reg_n_0_[0]\,
      O => pn1fn_return(4)
    );
\dac_pn_seq[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pn1fn_return(8),
      I1 => p_18_in75_in,
      O => pn1fn_return(5)
    );
\dac_pn_seq[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_pn_seq[6]_i_2_n_0\,
      I1 => p_17_in,
      O => pn1fn_return(6)
    );
\dac_pn_seq[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_5_in,
      I1 => p_8_in,
      I2 => p_11_in,
      I3 => p_14_in41_in,
      I4 => p_4_in,
      I5 => \dac_pn_seq_reg_n_0_[0]\,
      O => \dac_pn_seq[6]_i_2_n_0\
    );
\dac_pn_seq[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_18_in75_in,
      I2 => p_2_in,
      I3 => \dac_pn_seq[7]_i_2_n_0\,
      O => pn1fn_return(7)
    );
\dac_pn_seq[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_13_in,
      I1 => p_10_in16_in,
      I2 => p_7_in,
      I3 => p_3_in,
      O => \dac_pn_seq[7]_i_2_n_0\
    );
\dac_pn_seq[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[19]\,
      I1 => p_6_in,
      I2 => p_9_in,
      I3 => p_12_in27_in,
      I4 => p_15_in,
      I5 => \dac_pn_seq[8]_i_2_n_0\,
      O => pn1fn_return(8)
    );
\dac_pn_seq[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_17_in,
      I1 => p_1_in,
      O => \dac_pn_seq[8]_i_2_n_0\
    );
\dac_pn_seq[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dac_pn_seq_reg_n_0_[0]\,
      I1 => p_5_in,
      I2 => p_11_in,
      I3 => p_14_in41_in,
      I4 => p_8_in,
      I5 => p_4_in,
      O => pn1fn_return(9)
    );
\dac_pn_seq_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(0),
      Q => \dac_pn_seq_reg_n_0_[0]\,
      S => SR(0)
    );
\dac_pn_seq_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(10),
      Q => p_9_in,
      S => SR(0)
    );
\dac_pn_seq_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(11),
      Q => p_8_in,
      S => SR(0)
    );
\dac_pn_seq_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(12),
      Q => p_7_in,
      S => SR(0)
    );
\dac_pn_seq_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(13),
      Q => p_6_in,
      S => SR(0)
    );
\dac_pn_seq_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(14),
      Q => p_5_in,
      S => SR(0)
    );
\dac_pn_seq_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(15),
      Q => p_3_in,
      S => SR(0)
    );
\dac_pn_seq_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(16),
      Q => p_1_in,
      S => SR(0)
    );
\dac_pn_seq_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(17),
      Q => p_4_in,
      S => SR(0)
    );
\dac_pn_seq_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(18),
      Q => p_2_in,
      S => SR(0)
    );
\dac_pn_seq_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(19),
      Q => \dac_pn_seq_reg_n_0_[19]\,
      S => SR(0)
    );
\dac_pn_seq_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(1),
      Q => p_18_in75_in,
      S => SR(0)
    );
\dac_pn_seq_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(20),
      Q => \dac_pn_seq_reg_n_0_[20]\,
      S => SR(0)
    );
\dac_pn_seq_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(21),
      Q => \dac_pn_seq_reg_n_0_[21]\,
      S => SR(0)
    );
\dac_pn_seq_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(22),
      Q => \dac_pn_seq_reg_n_0_[22]\,
      S => SR(0)
    );
\dac_pn_seq_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(23),
      Q => \dac_pn_seq_reg_n_0_[23]\,
      S => SR(0)
    );
\dac_pn_seq_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(2),
      Q => p_17_in,
      S => SR(0)
    );
\dac_pn_seq_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(3),
      Q => p_16_in,
      S => SR(0)
    );
\dac_pn_seq_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(4),
      Q => p_15_in,
      S => SR(0)
    );
\dac_pn_seq_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(5),
      Q => p_14_in41_in,
      S => SR(0)
    );
\dac_pn_seq_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(6),
      Q => p_13_in,
      S => SR(0)
    );
\dac_pn_seq_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(7),
      Q => p_12_in27_in,
      S => SR(0)
    );
\dac_pn_seq_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(8),
      Q => p_11_in,
      S => SR(0)
    );
\dac_pn_seq_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dac_pn_seq[23]_i_1__2_n_0\,
      D => pn1fn_return(9),
      Q => p_10_in16_in,
      S => SR(0)
    );
\dac_valid_sel_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_valid_sel,
      O => \dac_valid_sel_i_1__2_n_0\
    );
dac_valid_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \dac_valid_sel_i_1__2_n_0\,
      Q => dac_valid_sel,
      R => SR(0)
    );
i_ad_iqcor: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0\
     port map (
      A(11) => \dac_data_out_int_reg_n_0_[11]\,
      A(10) => \dac_data_out_int_reg_n_0_[10]\,
      A(9) => \dac_data_out_int_reg_n_0_[9]\,
      A(8) => \dac_data_out_int_reg_n_0_[8]\,
      A(7) => \dac_data_out_int_reg_n_0_[7]\,
      A(6) => \dac_data_out_int_reg_n_0_[6]\,
      A(5) => \dac_data_out_int_reg_n_0_[5]\,
      A(4) => \dac_data_out_int_reg_n_0_[4]\,
      A(3) => \dac_data_out_int_reg_n_0_[3]\,
      A(2) => \dac_data_out_int_reg_n_0_[2]\,
      A(1) => \dac_data_out_int_reg_n_0_[1]\,
      A(0) => \dac_data_out_int_reg_n_0_[0]\,
      clk => clk
    );
i_up_dac_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2\
     port map (
      D(11) => i_up_dac_channel_n_2,
      D(10) => i_up_dac_channel_n_3,
      D(9) => i_up_dac_channel_n_4,
      D(8) => i_up_dac_channel_n_5,
      D(7) => i_up_dac_channel_n_6,
      D(6) => i_up_dac_channel_n_7,
      D(5) => i_up_dac_channel_n_8,
      D(4) => i_up_dac_channel_n_9,
      D(3) => i_up_dac_channel_n_10,
      D(2) => i_up_dac_channel_n_11,
      D(1) => i_up_dac_channel_n_12,
      D(0) => i_up_dac_channel_n_13,
      Q(27 downto 0) => Q(27 downto 0),
      clk => clk,
      \dac_data_out_int_reg[11]\(11 downto 0) => dac_pn_data(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]_0\(11 downto 0),
      \dac_data_out_int_reg[11]_1\(11 downto 0) => dac_pat_data(15 downto 4),
      dac_data_q1(11 downto 0) => dac_data_q1(11 downto 0),
      \dac_pn_data_reg[0]\ => i_up_dac_channel_n_14,
      \dac_pn_data_reg[10]\ => i_up_dac_channel_n_24,
      \dac_pn_data_reg[11]\ => i_up_dac_channel_n_25,
      \dac_pn_data_reg[1]\ => i_up_dac_channel_n_15,
      \dac_pn_data_reg[2]\ => i_up_dac_channel_n_16,
      \dac_pn_data_reg[3]\ => i_up_dac_channel_n_17,
      \dac_pn_data_reg[4]\ => i_up_dac_channel_n_18,
      \dac_pn_data_reg[5]\ => i_up_dac_channel_n_19,
      \dac_pn_data_reg[6]\ => i_up_dac_channel_n_20,
      \dac_pn_data_reg[7]\ => i_up_dac_channel_n_21,
      \dac_pn_data_reg[8]\ => i_up_dac_channel_n_22,
      \dac_pn_data_reg[9]\ => i_up_dac_channel_n_23,
      dac_rst => dac_rst,
      dac_valid_sel => dac_valid_sel,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]_0\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      up_dac_lb_enb_reg_1 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_2_reg[15]_0\(0) => \up_dac_pat_data_2_reg[15]\(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_dac_pn_enb_reg_1 => up_dac_pn_enb_reg_0,
      \up_xfer_count_reg[5]\(0) => \up_xfer_count_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_int_reg[15]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    up_adc_lb_enb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_reg : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_lb_enb_0 : out STD_LOGIC;
    up_adc_dfmt_se_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dlocked_m2 : out STD_LOGIC;
    up_dlocked_m3 : out STD_LOGIC;
    up_dlocked : out STD_LOGIC;
    delay_rst : out STD_LOGIC;
    up_status_pn_err : out STD_LOGIC;
    up_status_pn_oos : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_cntrl_xfer_done_s : out STD_LOGIC;
    p_7_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_pps_irq_mask_reg : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_dlocked_m2_reg : out STD_LOGIC;
    up_wack0 : out STD_LOGIC;
    up_rack0 : out STD_LOGIC;
    \up_adc_data_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_enable_i0 : out STD_LOGIC;
    up_adc_pn_oos_s_2 : out STD_LOGIC;
    up_adc_pn_err_s_3 : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_enable_q0 : out STD_LOGIC;
    up_adc_pn_oos_s_4 : out STD_LOGIC;
    up_adc_pn_err_s_5 : out STD_LOGIC;
    \up_adc_start_code_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    adc_r1_mode : out STD_LOGIC;
    up_adc_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    \up_data_status_int_reg[1]\ : out STD_LOGIC;
    \up_scratch_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dld_int_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_dwdata_int_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC;
    up_adc_dfmt_se0 : in STD_LOGIC;
    \up_scratch_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc_valid_s : in STD_LOGIC;
    up_adc_pn_oos_int_reg : in STD_LOGIC;
    up_adc_pn_err_int_reg : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_adc_dfmt_se0_6 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_err_int_reg_0 : in STD_LOGIC;
    p_8_in_7 : in STD_LOGIC;
    up_rreq_s_8 : in STD_LOGIC;
    up_adc_sync0 : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_status_ovf_reg : in STD_LOGIC;
    up_rreq_s_9 : in STD_LOGIC;
    delay_locked : in STD_LOGIC;
    up_wreq_s_10 : in STD_LOGIC;
    up_rreq_s_11 : in STD_LOGIC;
    delay_clk : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_pn0_data_reg[1]\ : in STD_LOGIC;
    \adc_pn1_data_d_reg[11]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    up_resetn_reg : in STD_LOGIC;
    up_adc_sync_reg : in STD_LOGIC;
    up_pps_irq_mask_reg_0 : in STD_LOGIC;
    up_adc_clk_enb_reg : in STD_LOGIC;
    up_mmcm_resetn_reg : in STD_LOGIC;
    \data_int_reg[11]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    up_timer_reg_0_sp_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_wack : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    adc_dovf : in STD_LOGIC;
    adc_status_s : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \up_adc_data_sel_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[19]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_adc_start_code_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_gpio_out_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dld_int_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_rdata_int_reg[31]_2\ : in STD_LOGIC;
    \up_rdata_int_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \up_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    adc_valid_q0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal adc_pn0_data_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_int_reg[15]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal i_rx_channel_0_n_25 : STD_LOGIC;
  signal i_rx_channel_0_n_26 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \^rst_reg\ : STD_LOGIC;
  signal \^up_adc_pn_err_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^up_adc_pn_oos_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_rack_int0_n_0 : STD_LOGIC;
  signal up_rack_rx_s : STD_LOGIC;
  signal up_rack_s : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_rdata_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_1_n_0\ : STD_LOGIC;
  signal up_rdata_rx_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[0]_1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \up_rdata_s[1]_2\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \up_rdata_s[4]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[5]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_timer_reg_0_sn_1 : STD_LOGIC;
  signal up_wack_rx_s : STD_LOGIC;
  signal up_wack_s : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \up_rdata_int[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \up_rdata_int[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \up_rdata_int[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \up_rdata_int[15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \up_rdata_int[20]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \up_rdata_int[21]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \up_rdata_int[22]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \up_rdata_int[23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \up_rdata_int[25]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \up_rdata_int[26]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \up_rdata_int[27]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \up_rdata_int[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \up_rdata_int[29]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \up_rdata_int[30]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \up_rdata_int[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \up_rdata_int[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \up_rdata_int[9]_i_1\ : label is "soft_lutpair58";
begin
  E(0) <= \^e\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  \data_int_reg[15]\(12 downto 0) <= \^data_int_reg[15]\(12 downto 0);
  rst_reg <= \^rst_reg\;
  up_adc_pn_err_s(1 downto 0) <= \^up_adc_pn_err_s\(1 downto 0);
  up_adc_pn_oos_s(1 downto 0) <= \^up_adc_pn_oos_s\(1 downto 0);
  up_timer_reg_0_sn_1 <= up_timer_reg_0_sp_1;
i_delay_cntrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_delay_cntrl
     port map (
      D(5) => \up_rdata_int_reg[31]_2\,
      D(4 downto 0) => \up_rdata_int_reg[4]_0\(4 downto 0),
      Q(5) => \up_rdata_s[5]_4\(31),
      Q(4 downto 0) => \up_rdata_s[5]_4\(4 downto 0),
      clear => clear,
      delay_clk => delay_clk,
      delay_locked => delay_locked,
      delay_rst => delay_rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_dld_int_reg[6]_0\(6 downto 0) => \up_dld_int_reg[6]\(6 downto 0),
      \up_dld_int_reg[6]_1\(6 downto 0) => \up_dld_int_reg[6]_0\(6 downto 0),
      up_dlocked => up_dlocked,
      up_dlocked_m2_reg_0 => up_dlocked_m2,
      up_dlocked_m2_reg_1 => up_dlocked_m2_reg,
      up_dlocked_m3_reg_0 => up_dlocked_m3,
      \up_dwdata_int_reg[34]_0\(34 downto 0) => \up_dwdata_int_reg[34]\(34 downto 0),
      \up_dwdata_int_reg[4]_0\(4 downto 0) => \up_scratch_reg[31]_0\(4 downto 0),
      up_rack_s(0) => up_rack_s(5),
      up_rreq_s_11 => up_rreq_s_11,
      up_wack_s(0) => up_wack_s(5),
      up_wreq_s_10 => up_wreq_s_10
    );
i_rx_channel_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel
     port map (
      AR(0) => \^rst_reg\,
      D(3 downto 0) => D(3 downto 0),
      E(0) => \^e\(0),
      Q(12 downto 0) => \^q\(12 downto 0),
      SR(0) => SR(0),
      adc_enable_i0 => adc_enable_i0,
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn1_data_in_reg[11]\(11 downto 0) => \adc_pn1_data_d_reg[11]\(11 downto 0),
      adc_valid_q0 => adc_valid_q0,
      adc_valid_s => adc_valid_s,
      clear => clear,
      clk => clk,
      \data_int_reg[11]\(11 downto 0) => \data_int_reg[11]\(11 downto 0),
      \data_int_reg[15]\(12 downto 0) => \^data_int_reg[15]\(12 downto 0),
      p_8_in => p_8_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_adc_data_sel_reg[3]\(3 downto 0) => \up_adc_data_sel_reg[3]\(3 downto 0),
      \up_adc_data_sel_reg[3]_0\(0) => \up_adc_data_sel_reg[3]_1\(0),
      up_adc_dfmt_se0 => up_adc_dfmt_se0,
      up_adc_lb_enb_reg => up_adc_lb_enb,
      up_adc_pn_err_int_reg => i_rx_channel_0_n_25,
      up_adc_pn_err_int_reg_0 => up_adc_pn_err_int_reg,
      up_adc_pn_err_s(0) => \^up_adc_pn_err_s\(0),
      up_adc_pn_err_s_3 => up_adc_pn_err_s_3,
      up_adc_pn_oos_int_reg => i_rx_channel_0_n_26,
      up_adc_pn_oos_int_reg_0 => up_adc_pn_oos_int_reg,
      up_adc_pn_oos_s(0) => \^up_adc_pn_oos_s\(0),
      up_adc_pn_oos_s_2 => up_adc_pn_oos_s_2,
      up_adc_pn_sel_reg => p_0_in(0),
      up_adc_pn_type_reg => p_0_in(1),
      \up_adc_pnseq_sel_reg[3]\(3 downto 0) => \up_adc_pnseq_sel_reg[3]\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_0\(12 downto 9) => \up_scratch_reg[31]_0\(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(8 downto 7) => \up_scratch_reg[31]_0\(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_0\(6 downto 0) => \up_scratch_reg[31]_0\(6 downto 0),
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[24]\(13) => \up_rdata_s[0]_1\(24),
      \up_rdata_int_reg[24]\(12 downto 9) => \up_rdata_s[0]_1\(19 downto 16),
      \up_rdata_int_reg[24]\(8 downto 7) => \up_rdata_s[0]_1\(11 downto 10),
      \up_rdata_int_reg[24]\(6 downto 0) => \up_rdata_s[0]_1\(6 downto 0),
      \up_rdata_int_reg[24]_0\(13 downto 0) => \up_rdata_int_reg[24]_0\(13 downto 0),
      up_rreq_s => up_rreq_s,
      up_status_pn_err_reg(0) => \^up_adc_pn_err_s\(1),
      up_status_pn_oos_reg(0) => \^up_adc_pn_oos_s\(1),
      up_wack_s(0) => up_wack_s(0)
    );
i_rx_channel_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0\
     port map (
      AR(0) => \^rst_reg\,
      D(13) => \up_rdata_int_reg[24]_0\(13),
      D(12 downto 0) => \up_rdata_int_reg[19]_0\(12 downto 0),
      E(0) => \^e\(0),
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(12 downto 0) => \^data_int_reg[15]\(12 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      adc_enable_q0 => adc_enable_q0,
      adc_pn0_data_in(15 downto 0) => adc_pn0_data_in(15 downto 0),
      \adc_pn0_data_reg[1]\ => \adc_pn0_data_reg[1]\,
      \adc_pn1_data_d_reg[11]\(23 downto 0) => \adc_pn1_data_d_reg[11]\(23 downto 0),
      adc_valid_q0 => adc_valid_q0,
      adc_valid_s => adc_valid_s,
      clear => clear,
      clk => clk,
      \data_int_reg[11]\(11 downto 0) => \data_int_reg[11]\(23 downto 12),
      p_8_in_7 => p_8_in_7,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_adc_data_sel_reg[3]\(3 downto 0) => \up_adc_data_sel_reg[3]_0\(3 downto 0),
      \up_adc_data_sel_reg[3]_0\(0) => \up_adc_data_sel_reg[3]_2\(0),
      up_adc_dfmt_se0_6 => up_adc_dfmt_se0_6,
      up_adc_dfmt_se_reg(3 downto 0) => up_adc_dfmt_se_reg(3 downto 0),
      up_adc_lb_enb_reg => up_adc_lb_enb_0,
      up_adc_pn_err_int_reg => up_adc_pn_err_int_reg_0,
      up_adc_pn_err_s(0) => \^up_adc_pn_err_s\(1),
      up_adc_pn_err_s_5 => up_adc_pn_err_s_5,
      up_adc_pn_oos_int_reg => up_adc_pn_oos_int_reg_0,
      up_adc_pn_oos_s(0) => \^up_adc_pn_oos_s\(1),
      up_adc_pn_oos_s_4 => up_adc_pn_oos_s_4,
      up_adc_pn_sel_reg => p_0_in_1(0),
      up_adc_pn_type_reg => p_0_in_1(1),
      \up_adc_pnseq_sel_reg[3]\(3 downto 0) => \up_adc_pnseq_sel_reg[3]_0\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_0\(12 downto 9) => \up_scratch_reg[31]_0\(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(8 downto 7) => \up_scratch_reg[31]_0\(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_0\(6 downto 0) => \up_scratch_reg[31]_0\(6 downto 0),
      up_rack_s(0) => up_rack_s(1),
      \up_rdata_int_reg[24]\(13) => \up_rdata_s[1]_2\(24),
      \up_rdata_int_reg[24]\(12 downto 9) => \up_rdata_s[1]_2\(19 downto 16),
      \up_rdata_int_reg[24]\(8 downto 7) => \up_rdata_s[1]_2\(11 downto 10),
      \up_rdata_int_reg[24]\(6 downto 0) => \up_rdata_s[1]_2\(6 downto 0),
      \up_rdata_int_reg[24]_0\(0) => \up_rdata_int_reg[24]_1\(0),
      up_rreq_s_8 => up_rreq_s_8,
      up_wack_s(0) => up_wack_s(1)
    );
i_up_adc_common: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common
     port map (
      AR(0) => \^rst_reg\,
      O(3 downto 0) => O(3 downto 0),
      Q(31 downto 0) => \up_rdata_s[4]_3\(31 downto 0),
      adc_dovf => adc_dovf,
      adc_r1_mode => adc_r1_mode,
      adc_status_s => adc_status_s,
      clear => clear,
      clk => clk,
      data2(2 downto 0) => data2(2 downto 0),
      data3(3 downto 0) => data3(3 downto 0),
      p_4_in(0) => p_4_in(0),
      p_7_in(0) => p_7_in(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_clk_enb_reg_0 => up_adc_clk_enb_reg,
      up_adc_gpio_out(31 downto 0) => up_adc_gpio_out(31 downto 0),
      \up_adc_gpio_out_int_reg[0]_0\(0) => \up_adc_gpio_out_int_reg[0]\(0),
      \up_adc_start_code_reg[0]_0\(0) => \up_adc_start_code_reg[0]\(0),
      \up_adc_start_code_reg[31]_0\(31 downto 0) => \up_adc_start_code_reg[31]\(31 downto 0),
      up_adc_sync0 => up_adc_sync0,
      up_adc_sync_reg_0 => up_adc_sync_reg,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      \up_d_count_reg[31]\(31 downto 0) => \up_d_count_reg[31]\(31 downto 0),
      \up_data_status_int_reg[0]\ => \up_data_status_int_reg[0]\,
      \up_data_status_int_reg[1]\ => \up_data_status_int_reg[1]\,
      up_mmcm_resetn_reg_0 => up_mmcm_resetn_reg,
      up_pps_irq_mask_reg_0 => up_pps_irq_mask_reg,
      up_pps_irq_mask_reg_1 => up_pps_irq_mask_reg_0,
      up_rack_s(0) => up_rack_s(4),
      \up_rdata_int_reg[0]_0\(0) => \up_rdata_int_reg[0]_0\(0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]_1\(31 downto 0),
      up_resetn_reg_0 => up_resetn_reg,
      up_rreq_s_9 => up_rreq_s_9,
      \up_scratch_reg[0]_0\(0) => \up_scratch_reg[0]\(0),
      \up_scratch_reg[31]_0\(31 downto 0) => \up_scratch_reg[31]\(31 downto 0),
      \up_scratch_reg[31]_1\(31 downto 0) => \up_scratch_reg[31]_0\(31 downto 0),
      up_status_ovf_reg_0 => up_status_ovf_reg,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      \up_timer_reg[0]_0\ => up_timer_reg_0_sn_1,
      \up_timer_reg[11]_0\(3 downto 0) => \up_timer_reg[11]\(3 downto 0),
      \up_timer_reg[15]_0\(3 downto 0) => \up_timer_reg[15]\(3 downto 0),
      \up_timer_reg[19]_0\(3 downto 0) => \up_timer_reg[19]\(3 downto 0),
      \up_timer_reg[23]_0\(3 downto 0) => \up_timer_reg[23]\(3 downto 0),
      \up_timer_reg[27]_0\(3 downto 0) => \up_timer_reg[27]\(3 downto 0),
      \up_timer_reg[31]_0\(3 downto 0) => \up_timer_reg[31]\(3 downto 0),
      \up_timer_reg[7]_0\(3 downto 0) => \up_timer_reg[7]\(3 downto 0),
      up_wack_s(0) => up_wack_s(4),
      up_wreq_s => up_wreq_s
    );
up_rack_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rack_rx_s,
      I1 => up_rack,
      O => up_rack0
    );
up_rack_int0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rack_s(1),
      I1 => up_rack_s(0),
      I2 => up_rack_s(5),
      I3 => up_rack_s(4),
      O => up_rack_int0_n_0
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => up_rack_int0_n_0,
      Q => up_rack_rx_s
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(0),
      I1 => \up_rdata_reg[31]\(0),
      O => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(10),
      I1 => \up_rdata_reg[31]\(10),
      O => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(11),
      I1 => \up_rdata_reg[31]\(11),
      O => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(12),
      I1 => \up_rdata_reg[31]\(12),
      O => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(13),
      I1 => \up_rdata_reg[31]\(13),
      O => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(14),
      I1 => \up_rdata_reg[31]\(14),
      O => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(15),
      I1 => \up_rdata_reg[31]\(15),
      O => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(16),
      I1 => \up_rdata_reg[31]\(16),
      O => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(17),
      I1 => \up_rdata_reg[31]\(17),
      O => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(18),
      I1 => \up_rdata_reg[31]\(18),
      O => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(19),
      I1 => \up_rdata_reg[31]\(19),
      O => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(1),
      I1 => \up_rdata_reg[31]\(1),
      O => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(20),
      I1 => \up_rdata_reg[31]\(20),
      O => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(21),
      I1 => \up_rdata_reg[31]\(21),
      O => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(22),
      I1 => \up_rdata_reg[31]\(22),
      O => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(23),
      I1 => \up_rdata_reg[31]\(23),
      O => \up_rdata_int_reg[31]_0\(23)
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(24),
      I1 => \up_rdata_reg[31]\(24),
      O => \up_rdata_int_reg[31]_0\(24)
    );
\up_rdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(25),
      I1 => \up_rdata_reg[31]\(25),
      O => \up_rdata_int_reg[31]_0\(25)
    );
\up_rdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(26),
      I1 => \up_rdata_reg[31]\(26),
      O => \up_rdata_int_reg[31]_0\(26)
    );
\up_rdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(27),
      I1 => \up_rdata_reg[31]\(27),
      O => \up_rdata_int_reg[31]_0\(27)
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(28),
      I1 => \up_rdata_reg[31]\(28),
      O => \up_rdata_int_reg[31]_0\(28)
    );
\up_rdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(29),
      I1 => \up_rdata_reg[31]\(29),
      O => \up_rdata_int_reg[31]_0\(29)
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(2),
      I1 => \up_rdata_reg[31]\(2),
      O => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(30),
      I1 => \up_rdata_reg[31]\(30),
      O => \up_rdata_int_reg[31]_0\(30)
    );
\up_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(31),
      I1 => \up_rdata_reg[31]\(31),
      O => \up_rdata_int_reg[31]_0\(31)
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(3),
      I1 => \up_rdata_reg[31]\(3),
      O => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(4),
      I1 => \up_rdata_reg[31]\(4),
      O => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(5),
      I1 => \up_rdata_reg[31]\(5),
      O => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(6),
      I1 => \up_rdata_reg[31]\(6),
      O => \up_rdata_int_reg[31]_0\(6)
    );
\up_rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(7),
      I1 => \up_rdata_reg[31]\(7),
      O => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(8),
      I1 => \up_rdata_reg[31]\(8),
      O => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_rdata_rx_s(9),
      I1 => \up_rdata_reg[31]\(9),
      O => \up_rdata_int_reg[31]_0\(9)
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(0),
      I1 => \up_rdata_s[0]_1\(0),
      I2 => \up_rdata_s[1]_2\(0),
      I3 => \up_rdata_s[4]_3\(0),
      O => \up_rdata_int[0]_i_1_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(10),
      I2 => \up_rdata_s[1]_2\(10),
      I3 => \up_rdata_s[4]_3\(10),
      O => \up_rdata_int[10]_i_1_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(11),
      I2 => \up_rdata_s[1]_2\(11),
      I3 => \up_rdata_s[4]_3\(11),
      O => \up_rdata_int[11]_i_1_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(24),
      I2 => \up_rdata_s[1]_2\(24),
      I3 => \up_rdata_s[4]_3\(12),
      O => \up_rdata_int[12]_i_1_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(13),
      O => \up_rdata_int[13]_i_1_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(14),
      O => \up_rdata_int[14]_i_1_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(15),
      O => \up_rdata_int[15]_i_1_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(16),
      I2 => \up_rdata_s[1]_2\(16),
      I3 => \up_rdata_s[4]_3\(16),
      O => \up_rdata_int[16]_i_1_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(17),
      I2 => \up_rdata_s[1]_2\(17),
      I3 => \up_rdata_s[4]_3\(17),
      O => \up_rdata_int[17]_i_1_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(18),
      I2 => \up_rdata_s[1]_2\(18),
      I3 => \up_rdata_s[4]_3\(18),
      O => \up_rdata_int[18]_i_1_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(19),
      I2 => \up_rdata_s[1]_2\(19),
      I3 => \up_rdata_s[4]_3\(19),
      O => \up_rdata_int[19]_i_1_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(1),
      I1 => \up_rdata_s[0]_1\(1),
      I2 => \up_rdata_s[1]_2\(1),
      I3 => \up_rdata_s[4]_3\(1),
      O => \up_rdata_int[1]_i_1_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(20),
      O => \up_rdata_int[20]_i_1_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(21),
      O => \up_rdata_int[21]_i_1_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(22),
      O => \up_rdata_int[22]_i_1_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(23),
      O => \up_rdata_int[23]_i_1_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(24),
      I2 => \up_rdata_s[1]_2\(24),
      I3 => \up_rdata_s[4]_3\(24),
      O => \up_rdata_int[24]_i_1_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(25),
      O => \up_rdata_int[25]_i_1_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(26),
      O => \up_rdata_int[26]_i_1_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(27),
      O => \up_rdata_int[27]_i_1_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(28),
      O => \up_rdata_int[28]_i_1_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(29),
      O => \up_rdata_int[29]_i_1_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(2),
      I1 => \up_rdata_s[0]_1\(2),
      I2 => \up_rdata_s[1]_2\(2),
      I3 => \up_rdata_s[4]_3\(2),
      O => \up_rdata_int[2]_i_1_n_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(30),
      O => \up_rdata_int[30]_i_1_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(31),
      O => \up_rdata_int[31]_i_1_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(3),
      I1 => \up_rdata_s[0]_1\(3),
      I2 => \up_rdata_s[1]_2\(3),
      I3 => \up_rdata_s[4]_3\(3),
      O => \up_rdata_int[3]_i_1_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(4),
      I1 => \up_rdata_s[0]_1\(4),
      I2 => \up_rdata_s[1]_2\(4),
      I3 => \up_rdata_s[4]_3\(4),
      O => \up_rdata_int[4]_i_1_n_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(5),
      I2 => \up_rdata_s[1]_2\(5),
      I3 => \up_rdata_s[4]_3\(5),
      O => \up_rdata_int[5]_i_1_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[0]_1\(6),
      I2 => \up_rdata_s[1]_2\(6),
      I3 => \up_rdata_s[4]_3\(6),
      O => \up_rdata_int[6]_i_1_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(7),
      O => \up_rdata_int[7]_i_1_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(8),
      O => \up_rdata_int[8]_i_1_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \up_rdata_s[5]_4\(31),
      I1 => \up_rdata_s[4]_3\(9),
      O => \up_rdata_int[9]_i_1_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[0]_i_1_n_0\,
      Q => up_rdata_rx_s(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[10]_i_1_n_0\,
      Q => up_rdata_rx_s(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[11]_i_1_n_0\,
      Q => up_rdata_rx_s(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[12]_i_1_n_0\,
      Q => up_rdata_rx_s(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[13]_i_1_n_0\,
      Q => up_rdata_rx_s(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[14]_i_1_n_0\,
      Q => up_rdata_rx_s(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[15]_i_1_n_0\,
      Q => up_rdata_rx_s(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[16]_i_1_n_0\,
      Q => up_rdata_rx_s(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[17]_i_1_n_0\,
      Q => up_rdata_rx_s(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[18]_i_1_n_0\,
      Q => up_rdata_rx_s(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[19]_i_1_n_0\,
      Q => up_rdata_rx_s(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[1]_i_1_n_0\,
      Q => up_rdata_rx_s(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[20]_i_1_n_0\,
      Q => up_rdata_rx_s(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[21]_i_1_n_0\,
      Q => up_rdata_rx_s(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[22]_i_1_n_0\,
      Q => up_rdata_rx_s(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[23]_i_1_n_0\,
      Q => up_rdata_rx_s(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[24]_i_1_n_0\,
      Q => up_rdata_rx_s(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[25]_i_1_n_0\,
      Q => up_rdata_rx_s(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[26]_i_1_n_0\,
      Q => up_rdata_rx_s(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[27]_i_1_n_0\,
      Q => up_rdata_rx_s(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[28]_i_1_n_0\,
      Q => up_rdata_rx_s(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[29]_i_1_n_0\,
      Q => up_rdata_rx_s(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[2]_i_1_n_0\,
      Q => up_rdata_rx_s(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[30]_i_1_n_0\,
      Q => up_rdata_rx_s(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[31]_i_1_n_0\,
      Q => up_rdata_rx_s(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[3]_i_1_n_0\,
      Q => up_rdata_rx_s(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[4]_i_1_n_0\,
      Q => up_rdata_rx_s(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[5]_i_1_n_0\,
      Q => up_rdata_rx_s(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[6]_i_1_n_0\,
      Q => up_rdata_rx_s(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[7]_i_1_n_0\,
      Q => up_rdata_rx_s(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[8]_i_1_n_0\,
      Q => up_rdata_rx_s(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => \up_rdata_int[9]_i_1_n_0\,
      Q => up_rdata_rx_s(9)
    );
up_status_pn_err_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => i_rx_channel_0_n_25,
      Q => up_status_pn_err
    );
up_status_pn_oos_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => i_rx_channel_0_n_26,
      Q => up_status_pn_oos
    );
up_wack_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_wack_rx_s,
      I1 => up_wack,
      O => up_wack0
    );
up_wack_int0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_wack_s(1),
      I1 => up_wack_s(0),
      I2 => up_wack_s(5),
      I3 => up_wack_s(4),
      O => p_0_in_0
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => clear,
      D => p_0_in_0,
      Q => up_wack_rx_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx is
  port (
    dac_valid_s : out STD_LOGIC;
    up_dac_iq_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clear : out STD_LOGIC;
    up_dac_iq_mode_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    up_dac_frame_reg : out STD_LOGIC;
    up_dac_par_type_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_status_unf : out STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    dac_valid_i0_s : out STD_LOGIC;
    dac_valid_i1_s : out STD_LOGIC;
    up_wack : out STD_LOGIC;
    up_rack : out STD_LOGIC;
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_xfer_done_s : out STD_LOGIC;
    p_6_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_enable_i0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_enable_q0 : out STD_LOGIC;
    p_6_in_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_in_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_dac_pat_data_1_reg[1]\ : out STD_LOGIC;
    \up_dac_pat_data_2_reg[15]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \up_dac_pat_data_1_reg[0]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]_0\ : out STD_LOGIC;
    \up_dac_pat_data_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \up_dac_pat_data_1_reg[0]_0\ : out STD_LOGIC;
    up_mmcm_resetn_reg : out STD_LOGIC;
    \up_scratch_reg[31]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_scratch_reg[19]\ : out STD_LOGIC;
    \up_scratch_reg[16]\ : out STD_LOGIC;
    \up_scratch_reg[4]\ : out STD_LOGIC;
    \up_scratch_reg[0]\ : out STD_LOGIC;
    \up_d_count_reg[0]\ : out STD_LOGIC;
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \d_data_cntrl_int_reg[21]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_dac_data_sel_m_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dac_data_int_reg[11]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \up_dac_data_sel_m_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_r1_mode : out STD_LOGIC;
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    up_dac_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]\ : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]_0\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]_0\ : in STD_LOGIC;
    p_7_in_4 : in STD_LOGIC;
    up_rreq_s_5 : in STD_LOGIC;
    up_dac_sync_reg : in STD_LOGIC;
    up_dac_frame_reg_0 : in STD_LOGIC;
    up_dac_par_type0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_clksel_reg : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_status_unf_reg : in STD_LOGIC;
    up_rreq_s_6 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_dac_pn_enb_reg : in STD_LOGIC;
    up_dac_lb_enb_reg : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    up_dac_pn_enb_reg_2 : in STD_LOGIC;
    up_dac_lb_enb_reg_2 : in STD_LOGIC;
    up_resetn_reg : in STD_LOGIC;
    up_dac_clk_enb_reg : in STD_LOGIC;
    up_mmcm_resetn_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_timer_reg_0_sp_1 : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    adc_valid_s : in STD_LOGIC;
    dac_dunf : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_pat_data_2_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_pat_data_2_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_data_sel_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_datarate_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_gpio_out_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_data_out_int_reg[11]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    dac_data_i0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_i1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx is
  signal \^clear\ : STD_LOGIC;
  signal dac_data_int_s_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dac_data_int_s_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dac_data_sync : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \dac_rate_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal dac_rate_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_rst : STD_LOGIC;
  signal \^dac_sync_out\ : STD_LOGIC;
  signal dac_valid_i1_int0 : STD_LOGIC;
  signal dac_valid_int_i_1_n_0 : STD_LOGIC;
  signal dac_valid_int_i_2_n_0 : STD_LOGIC;
  signal dac_valid_int_i_3_n_0 : STD_LOGIC;
  signal \^dac_valid_s\ : STD_LOGIC;
  signal i_up_dac_common_n_72 : STD_LOGIC;
  signal i_up_dac_common_n_73 : STD_LOGIC;
  signal i_up_dac_common_n_74 : STD_LOGIC;
  signal i_up_dac_common_n_75 : STD_LOGIC;
  signal i_up_dac_common_n_76 : STD_LOGIC;
  signal i_up_dac_common_n_77 : STD_LOGIC;
  signal i_up_dac_common_n_78 : STD_LOGIC;
  signal i_up_dac_common_n_79 : STD_LOGIC;
  signal i_up_dac_common_n_80 : STD_LOGIC;
  signal i_up_dac_common_n_81 : STD_LOGIC;
  signal i_up_dac_common_n_82 : STD_LOGIC;
  signal i_up_dac_common_n_83 : STD_LOGIC;
  signal i_up_dac_common_n_84 : STD_LOGIC;
  signal i_up_dac_common_n_85 : STD_LOGIC;
  signal i_up_dac_common_n_86 : STD_LOGIC;
  signal i_up_dac_common_n_87 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal up_rack_int0_n_0 : STD_LOGIC;
  signal up_rack_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \up_rdata_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_s[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[4]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_timer_reg_0_sn_1 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_rate_cnt[0]_i_7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of dac_valid_int_i_3 : label is "soft_lutpair190";
begin
  clear <= \^clear\;
  dac_sync_out <= \^dac_sync_out\;
  dac_valid_s <= \^dac_valid_s\;
  up_timer_reg_0_sn_1 <= up_timer_reg_0_sp_1;
dac_data_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dac_sync_out\,
      Q => dac_data_sync,
      R => '0'
    );
\dac_rate_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => dac_data_sync,
      I1 => \dac_rate_cnt[0]_i_7_n_0\,
      I2 => \dac_rate_cnt[0]_i_8_n_0\,
      I3 => \dac_rate_cnt[0]_i_9_n_0\,
      I4 => dac_valid_int_i_2_n_0,
      O => \dac_rate_cnt[0]_i_2_n_0\
    );
\dac_rate_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_rate_cnt_reg(11),
      I1 => dac_rate_cnt_reg(4),
      I2 => dac_rate_cnt_reg(10),
      I3 => dac_rate_cnt_reg(5),
      O => \dac_rate_cnt[0]_i_7_n_0\
    );
\dac_rate_cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_rate_cnt_reg(7),
      I1 => dac_rate_cnt_reg(1),
      I2 => dac_rate_cnt_reg(6),
      I3 => dac_rate_cnt_reg(2),
      O => \dac_rate_cnt[0]_i_8_n_0\
    );
\dac_rate_cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dac_rate_cnt_reg(3),
      I1 => dac_rate_cnt_reg(0),
      I2 => dac_rate_cnt_reg(9),
      I3 => dac_rate_cnt_reg(8),
      O => \dac_rate_cnt[0]_i_9_n_0\
    );
\dac_rate_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_75,
      Q => dac_rate_cnt_reg(0),
      R => dac_rst
    );
\dac_rate_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_81,
      Q => dac_rate_cnt_reg(10),
      R => dac_rst
    );
\dac_rate_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_80,
      Q => dac_rate_cnt_reg(11),
      R => dac_rst
    );
\dac_rate_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_87,
      Q => dac_rate_cnt_reg(12),
      R => dac_rst
    );
\dac_rate_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_86,
      Q => dac_rate_cnt_reg(13),
      R => dac_rst
    );
\dac_rate_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_85,
      Q => dac_rate_cnt_reg(14),
      R => dac_rst
    );
\dac_rate_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_84,
      Q => dac_rate_cnt_reg(15),
      R => dac_rst
    );
\dac_rate_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_74,
      Q => dac_rate_cnt_reg(1),
      R => dac_rst
    );
\dac_rate_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_73,
      Q => dac_rate_cnt_reg(2),
      R => dac_rst
    );
\dac_rate_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_72,
      Q => dac_rate_cnt_reg(3),
      R => dac_rst
    );
\dac_rate_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_79,
      Q => dac_rate_cnt_reg(4),
      R => dac_rst
    );
\dac_rate_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_78,
      Q => dac_rate_cnt_reg(5),
      R => dac_rst
    );
\dac_rate_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_77,
      Q => dac_rate_cnt_reg(6),
      R => dac_rst
    );
\dac_rate_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_76,
      Q => dac_rate_cnt_reg(7),
      R => dac_rst
    );
\dac_rate_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_83,
      Q => dac_rate_cnt_reg(8),
      R => dac_rst
    );
\dac_rate_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_up_dac_common_n_82,
      Q => dac_rate_cnt_reg(9),
      R => dac_rst
    );
dac_valid_i0_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dac_valid_s\,
      Q => dac_valid_i0_s,
      R => '0'
    );
dac_valid_i1_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_valid_i1_int0,
      Q => dac_valid_i1_s,
      R => '0'
    );
dac_valid_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => dac_valid_int_i_2_n_0,
      I1 => dac_rate_cnt_reg(3),
      I2 => dac_rate_cnt_reg(0),
      I3 => dac_rate_cnt_reg(9),
      I4 => dac_rate_cnt_reg(8),
      I5 => dac_valid_int_i_3_n_0,
      O => dac_valid_int_i_1_n_0
    );
dac_valid_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_rate_cnt_reg(13),
      I1 => dac_rate_cnt_reg(12),
      I2 => dac_rate_cnt_reg(15),
      I3 => dac_rate_cnt_reg(14),
      O => dac_valid_int_i_2_n_0
    );
dac_valid_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dac_rate_cnt_reg(5),
      I1 => dac_rate_cnt_reg(10),
      I2 => dac_rate_cnt_reg(4),
      I3 => dac_rate_cnt_reg(11),
      I4 => \dac_rate_cnt[0]_i_8_n_0\,
      O => dac_valid_int_i_3_n_0
    );
dac_valid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_valid_int_i_1_n_0,
      Q => \^dac_valid_s\,
      R => '0'
    );
i_tx_channel_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel
     port map (
      D(25 downto 14) => \up_dac_pat_data_2_reg[15]\(13 downto 2),
      D(13 downto 2) => \up_dac_pat_data_2_reg[15]\(29 downto 18),
      D(1 downto 0) => \up_dac_data_sel_m_reg[3]\(1 downto 0),
      E(0) => \^dac_valid_s\,
      Q(11 downto 0) => dac_data_int_s_12(11 downto 0),
      SR(0) => dac_data_sync,
      clk => clk,
      dac_data_i0(11 downto 0) => dac_data_i0(11 downto 0),
      \dac_data_int_reg[11]_0\(11 downto 0) => \dac_data_int_reg[11]\(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => dac_data_int_s_0(11 downto 0),
      \dac_data_out_int_reg[11]_1\(11 downto 0) => \dac_data_out_int_reg[11]\(11 downto 0),
      dac_enable_i0 => dac_enable_i0,
      dac_rst => dac_rst,
      p_7_in => p_7_in,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_iq_mode(1 downto 0) => up_dac_iq_mode(1 downto 0),
      \up_dac_iq_mode_reg[0]\ => \up_dac_iq_mode_reg[0]\,
      \up_dac_iq_mode_reg[1]\ => \up_dac_iq_mode_reg[1]\,
      up_dac_lb_enb_reg => p_6_in(1),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      \up_dac_pat_data_1_reg[0]\ => \up_dac_pat_data_1_reg[0]\,
      \up_dac_pat_data_1_reg[1]\ => \up_dac_pat_data_1_reg[1]\,
      \up_dac_pat_data_2_reg[15]\(0) => E(0),
      \up_dac_pat_data_2_reg[15]_0\(31 downto 0) => Q(31 downto 0),
      \up_dac_pat_data_2_reg[3]\(5 downto 2) => \up_dac_pat_data_2_reg[15]\(17 downto 14),
      \up_dac_pat_data_2_reg[3]\(1 downto 0) => \up_dac_pat_data_2_reg[15]\(1 downto 0),
      up_dac_pn_enb_reg => p_6_in(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[1]\(2) => \up_rdata_int_reg[1]_0\(3),
      \up_rdata_int_reg[1]\(1 downto 0) => \up_rdata_int_reg[1]_0\(1 downto 0),
      \up_rdata_int_reg[31]\(31 downto 0) => \up_rdata_s[0]_0\(31 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]_1\(31 downto 0),
      up_rreq_s => up_rreq_s,
      up_wack_s(0) => up_wack_s(0),
      \up_xfer_count_reg[5]\(0) => \^clear\
    );
i_tx_channel_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0\
     port map (
      D(25 downto 14) => \up_dac_pat_data_2_reg[15]_0\(13 downto 2),
      D(13 downto 2) => \up_dac_pat_data_2_reg[15]_0\(29 downto 18),
      D(1 downto 0) => \up_dac_data_sel_m_reg[3]_0\(1 downto 0),
      E(0) => \^dac_valid_s\,
      \MULT_MACRO.dsp_v5_1.DSP48_V5_1\(11 downto 0) => dac_data_int_s_0(11 downto 0),
      Q(11 downto 0) => dac_data_int_s_12(11 downto 0),
      SR(0) => dac_data_sync,
      clk => clk,
      \dac_data_int_reg[11]_0\(11 downto 0) => \dac_data_int_reg[11]\(23 downto 12),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]\(23 downto 12),
      dac_data_q0(11 downto 0) => dac_data_q0(11 downto 0),
      dac_enable_q0 => dac_enable_q0,
      dac_rst => dac_rst,
      p_7_in_4 => p_7_in_4,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]\(0) => \up_dac_data_sel_reg[3]_0\(0),
      up_dac_iq_mode_0(1 downto 0) => up_dac_iq_mode_0(1 downto 0),
      \up_dac_iq_mode_reg[0]\ => \up_dac_iq_mode_reg[0]_0\,
      \up_dac_iq_mode_reg[1]\ => \up_dac_iq_mode_reg[1]_0\,
      up_dac_lb_enb_reg => p_6_in_1(1),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_1_reg[0]\ => \up_dac_pat_data_1_reg[0]_0\,
      \up_dac_pat_data_1_reg[1]\ => \up_dac_pat_data_1_reg[1]_0\,
      \up_dac_pat_data_2_reg[15]\(0) => \up_dac_pat_data_2_reg[15]_1\(0),
      \up_dac_pat_data_2_reg[15]_0\(31 downto 0) => Q(31 downto 0),
      \up_dac_pat_data_2_reg[3]\(5 downto 2) => \up_dac_pat_data_2_reg[15]_0\(17 downto 14),
      \up_dac_pat_data_2_reg[3]\(1 downto 0) => \up_dac_pat_data_2_reg[15]_0\(1 downto 0),
      up_dac_pn_enb_reg => p_6_in_1(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg_0,
      up_rack_s(0) => up_rack_s(1),
      \up_rdata_int_reg[1]\(2) => \up_rdata_int_reg[1]_0\(3),
      \up_rdata_int_reg[1]\(1 downto 0) => \up_rdata_int_reg[1]_0\(1 downto 0),
      \up_rdata_int_reg[31]\(31 downto 0) => \up_rdata_s[1]_1\(31 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]_2\(31 downto 0),
      up_rreq_s_5 => up_rreq_s_5,
      up_wack_s(0) => up_wack_s(1),
      \up_xfer_count_reg[0]\(0) => \^clear\
    );
i_tx_channel_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1\
     port map (
      E(0) => \^dac_valid_s\,
      Q(27 downto 16) => Q(31 downto 20),
      Q(15 downto 0) => Q(15 downto 0),
      SR(0) => dac_data_sync,
      clk => clk,
      dac_data_i1(11 downto 0) => dac_data_i1(11 downto 0),
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]\(35 downto 24),
      dac_rst => dac_rst,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]\(0) => \up_dac_data_sel_reg[3]_1\(0),
      up_dac_lb_enb_reg => p_6_in_2(1),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg_1,
      \up_dac_pat_data_2_reg[15]\(0) => \up_dac_pat_data_2_reg[15]_2\(0),
      up_dac_pn_enb_reg => p_6_in_2(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg_1,
      \up_xfer_data_reg[35]\(0) => \^clear\
    );
i_tx_channel_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2\
     port map (
      E(0) => \^dac_valid_s\,
      Q(27 downto 16) => Q(31 downto 20),
      Q(15 downto 0) => Q(15 downto 0),
      SR(0) => dac_data_sync,
      clk => clk,
      \dac_data_out_int_reg[11]_0\(11 downto 0) => \dac_data_out_int_reg[11]\(47 downto 36),
      dac_data_q1(11 downto 0) => dac_data_q1(11 downto 0),
      dac_rst => dac_rst,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]\(0) => \up_dac_data_sel_reg[3]_2\(0),
      up_dac_lb_enb_reg => p_6_in_3(1),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg_2,
      \up_dac_pat_data_2_reg[15]\(0) => \up_dac_pat_data_2_reg[15]_3\(0),
      up_dac_pn_enb_reg => p_6_in_3(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg_2,
      \up_xfer_count_reg[5]\(0) => \^clear\
    );
i_up_dac_common: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common
     port map (
      D(16 downto 0) => D(16 downto 0),
      E(0) => \^dac_valid_s\,
      O(3 downto 0) => O(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      adc_valid_s => adc_valid_s,
      clk => clk,
      \d_data_cntrl_int_reg[21]\(1 downto 0) => \d_data_cntrl_int_reg[21]\(1 downto 0),
      dac_data_sync_reg(3) => i_up_dac_common_n_72,
      dac_data_sync_reg(2) => i_up_dac_common_n_73,
      dac_data_sync_reg(1) => i_up_dac_common_n_74,
      dac_data_sync_reg(0) => i_up_dac_common_n_75,
      dac_data_sync_reg_0(3) => i_up_dac_common_n_76,
      dac_data_sync_reg_0(2) => i_up_dac_common_n_77,
      dac_data_sync_reg_0(1) => i_up_dac_common_n_78,
      dac_data_sync_reg_0(0) => i_up_dac_common_n_79,
      dac_data_sync_reg_1(3) => i_up_dac_common_n_80,
      dac_data_sync_reg_1(2) => i_up_dac_common_n_81,
      dac_data_sync_reg_1(1) => i_up_dac_common_n_82,
      dac_data_sync_reg_1(0) => i_up_dac_common_n_83,
      dac_data_sync_reg_2(3) => i_up_dac_common_n_84,
      dac_data_sync_reg_2(2) => i_up_dac_common_n_85,
      dac_data_sync_reg_2(1) => i_up_dac_common_n_86,
      dac_data_sync_reg_2(0) => i_up_dac_common_n_87,
      dac_dunf => dac_dunf,
      dac_r1_mode => dac_r1_mode,
      dac_rate_cnt_reg(15 downto 0) => dac_rate_cnt_reg(15 downto 0),
      dac_rate_cnt_reg_15_sp_1 => \dac_rate_cnt[0]_i_2_n_0\,
      dac_rst => dac_rst,
      dac_sync_out => \^dac_sync_out\,
      dac_valid_i1_int0 => dac_valid_i1_int0,
      data1(2 downto 0) => data1(2 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0(0) => \^clear\,
      \up_d_count_reg[0]\ => \up_d_count_reg[0]\,
      \up_d_count_reg[31]\(30 downto 0) => \up_d_count_reg[31]\(30 downto 0),
      up_dac_clk_enb_reg_0 => up_dac_clk_enb_reg,
      up_dac_clksel_reg_0 => up_dac_clksel_reg,
      \up_dac_datarate_reg[0]_0\(0) => \up_dac_datarate_reg[0]\(0),
      up_dac_frame_reg_0 => up_dac_frame_reg,
      up_dac_frame_reg_1 => up_dac_frame_reg_0,
      up_dac_gpio_out(31 downto 0) => up_dac_gpio_out(31 downto 0),
      \up_dac_gpio_out_int_reg[0]_0\(0) => \up_dac_gpio_out_int_reg[0]\(0),
      up_dac_par_type0 => up_dac_par_type0,
      up_dac_par_type_reg_0(1 downto 0) => up_dac_par_type_reg(1 downto 0),
      up_dac_sync_reg_0 => up_dac_sync_reg,
      \up_data_status_int_reg[0]\ => \up_data_status_int_reg[0]\,
      up_mmcm_resetn_reg_0 => up_mmcm_resetn_reg,
      up_mmcm_resetn_reg_1 => up_mmcm_resetn_reg_0,
      up_rack_s(0) => up_rack_s(4),
      \up_rdata_int_reg[1]_0\(4 downto 3) => \up_rdata_int_reg[1]_0\(5 downto 4),
      \up_rdata_int_reg[1]_0\(2 downto 0) => \up_rdata_int_reg[1]_0\(2 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_s[4]_2\(31 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \up_rdata_int_reg[31]_3\(31 downto 0),
      up_resetn_reg_0 => up_resetn_reg,
      up_rreq_s_6 => up_rreq_s_6,
      \up_scratch_reg[0]_0\ => \up_scratch_reg[0]\,
      \up_scratch_reg[0]_1\(0) => \up_scratch_reg[0]_0\(0),
      \up_scratch_reg[16]_0\ => \up_scratch_reg[16]\,
      \up_scratch_reg[19]_0\ => \up_scratch_reg[19]\,
      \up_scratch_reg[31]_0\(26 downto 0) => \up_scratch_reg[31]\(26 downto 0),
      \up_scratch_reg[4]_0\ => \up_scratch_reg[4]\,
      up_status_unf => up_status_unf,
      up_status_unf_reg_0 => up_status_unf_reg,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      \up_timer_reg[0]_0\ => up_timer_reg_0_sn_1,
      \up_timer_reg[11]_0\(3 downto 0) => \up_timer_reg[11]\(3 downto 0),
      \up_timer_reg[15]_0\(3 downto 0) => \up_timer_reg[15]\(3 downto 0),
      \up_timer_reg[19]_0\(3 downto 0) => \up_timer_reg[19]\(3 downto 0),
      \up_timer_reg[23]_0\(3 downto 0) => \up_timer_reg[23]\(3 downto 0),
      \up_timer_reg[27]_0\(3 downto 0) => \up_timer_reg[27]\(3 downto 0),
      \up_timer_reg[31]_0\(3 downto 0) => \up_timer_reg[31]\(3 downto 0),
      \up_timer_reg[7]_0\(3 downto 0) => \up_timer_reg[7]\(3 downto 0),
      up_wack_s(0) => up_wack_s(4),
      up_wreq_s => up_wreq_s,
      up_xfer_done_s => up_xfer_done_s
    );
up_rack_int0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_rack_s(0),
      I1 => up_rack_s(4),
      I2 => up_rack_s(1),
      O => up_rack_int0_n_0
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => up_rack_int0_n_0,
      Q => up_rack
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(0),
      I1 => \up_rdata_s[1]_1\(0),
      I2 => \up_rdata_s[4]_2\(0),
      O => \up_rdata_int[0]_i_1_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(10),
      I1 => \up_rdata_s[1]_1\(10),
      I2 => \up_rdata_s[4]_2\(10),
      O => \up_rdata_int[10]_i_1_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(11),
      I1 => \up_rdata_s[1]_1\(11),
      I2 => \up_rdata_s[4]_2\(11),
      O => \up_rdata_int[11]_i_1_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(12),
      I1 => \up_rdata_s[1]_1\(12),
      I2 => \up_rdata_s[4]_2\(12),
      O => \up_rdata_int[12]_i_1_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(13),
      I1 => \up_rdata_s[1]_1\(13),
      I2 => \up_rdata_s[4]_2\(13),
      O => \up_rdata_int[13]_i_1_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(14),
      I1 => \up_rdata_s[1]_1\(14),
      I2 => \up_rdata_s[4]_2\(14),
      O => \up_rdata_int[14]_i_1_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(15),
      I1 => \up_rdata_s[1]_1\(15),
      I2 => \up_rdata_s[4]_2\(15),
      O => \up_rdata_int[15]_i_1_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(16),
      I1 => \up_rdata_s[1]_1\(16),
      I2 => \up_rdata_s[4]_2\(16),
      O => \up_rdata_int[16]_i_1_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(17),
      I1 => \up_rdata_s[1]_1\(17),
      I2 => \up_rdata_s[4]_2\(17),
      O => \up_rdata_int[17]_i_1_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(18),
      I1 => \up_rdata_s[1]_1\(18),
      I2 => \up_rdata_s[4]_2\(18),
      O => \up_rdata_int[18]_i_1_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(19),
      I1 => \up_rdata_s[1]_1\(19),
      I2 => \up_rdata_s[4]_2\(19),
      O => \up_rdata_int[19]_i_1_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(1),
      I1 => \up_rdata_s[1]_1\(1),
      I2 => \up_rdata_s[4]_2\(1),
      O => \up_rdata_int[1]_i_1_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(20),
      I1 => \up_rdata_s[1]_1\(20),
      I2 => \up_rdata_s[4]_2\(20),
      O => \up_rdata_int[20]_i_1_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(21),
      I1 => \up_rdata_s[1]_1\(21),
      I2 => \up_rdata_s[4]_2\(21),
      O => \up_rdata_int[21]_i_1_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(22),
      I1 => \up_rdata_s[1]_1\(22),
      I2 => \up_rdata_s[4]_2\(22),
      O => \up_rdata_int[22]_i_1_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(23),
      I1 => \up_rdata_s[1]_1\(23),
      I2 => \up_rdata_s[4]_2\(23),
      O => \up_rdata_int[23]_i_1_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(24),
      I1 => \up_rdata_s[1]_1\(24),
      I2 => \up_rdata_s[4]_2\(24),
      O => \up_rdata_int[24]_i_1_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(25),
      I1 => \up_rdata_s[1]_1\(25),
      I2 => \up_rdata_s[4]_2\(25),
      O => \up_rdata_int[25]_i_1_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(26),
      I1 => \up_rdata_s[1]_1\(26),
      I2 => \up_rdata_s[4]_2\(26),
      O => \up_rdata_int[26]_i_1_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(27),
      I1 => \up_rdata_s[1]_1\(27),
      I2 => \up_rdata_s[4]_2\(27),
      O => \up_rdata_int[27]_i_1_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(28),
      I1 => \up_rdata_s[1]_1\(28),
      I2 => \up_rdata_s[4]_2\(28),
      O => \up_rdata_int[28]_i_1_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(29),
      I1 => \up_rdata_s[1]_1\(29),
      I2 => \up_rdata_s[4]_2\(29),
      O => \up_rdata_int[29]_i_1_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(2),
      I1 => \up_rdata_s[1]_1\(2),
      I2 => \up_rdata_s[4]_2\(2),
      O => \up_rdata_int[2]_i_1_n_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(30),
      I1 => \up_rdata_s[1]_1\(30),
      I2 => \up_rdata_s[4]_2\(30),
      O => \up_rdata_int[30]_i_1_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(31),
      I1 => \up_rdata_s[1]_1\(31),
      I2 => \up_rdata_s[4]_2\(31),
      O => \up_rdata_int[31]_i_1_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(3),
      I1 => \up_rdata_s[1]_1\(3),
      I2 => \up_rdata_s[4]_2\(3),
      O => \up_rdata_int[3]_i_1_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(4),
      I1 => \up_rdata_s[1]_1\(4),
      I2 => \up_rdata_s[4]_2\(4),
      O => \up_rdata_int[4]_i_1_n_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(5),
      I1 => \up_rdata_s[1]_1\(5),
      I2 => \up_rdata_s[4]_2\(5),
      O => \up_rdata_int[5]_i_1_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(6),
      I1 => \up_rdata_s[1]_1\(6),
      I2 => \up_rdata_s[4]_2\(6),
      O => \up_rdata_int[6]_i_1_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(7),
      I1 => \up_rdata_s[1]_1\(7),
      I2 => \up_rdata_s[4]_2\(7),
      O => \up_rdata_int[7]_i_1_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(8),
      I1 => \up_rdata_s[1]_1\(8),
      I2 => \up_rdata_s[4]_2\(8),
      O => \up_rdata_int[8]_i_1_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(9),
      I1 => \up_rdata_s[1]_1\(9),
      I2 => \up_rdata_s[4]_2\(9),
      O => \up_rdata_int[9]_i_1_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[0]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[10]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[11]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[12]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[13]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[14]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[15]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[16]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[17]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[18]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[19]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[1]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[20]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[21]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[22]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[23]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[24]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[25]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[26]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[27]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[28]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[29]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[2]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[30]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[31]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[3]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[4]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[5]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[6]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[7]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[8]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => \up_rdata_int[9]_i_1_n_0\,
      Q => \up_rdata_int_reg[31]_0\(9)
    );
up_wack_int0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_wack_s(0),
      I1 => up_wack_s(4),
      I2 => up_wack_s(1),
      O => p_0_in
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^clear\,
      D => p_0_in,
      Q => up_wack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 is
  port (
    rx_clk_in_p : in STD_LOGIC;
    rx_clk_in_n : in STD_LOGIC;
    rx_frame_in_p : in STD_LOGIC;
    rx_frame_in_n : in STD_LOGIC;
    rx_data_in_p : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_clk_in : in STD_LOGIC;
    rx_frame_in : in STD_LOGIC;
    rx_data_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tx_clk_out_p : out STD_LOGIC;
    tx_clk_out_n : out STD_LOGIC;
    tx_frame_out_p : out STD_LOGIC;
    tx_frame_out_n : out STD_LOGIC;
    tx_data_out_p : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_clk_out : out STD_LOGIC;
    tx_frame_out : out STD_LOGIC;
    tx_data_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    enable : out STD_LOGIC;
    txnrx : out STD_LOGIC;
    dac_sync_in : in STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    tdd_sync : in STD_LOGIC;
    tdd_sync_cntr : out STD_LOGIC;
    gps_pps : in STD_LOGIC;
    gps_pps_irq : out STD_LOGIC;
    delay_clk : in STD_LOGIC;
    l_clk : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : out STD_LOGIC;
    adc_enable_i0 : out STD_LOGIC;
    adc_valid_i0 : out STD_LOGIC;
    adc_data_i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_q0 : out STD_LOGIC;
    adc_valid_q0 : out STD_LOGIC;
    adc_data_q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_i1 : out STD_LOGIC;
    adc_valid_i1 : out STD_LOGIC;
    adc_data_i1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_q1 : out STD_LOGIC;
    adc_valid_q1 : out STD_LOGIC;
    adc_data_q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_r1_mode : out STD_LOGIC;
    dac_enable_i0 : out STD_LOGIC;
    dac_valid_i0 : out STD_LOGIC;
    dac_data_i0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_enable_q0 : out STD_LOGIC;
    dac_valid_q0 : out STD_LOGIC;
    dac_data_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_enable_i1 : out STD_LOGIC;
    dac_valid_i1 : out STD_LOGIC;
    dac_data_i1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_enable_q1 : out STD_LOGIC;
    dac_valid_q1 : out STD_LOGIC;
    dac_data_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_dunf : in STD_LOGIC;
    dac_r1_mode : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    up_enable : in STD_LOGIC;
    up_txnrx : in STD_LOGIC;
    up_dac_gpio_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_gpio_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ADC_DATAFORMAT_DISABLE : integer;
  attribute ADC_DATAFORMAT_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute ADC_DATAFORMAT_DISABLE_INT : integer;
  attribute ADC_DATAFORMAT_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute ADC_DATAPATH_DISABLE : integer;
  attribute ADC_DATAPATH_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute ADC_DCFILTER_DISABLE : integer;
  attribute ADC_DCFILTER_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute ADC_DCFILTER_DISABLE_INT : integer;
  attribute ADC_DCFILTER_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute ADC_INIT_DELAY : integer;
  attribute ADC_INIT_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute ADC_IQCORRECTION_DISABLE : integer;
  attribute ADC_IQCORRECTION_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute ADC_IQCORRECTION_DISABLE_INT : integer;
  attribute ADC_IQCORRECTION_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute ADC_USERPORTS_DISABLE : integer;
  attribute ADC_USERPORTS_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute ADC_USERPORTS_DISABLE_INT : integer;
  attribute ADC_USERPORTS_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute CMOS_OR_LVDS_N : integer;
  attribute CMOS_OR_LVDS_N of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DAC_CLK_EDGE_SEL : integer;
  attribute DAC_CLK_EDGE_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DAC_DATAPATH_DISABLE : integer;
  attribute DAC_DATAPATH_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DAC_DDS_CORDIC_DW : integer;
  attribute DAC_DDS_CORDIC_DW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 14;
  attribute DAC_DDS_CORDIC_PHASE_DW : integer;
  attribute DAC_DDS_CORDIC_PHASE_DW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 13;
  attribute DAC_DDS_DISABLE : integer;
  attribute DAC_DDS_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute DAC_DDS_DISABLE_INT : integer;
  attribute DAC_DDS_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute DAC_DDS_TYPE : integer;
  attribute DAC_DDS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute DAC_DELAYCNTRL_DISABLE_INT : integer;
  attribute DAC_DELAYCNTRL_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute DAC_INIT_DELAY : integer;
  attribute DAC_INIT_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DAC_IODELAY_ENABLE : integer;
  attribute DAC_IODELAY_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DAC_IQCORRECTION_DISABLE : integer;
  attribute DAC_IQCORRECTION_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute DAC_IQCORRECTION_DISABLE_INT : integer;
  attribute DAC_IQCORRECTION_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute DAC_USERPORTS_DISABLE : integer;
  attribute DAC_USERPORTS_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DAC_USERPORTS_DISABLE_INT : integer;
  attribute DAC_USERPORTS_DISABLE_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute DELAY_REFCLK_FREQUENCY : integer;
  attribute DELAY_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 200;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 3;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 3;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute ID : integer;
  attribute ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute IO_DELAY_GROUP : string;
  attribute IO_DELAY_GROUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is "dev_4_if_delay_group";
  attribute MIMO_ENABLE : integer;
  attribute MIMO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute MODE_1R1T : integer;
  attribute MODE_1R1T of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute PPS_RECEIVER_ENABLE : integer;
  attribute PPS_RECEIVER_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 0;
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 10;
  attribute TDD_DISABLE : integer;
  attribute TDD_DISABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
  attribute USE_SSI_CLK : integer;
  attribute USE_SSI_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 is
  signal \<const0>\ : STD_LOGIC;
  signal \^adc_data_i0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal adc_data_i0_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc_data_q0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal adc_data_q0_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_data_s : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^adc_r1_mode\ : STD_LOGIC;
  signal adc_status_s : STD_LOGIC;
  signal adc_valid_i0_s : STD_LOGIC;
  signal \^adc_valid_q0\ : STD_LOGIC;
  signal adc_valid_s : STD_LOGIC;
  signal dac_clksel_s : STD_LOGIC;
  signal dac_data_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dac_r1_mode\ : STD_LOGIC;
  signal dac_valid_i0_s : STD_LOGIC;
  signal dac_valid_i1_s : STD_LOGIC;
  signal \^dac_valid_q0\ : STD_LOGIC;
  signal \^dac_valid_q1\ : STD_LOGIC;
  signal dac_valid_s : STD_LOGIC;
  signal delay_locked_s : STD_LOGIC;
  signal delay_rst : STD_LOGIC;
  signal \i_delay_cntrl/up_dlocked\ : STD_LOGIC;
  signal \i_delay_cntrl/up_dlocked_m2\ : STD_LOGIC;
  signal \i_delay_cntrl/up_dlocked_m3\ : STD_LOGIC;
  signal \i_delay_cntrl/up_rreq_s\ : STD_LOGIC;
  signal \i_delay_cntrl/up_wreq_s\ : STD_LOGIC;
  signal i_dev_if_n_52 : STD_LOGIC;
  signal i_dev_if_n_78 : STD_LOGIC;
  signal i_dev_if_n_79 : STD_LOGIC;
  signal i_dev_if_n_80 : STD_LOGIC;
  signal i_dev_if_n_81 : STD_LOGIC;
  signal i_dev_if_n_82 : STD_LOGIC;
  signal \i_rx_channel_0/data3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_rx_channel_0/i_up_adc_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_rx_channel_0/i_up_adc_channel/p_3_in\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \i_rx_channel_0/i_up_adc_channel/p_8_in\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_adc_dfmt_se0\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_rdata_int\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \i_rx_channel_0/i_up_adc_channel/up_rreq_s\ : STD_LOGIC;
  signal \i_rx_channel_0/up_adc_dfmt_enable\ : STD_LOGIC;
  signal \i_rx_channel_0/up_adc_dfmt_se\ : STD_LOGIC;
  signal \i_rx_channel_0/up_adc_dfmt_type\ : STD_LOGIC;
  signal \i_rx_channel_0/up_adc_enable\ : STD_LOGIC;
  signal \i_rx_channel_0/up_adc_pn_err_s\ : STD_LOGIC;
  signal \i_rx_channel_0/up_adc_pn_oos_s\ : STD_LOGIC;
  signal \i_rx_channel_1/data3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_rx_channel_1/i_up_adc_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_rx_channel_1/i_up_adc_channel/p_3_in\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \i_rx_channel_1/i_up_adc_channel/p_8_in\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_adc_dfmt_se0\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_rdata_int\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \i_rx_channel_1/i_up_adc_channel/up_rreq_s\ : STD_LOGIC;
  signal \i_rx_channel_1/up_adc_dfmt_enable\ : STD_LOGIC;
  signal \i_rx_channel_1/up_adc_dfmt_se\ : STD_LOGIC;
  signal \i_rx_channel_1/up_adc_dfmt_type\ : STD_LOGIC;
  signal \i_rx_channel_1/up_adc_enable\ : STD_LOGIC;
  signal \i_rx_channel_1/up_adc_pn_err_s\ : STD_LOGIC;
  signal \i_rx_channel_1/up_adc_pn_oos_s\ : STD_LOGIC;
  signal i_rx_n_103 : STD_LOGIC;
  signal i_rx_n_185 : STD_LOGIC;
  signal i_rx_n_186 : STD_LOGIC;
  signal i_rx_n_293 : STD_LOGIC;
  signal i_rx_n_294 : STD_LOGIC;
  signal i_rx_n_295 : STD_LOGIC;
  signal i_rx_n_296 : STD_LOGIC;
  signal i_rx_n_297 : STD_LOGIC;
  signal i_rx_n_298 : STD_LOGIC;
  signal i_rx_n_299 : STD_LOGIC;
  signal i_rx_n_300 : STD_LOGIC;
  signal i_rx_n_301 : STD_LOGIC;
  signal i_rx_n_302 : STD_LOGIC;
  signal i_rx_n_303 : STD_LOGIC;
  signal i_rx_n_304 : STD_LOGIC;
  signal i_rx_n_305 : STD_LOGIC;
  signal i_rx_n_306 : STD_LOGIC;
  signal i_rx_n_307 : STD_LOGIC;
  signal i_rx_n_308 : STD_LOGIC;
  signal i_rx_n_309 : STD_LOGIC;
  signal i_rx_n_310 : STD_LOGIC;
  signal i_rx_n_311 : STD_LOGIC;
  signal i_rx_n_312 : STD_LOGIC;
  signal i_rx_n_313 : STD_LOGIC;
  signal i_rx_n_314 : STD_LOGIC;
  signal i_rx_n_315 : STD_LOGIC;
  signal i_rx_n_316 : STD_LOGIC;
  signal i_rx_n_317 : STD_LOGIC;
  signal i_rx_n_318 : STD_LOGIC;
  signal i_rx_n_319 : STD_LOGIC;
  signal i_rx_n_320 : STD_LOGIC;
  signal i_rx_n_321 : STD_LOGIC;
  signal i_rx_n_322 : STD_LOGIC;
  signal i_rx_n_323 : STD_LOGIC;
  signal i_rx_n_324 : STD_LOGIC;
  signal i_rx_n_94 : STD_LOGIC;
  signal \i_tx_channel_0/data2\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \i_tx_channel_0/i_up_dac_channel/p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_0/i_up_dac_channel/p_7_in\ : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0\ : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20\ : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/up_rreq_s\ : STD_LOGIC;
  signal \i_tx_channel_0/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_tx_channel_0/up_dac_iq_mode\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_1/data2\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \i_tx_channel_1/i_up_dac_channel/p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_1/i_up_dac_channel/p_7_in\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/up_rreq_s\ : STD_LOGIC;
  signal \i_tx_channel_1/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_tx_channel_1/up_dac_iq_mode\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_2/i_up_dac_channel/p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_2/i_up_dac_channel/up_dac_data_sel0\ : STD_LOGIC;
  signal \i_tx_channel_2/i_up_dac_channel/up_dac_pat_data_20\ : STD_LOGIC;
  signal \i_tx_channel_3/clear\ : STD_LOGIC;
  signal \i_tx_channel_3/i_up_dac_channel/p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_3/i_up_dac_channel/up_dac_data_sel0\ : STD_LOGIC;
  signal \i_tx_channel_3/i_up_dac_channel/up_dac_pat_data_20\ : STD_LOGIC;
  signal i_tx_n_109 : STD_LOGIC;
  signal i_tx_n_110 : STD_LOGIC;
  signal i_tx_n_141 : STD_LOGIC;
  signal i_tx_n_142 : STD_LOGIC;
  signal i_tx_n_170 : STD_LOGIC;
  signal i_tx_n_171 : STD_LOGIC;
  signal i_tx_n_172 : STD_LOGIC;
  signal i_tx_n_173 : STD_LOGIC;
  signal i_tx_n_174 : STD_LOGIC;
  signal i_tx_n_208 : STD_LOGIC;
  signal i_tx_n_209 : STD_LOGIC;
  signal i_tx_n_23 : STD_LOGIC;
  signal i_tx_n_234 : STD_LOGIC;
  signal i_tx_n_235 : STD_LOGIC;
  signal i_tx_n_237 : STD_LOGIC;
  signal i_tx_n_6 : STD_LOGIC;
  signal i_tx_n_78 : STD_LOGIC;
  signal \i_up_adc_common/data2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_up_adc_common/data3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \i_up_adc_common/p_4_in\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \i_up_adc_common/p_7_in\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_up_adc_common/up_adc_gpio_out_int0\ : STD_LOGIC;
  signal \i_up_adc_common/up_adc_start_code\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_adc_start_code0\ : STD_LOGIC;
  signal \i_up_adc_common/up_adc_sync0\ : STD_LOGIC;
  signal \i_up_adc_common/up_cntrl_xfer_done_s\ : STD_LOGIC;
  signal \i_up_adc_common/up_d_count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_rdata_int\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_rreq_s\ : STD_LOGIC;
  signal \i_up_adc_common/up_scratch\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_scratch0\ : STD_LOGIC;
  signal \i_up_adc_common/up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_wreq_s\ : STD_LOGIC;
  signal i_up_axi_n_100 : STD_LOGIC;
  signal i_up_axi_n_101 : STD_LOGIC;
  signal i_up_axi_n_102 : STD_LOGIC;
  signal i_up_axi_n_103 : STD_LOGIC;
  signal i_up_axi_n_107 : STD_LOGIC;
  signal i_up_axi_n_138 : STD_LOGIC;
  signal i_up_axi_n_139 : STD_LOGIC;
  signal i_up_axi_n_140 : STD_LOGIC;
  signal i_up_axi_n_141 : STD_LOGIC;
  signal i_up_axi_n_142 : STD_LOGIC;
  signal i_up_axi_n_143 : STD_LOGIC;
  signal i_up_axi_n_144 : STD_LOGIC;
  signal i_up_axi_n_145 : STD_LOGIC;
  signal i_up_axi_n_146 : STD_LOGIC;
  signal i_up_axi_n_147 : STD_LOGIC;
  signal i_up_axi_n_148 : STD_LOGIC;
  signal i_up_axi_n_149 : STD_LOGIC;
  signal i_up_axi_n_150 : STD_LOGIC;
  signal i_up_axi_n_151 : STD_LOGIC;
  signal i_up_axi_n_152 : STD_LOGIC;
  signal i_up_axi_n_153 : STD_LOGIC;
  signal i_up_axi_n_154 : STD_LOGIC;
  signal i_up_axi_n_155 : STD_LOGIC;
  signal i_up_axi_n_156 : STD_LOGIC;
  signal i_up_axi_n_157 : STD_LOGIC;
  signal i_up_axi_n_158 : STD_LOGIC;
  signal i_up_axi_n_159 : STD_LOGIC;
  signal i_up_axi_n_160 : STD_LOGIC;
  signal i_up_axi_n_161 : STD_LOGIC;
  signal i_up_axi_n_162 : STD_LOGIC;
  signal i_up_axi_n_163 : STD_LOGIC;
  signal i_up_axi_n_164 : STD_LOGIC;
  signal i_up_axi_n_165 : STD_LOGIC;
  signal i_up_axi_n_166 : STD_LOGIC;
  signal i_up_axi_n_167 : STD_LOGIC;
  signal i_up_axi_n_168 : STD_LOGIC;
  signal i_up_axi_n_169 : STD_LOGIC;
  signal i_up_axi_n_170 : STD_LOGIC;
  signal i_up_axi_n_171 : STD_LOGIC;
  signal i_up_axi_n_172 : STD_LOGIC;
  signal i_up_axi_n_173 : STD_LOGIC;
  signal i_up_axi_n_174 : STD_LOGIC;
  signal i_up_axi_n_175 : STD_LOGIC;
  signal i_up_axi_n_176 : STD_LOGIC;
  signal i_up_axi_n_177 : STD_LOGIC;
  signal i_up_axi_n_178 : STD_LOGIC;
  signal i_up_axi_n_193 : STD_LOGIC;
  signal i_up_axi_n_261 : STD_LOGIC;
  signal i_up_axi_n_262 : STD_LOGIC;
  signal i_up_axi_n_263 : STD_LOGIC;
  signal i_up_axi_n_264 : STD_LOGIC;
  signal i_up_axi_n_265 : STD_LOGIC;
  signal i_up_axi_n_266 : STD_LOGIC;
  signal i_up_axi_n_267 : STD_LOGIC;
  signal i_up_axi_n_268 : STD_LOGIC;
  signal i_up_axi_n_269 : STD_LOGIC;
  signal i_up_axi_n_270 : STD_LOGIC;
  signal i_up_axi_n_271 : STD_LOGIC;
  signal i_up_axi_n_272 : STD_LOGIC;
  signal i_up_axi_n_273 : STD_LOGIC;
  signal i_up_axi_n_274 : STD_LOGIC;
  signal i_up_axi_n_275 : STD_LOGIC;
  signal i_up_axi_n_276 : STD_LOGIC;
  signal i_up_axi_n_277 : STD_LOGIC;
  signal i_up_axi_n_278 : STD_LOGIC;
  signal i_up_axi_n_279 : STD_LOGIC;
  signal i_up_axi_n_280 : STD_LOGIC;
  signal i_up_axi_n_281 : STD_LOGIC;
  signal i_up_axi_n_282 : STD_LOGIC;
  signal i_up_axi_n_283 : STD_LOGIC;
  signal i_up_axi_n_284 : STD_LOGIC;
  signal i_up_axi_n_285 : STD_LOGIC;
  signal i_up_axi_n_286 : STD_LOGIC;
  signal i_up_axi_n_287 : STD_LOGIC;
  signal i_up_axi_n_288 : STD_LOGIC;
  signal i_up_axi_n_289 : STD_LOGIC;
  signal i_up_axi_n_290 : STD_LOGIC;
  signal i_up_axi_n_291 : STD_LOGIC;
  signal i_up_axi_n_292 : STD_LOGIC;
  signal i_up_axi_n_294 : STD_LOGIC;
  signal i_up_axi_n_295 : STD_LOGIC;
  signal i_up_axi_n_296 : STD_LOGIC;
  signal i_up_axi_n_297 : STD_LOGIC;
  signal i_up_axi_n_298 : STD_LOGIC;
  signal i_up_axi_n_299 : STD_LOGIC;
  signal i_up_axi_n_300 : STD_LOGIC;
  signal i_up_axi_n_301 : STD_LOGIC;
  signal i_up_axi_n_302 : STD_LOGIC;
  signal i_up_axi_n_303 : STD_LOGIC;
  signal i_up_axi_n_304 : STD_LOGIC;
  signal i_up_axi_n_305 : STD_LOGIC;
  signal i_up_axi_n_306 : STD_LOGIC;
  signal i_up_axi_n_307 : STD_LOGIC;
  signal i_up_axi_n_308 : STD_LOGIC;
  signal i_up_axi_n_309 : STD_LOGIC;
  signal i_up_axi_n_310 : STD_LOGIC;
  signal i_up_axi_n_311 : STD_LOGIC;
  signal i_up_axi_n_312 : STD_LOGIC;
  signal i_up_axi_n_313 : STD_LOGIC;
  signal i_up_axi_n_314 : STD_LOGIC;
  signal i_up_axi_n_315 : STD_LOGIC;
  signal i_up_axi_n_316 : STD_LOGIC;
  signal i_up_axi_n_317 : STD_LOGIC;
  signal i_up_axi_n_318 : STD_LOGIC;
  signal i_up_axi_n_319 : STD_LOGIC;
  signal i_up_axi_n_320 : STD_LOGIC;
  signal i_up_axi_n_321 : STD_LOGIC;
  signal i_up_axi_n_322 : STD_LOGIC;
  signal i_up_axi_n_323 : STD_LOGIC;
  signal i_up_axi_n_324 : STD_LOGIC;
  signal i_up_axi_n_325 : STD_LOGIC;
  signal i_up_axi_n_326 : STD_LOGIC;
  signal i_up_axi_n_327 : STD_LOGIC;
  signal i_up_axi_n_328 : STD_LOGIC;
  signal i_up_axi_n_329 : STD_LOGIC;
  signal i_up_axi_n_330 : STD_LOGIC;
  signal i_up_axi_n_331 : STD_LOGIC;
  signal i_up_axi_n_332 : STD_LOGIC;
  signal i_up_axi_n_333 : STD_LOGIC;
  signal i_up_axi_n_334 : STD_LOGIC;
  signal i_up_axi_n_335 : STD_LOGIC;
  signal i_up_axi_n_336 : STD_LOGIC;
  signal i_up_axi_n_337 : STD_LOGIC;
  signal i_up_axi_n_338 : STD_LOGIC;
  signal i_up_axi_n_339 : STD_LOGIC;
  signal i_up_axi_n_340 : STD_LOGIC;
  signal i_up_axi_n_341 : STD_LOGIC;
  signal i_up_axi_n_342 : STD_LOGIC;
  signal i_up_axi_n_343 : STD_LOGIC;
  signal i_up_axi_n_344 : STD_LOGIC;
  signal i_up_axi_n_45 : STD_LOGIC;
  signal i_up_axi_n_46 : STD_LOGIC;
  signal i_up_axi_n_47 : STD_LOGIC;
  signal i_up_axi_n_48 : STD_LOGIC;
  signal i_up_axi_n_49 : STD_LOGIC;
  signal i_up_axi_n_5 : STD_LOGIC;
  signal i_up_axi_n_50 : STD_LOGIC;
  signal i_up_axi_n_51 : STD_LOGIC;
  signal i_up_axi_n_52 : STD_LOGIC;
  signal i_up_axi_n_53 : STD_LOGIC;
  signal i_up_axi_n_54 : STD_LOGIC;
  signal i_up_axi_n_55 : STD_LOGIC;
  signal i_up_axi_n_97 : STD_LOGIC;
  signal i_up_axi_n_98 : STD_LOGIC;
  signal i_up_axi_n_99 : STD_LOGIC;
  signal \i_up_dac_common/data1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_up_dac_common/up_d_count\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i_up_dac_common/up_dac_datarate0\ : STD_LOGIC;
  signal \i_up_dac_common/up_dac_gpio_out_int0\ : STD_LOGIC;
  signal \i_up_dac_common/up_dac_par_type0\ : STD_LOGIC;
  signal \i_up_dac_common/up_data_cntrl\ : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \i_up_dac_common/up_rreq_s\ : STD_LOGIC;
  signal \i_up_dac_common/up_scratch\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \i_up_dac_common/up_scratch0\ : STD_LOGIC;
  signal \i_up_dac_common/up_status_unf\ : STD_LOGIC;
  signal \i_up_dac_common/up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_dac_common/up_wreq_s\ : STD_LOGIC;
  signal \i_up_dac_common/up_xfer_done_s\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rst\ : STD_LOGIC;
  signal up_adc_dld_s : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal up_adc_drdata_s : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal up_adc_dwdata_s : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^up_adc_gpio_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_adc_pn_err_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_adc_pn_oos_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^up_dac_gpio_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rack : STD_LOGIC;
  signal up_rack0 : STD_LOGIC;
  signal up_rack_tx_s : STD_LOGIC;
  signal up_raddr_s : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rdata_tx_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_status_pn_err : STD_LOGIC;
  signal up_status_pn_oos : STD_LOGIC;
  signal up_wack : STD_LOGIC;
  signal up_wack0 : STD_LOGIC;
  signal up_wack_tx_s : STD_LOGIC;
  signal up_wdata_s : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  adc_data_i0(15) <= \^adc_data_i0\(14);
  adc_data_i0(14) <= \^adc_data_i0\(14);
  adc_data_i0(13) <= \^adc_data_i0\(14);
  adc_data_i0(12) <= \^adc_data_i0\(14);
  adc_data_i0(11 downto 0) <= \^adc_data_i0\(11 downto 0);
  adc_data_i1(15) <= \<const0>\;
  adc_data_i1(14) <= \<const0>\;
  adc_data_i1(13) <= \<const0>\;
  adc_data_i1(12) <= \<const0>\;
  adc_data_i1(11) <= \<const0>\;
  adc_data_i1(10) <= \<const0>\;
  adc_data_i1(9) <= \<const0>\;
  adc_data_i1(8) <= \<const0>\;
  adc_data_i1(7) <= \<const0>\;
  adc_data_i1(6) <= \<const0>\;
  adc_data_i1(5) <= \<const0>\;
  adc_data_i1(4) <= \<const0>\;
  adc_data_i1(3) <= \<const0>\;
  adc_data_i1(2) <= \<const0>\;
  adc_data_i1(1) <= \<const0>\;
  adc_data_i1(0) <= \<const0>\;
  adc_data_q0(15) <= \^adc_data_q0\(14);
  adc_data_q0(14) <= \^adc_data_q0\(14);
  adc_data_q0(13) <= \^adc_data_q0\(14);
  adc_data_q0(12) <= \^adc_data_q0\(14);
  adc_data_q0(11 downto 0) <= \^adc_data_q0\(11 downto 0);
  adc_data_q1(15) <= \<const0>\;
  adc_data_q1(14) <= \<const0>\;
  adc_data_q1(13) <= \<const0>\;
  adc_data_q1(12) <= \<const0>\;
  adc_data_q1(11) <= \<const0>\;
  adc_data_q1(10) <= \<const0>\;
  adc_data_q1(9) <= \<const0>\;
  adc_data_q1(8) <= \<const0>\;
  adc_data_q1(7) <= \<const0>\;
  adc_data_q1(6) <= \<const0>\;
  adc_data_q1(5) <= \<const0>\;
  adc_data_q1(4) <= \<const0>\;
  adc_data_q1(3) <= \<const0>\;
  adc_data_q1(2) <= \<const0>\;
  adc_data_q1(1) <= \<const0>\;
  adc_data_q1(0) <= \<const0>\;
  adc_enable_i1 <= \<const0>\;
  adc_enable_q1 <= \<const0>\;
  adc_r1_mode <= \^adc_r1_mode\;
  adc_valid_i0 <= \^adc_valid_q0\;
  adc_valid_i1 <= \<const0>\;
  adc_valid_q0 <= \^adc_valid_q0\;
  adc_valid_q1 <= \<const0>\;
  dac_enable_i1 <= \<const0>\;
  dac_enable_q1 <= \<const0>\;
  dac_r1_mode <= \^dac_r1_mode\;
  dac_valid_i0 <= \^dac_valid_q0\;
  dac_valid_i1 <= \^dac_valid_q1\;
  dac_valid_q0 <= \^dac_valid_q0\;
  dac_valid_q1 <= \^dac_valid_q1\;
  gps_pps_irq <= \<const0>\;
  rst <= \^rst\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  tdd_sync_cntr <= \<const0>\;
  tx_clk_out <= \<const0>\;
  tx_data_out(11) <= \<const0>\;
  tx_data_out(10) <= \<const0>\;
  tx_data_out(9) <= \<const0>\;
  tx_data_out(8) <= \<const0>\;
  tx_data_out(7) <= \<const0>\;
  tx_data_out(6) <= \<const0>\;
  tx_data_out(5) <= \<const0>\;
  tx_data_out(4) <= \<const0>\;
  tx_data_out(3) <= \<const0>\;
  tx_data_out(2) <= \<const0>\;
  tx_data_out(1) <= \<const0>\;
  tx_data_out(0) <= \<const0>\;
  tx_frame_out <= \<const0>\;
  up_adc_gpio_out(31 downto 0) <= \^up_adc_gpio_out\(31 downto 0);
  up_dac_gpio_out(31 downto 0) <= \^up_dac_gpio_out\(31 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\adc_data_i0_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(0),
      Q => \^adc_data_i0\(0),
      R => '0'
    );
\adc_data_i0_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(10),
      Q => \^adc_data_i0\(10),
      R => '0'
    );
\adc_data_i0_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(11),
      Q => \^adc_data_i0\(11),
      R => '0'
    );
\adc_data_i0_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(15),
      Q => \^adc_data_i0\(14),
      R => '0'
    );
\adc_data_i0_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(1),
      Q => \^adc_data_i0\(1),
      R => '0'
    );
\adc_data_i0_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(2),
      Q => \^adc_data_i0\(2),
      R => '0'
    );
\adc_data_i0_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(3),
      Q => \^adc_data_i0\(3),
      R => '0'
    );
\adc_data_i0_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(4),
      Q => \^adc_data_i0\(4),
      R => '0'
    );
\adc_data_i0_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(5),
      Q => \^adc_data_i0\(5),
      R => '0'
    );
\adc_data_i0_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(6),
      Q => \^adc_data_i0\(6),
      R => '0'
    );
\adc_data_i0_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(7),
      Q => \^adc_data_i0\(7),
      R => '0'
    );
\adc_data_i0_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(8),
      Q => \^adc_data_i0\(8),
      R => '0'
    );
\adc_data_i0_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_i0_s(9),
      Q => \^adc_data_i0\(9),
      R => '0'
    );
\adc_data_q0_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(0),
      Q => \^adc_data_q0\(0),
      R => '0'
    );
\adc_data_q0_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(10),
      Q => \^adc_data_q0\(10),
      R => '0'
    );
\adc_data_q0_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(11),
      Q => \^adc_data_q0\(11),
      R => '0'
    );
\adc_data_q0_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(15),
      Q => \^adc_data_q0\(14),
      R => '0'
    );
\adc_data_q0_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(1),
      Q => \^adc_data_q0\(1),
      R => '0'
    );
\adc_data_q0_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(2),
      Q => \^adc_data_q0\(2),
      R => '0'
    );
\adc_data_q0_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(3),
      Q => \^adc_data_q0\(3),
      R => '0'
    );
\adc_data_q0_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(4),
      Q => \^adc_data_q0\(4),
      R => '0'
    );
\adc_data_q0_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(5),
      Q => \^adc_data_q0\(5),
      R => '0'
    );
\adc_data_q0_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(6),
      Q => \^adc_data_q0\(6),
      R => '0'
    );
\adc_data_q0_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(7),
      Q => \^adc_data_q0\(7),
      R => '0'
    );
\adc_data_q0_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(8),
      Q => \^adc_data_q0\(8),
      R => '0'
    );
\adc_data_q0_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_data_q0_s(9),
      Q => \^adc_data_q0\(9),
      R => '0'
    );
adc_valid_i0_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => adc_valid_i0_s,
      Q => \^adc_valid_q0\,
      R => '0'
    );
dac_valid_i0_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_valid_i0_s,
      Q => \^dac_valid_q0\,
      R => '0'
    );
dac_valid_i1_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dac_valid_i1_s,
      Q => \^dac_valid_q1\,
      R => '0'
    );
i_dev_if: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_lvds_if
     port map (
      D(1) => p_0_out(1),
      D(0) => dac_clksel_s,
      Q(47 downto 0) => adc_data_s(47 downto 0),
      \adc_data_int_reg[12]_0\ => i_dev_if_n_82,
      adc_r1_mode => \^adc_r1_mode\,
      adc_status_s => adc_status_s,
      adc_valid_s => adc_valid_s,
      clk => l_clk,
      dac_r1_mode => \^dac_r1_mode\,
      dac_valid_s => dac_valid_s,
      delay_clk => delay_clk,
      delay_locked => delay_locked_s,
      delay_rst => delay_rst,
      enable => enable,
      rx_clk_in_n => rx_clk_in_n,
      rx_clk_in_p => rx_clk_in_p,
      rx_data_in_n(5 downto 0) => rx_data_in_n(5 downto 0),
      rx_data_in_p(5 downto 0) => rx_data_in_p(5 downto 0),
      rx_frame_in_n => rx_frame_in_n,
      rx_frame_in_p => rx_frame_in_p,
      \rx_frame_reg[1]_0\(6 downto 0) => up_adc_dld_s(6 downto 0),
      \rx_frame_reg[1]_1\(34 downto 0) => up_adc_dwdata_s(34 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0 => i_dev_if_n_52,
      s_axi_aclk_1(24 downto 20) => up_adc_drdata_s(34 downto 30),
      s_axi_aclk_1(19 downto 15) => up_adc_drdata_s(24 downto 20),
      s_axi_aclk_1(14 downto 0) => up_adc_drdata_s(14 downto 0),
      s_axi_aclk_2 => i_dev_if_n_78,
      s_axi_aclk_3 => i_dev_if_n_79,
      s_axi_aclk_4 => i_dev_if_n_80,
      s_axi_aclk_5 => i_dev_if_n_81,
      tx_clk_out_n => tx_clk_out_n,
      tx_clk_out_p => tx_clk_out_p,
      tx_data_out_n(5 downto 0) => tx_data_out_n(5 downto 0),
      tx_data_out_p(5 downto 0) => tx_data_out_p(5 downto 0),
      \tx_data_reg[23]_0\(23 downto 0) => dac_data_s(23 downto 0),
      tx_frame_out_n => tx_frame_out_n,
      tx_frame_out_p => tx_frame_out_p,
      txnrx => txnrx,
      txnrx_int_reg_0 => clk,
      txnrx_up_reg_0 => \^rst\,
      up_enable => up_enable,
      \up_rdata_int_reg[4]\ => i_up_axi_n_51,
      \up_rdata_int_reg[4]_0\ => i_up_axi_n_52,
      up_txnrx => up_txnrx
    );
i_rx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx
     port map (
      D(3) => \i_rx_channel_0/up_adc_dfmt_se\,
      D(2) => \i_rx_channel_0/up_adc_dfmt_type\,
      D(1) => \i_rx_channel_0/up_adc_dfmt_enable\,
      D(0) => \i_rx_channel_0/up_adc_enable\,
      E(0) => adc_valid_i0_s,
      O(3) => i_up_axi_n_138,
      O(2) => i_up_axi_n_139,
      O(1) => i_up_axi_n_140,
      O(0) => i_up_axi_n_141,
      Q(12) => adc_data_q0_s(15),
      Q(11 downto 0) => adc_data_q0_s(11 downto 0),
      SR(0) => i_up_axi_n_54,
      adc_dovf => adc_dovf,
      adc_enable_i0 => adc_enable_i0,
      adc_enable_q0 => adc_enable_q0,
      \adc_pn0_data_reg[1]\ => i_dev_if_n_82,
      \adc_pn1_data_d_reg[11]\(23 downto 0) => adc_data_s(23 downto 0),
      adc_r1_mode => \^adc_r1_mode\,
      adc_status_s => adc_status_s,
      adc_valid_q0 => \^adc_valid_q0\,
      adc_valid_s => adc_valid_s,
      clear => \i_tx_channel_3/clear\,
      clk => clk,
      data2(2 downto 0) => \i_up_adc_common/data2\(2 downto 0),
      data3(3) => \i_up_adc_common/data3\(4),
      data3(2 downto 0) => \i_up_adc_common/data3\(2 downto 0),
      \data_int_reg[11]\(23 downto 0) => dac_data_s(23 downto 0),
      \data_int_reg[15]\(12) => adc_data_i0_s(15),
      \data_int_reg[15]\(11 downto 0) => adc_data_i0_s(11 downto 0),
      delay_clk => delay_clk,
      delay_locked => delay_locked_s,
      delay_rst => delay_rst,
      p_0_in(1 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_0_in\(1 downto 0),
      p_0_in_1(1 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_0_in\(1 downto 0),
      p_4_in(0) => \i_up_adc_common/p_4_in\(2),
      p_7_in(0) => \i_up_adc_common/p_7_in\(3),
      p_8_in => \i_rx_channel_0/i_up_adc_channel/p_8_in\,
      p_8_in_7 => \i_rx_channel_1/i_up_adc_channel/p_8_in\,
      rst_reg => \^rst\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_clk_enb_reg => i_up_axi_n_173,
      \up_adc_data_sel_reg[3]\(3 downto 0) => \i_rx_channel_0/data3\(3 downto 0),
      \up_adc_data_sel_reg[3]_0\(3 downto 0) => \i_rx_channel_1/data3\(3 downto 0),
      \up_adc_data_sel_reg[3]_1\(0) => \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0\,
      \up_adc_data_sel_reg[3]_2\(0) => \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0\,
      up_adc_dfmt_se0 => \i_rx_channel_0/i_up_adc_channel/up_adc_dfmt_se0\,
      up_adc_dfmt_se0_6 => \i_rx_channel_1/i_up_adc_channel/up_adc_dfmt_se0\,
      up_adc_dfmt_se_reg(3) => \i_rx_channel_1/up_adc_dfmt_se\,
      up_adc_dfmt_se_reg(2) => \i_rx_channel_1/up_adc_dfmt_type\,
      up_adc_dfmt_se_reg(1) => \i_rx_channel_1/up_adc_dfmt_enable\,
      up_adc_dfmt_se_reg(0) => \i_rx_channel_1/up_adc_enable\,
      up_adc_gpio_out(31 downto 0) => \^up_adc_gpio_out\(31 downto 0),
      \up_adc_gpio_out_int_reg[0]\(0) => \i_up_adc_common/up_adc_gpio_out_int0\,
      up_adc_lb_enb => \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_lb_enb_0 => \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_pn_err_int_reg => i_up_axi_n_338,
      up_adc_pn_err_int_reg_0 => i_up_axi_n_340,
      up_adc_pn_err_s(1 downto 0) => up_adc_pn_err_s(1 downto 0),
      up_adc_pn_err_s_3 => \i_rx_channel_0/up_adc_pn_err_s\,
      up_adc_pn_err_s_5 => \i_rx_channel_1/up_adc_pn_err_s\,
      up_adc_pn_oos_int_reg => i_up_axi_n_337,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_339,
      up_adc_pn_oos_s(1 downto 0) => up_adc_pn_oos_s(1 downto 0),
      up_adc_pn_oos_s_2 => \i_rx_channel_0/up_adc_pn_oos_s\,
      up_adc_pn_oos_s_4 => \i_rx_channel_1/up_adc_pn_oos_s\,
      \up_adc_pnseq_sel_reg[3]\(3 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_adc_start_code_reg[0]\(0) => \i_up_adc_common/up_adc_start_code0\,
      \up_adc_start_code_reg[31]\(31 downto 0) => \i_up_adc_common/up_adc_start_code\(31 downto 0),
      up_adc_sync0 => \i_up_adc_common/up_adc_sync0\,
      up_adc_sync_reg => i_up_axi_n_170,
      up_cntrl_xfer_done_s => \i_up_adc_common/up_cntrl_xfer_done_s\,
      \up_d_count_reg[31]\(31 downto 0) => \i_up_adc_common/up_d_count\(31 downto 0),
      \up_data_status_int_reg[0]\ => i_rx_n_185,
      \up_data_status_int_reg[1]\ => i_rx_n_186,
      \up_dld_int_reg[6]\(6 downto 0) => up_adc_dld_s(6 downto 0),
      \up_dld_int_reg[6]_0\(6) => i_up_axi_n_97,
      \up_dld_int_reg[6]_0\(5) => i_up_axi_n_98,
      \up_dld_int_reg[6]_0\(4) => i_up_axi_n_99,
      \up_dld_int_reg[6]_0\(3) => i_up_axi_n_100,
      \up_dld_int_reg[6]_0\(2) => i_up_axi_n_101,
      \up_dld_int_reg[6]_0\(1) => i_up_axi_n_102,
      \up_dld_int_reg[6]_0\(0) => i_up_axi_n_103,
      up_dlocked => \i_delay_cntrl/up_dlocked\,
      up_dlocked_m2 => \i_delay_cntrl/up_dlocked_m2\,
      up_dlocked_m2_reg => i_rx_n_103,
      up_dlocked_m3 => \i_delay_cntrl/up_dlocked_m3\,
      \up_dwdata_int_reg[34]\(34 downto 0) => up_adc_dwdata_s(34 downto 0),
      up_mmcm_resetn_reg => i_up_axi_n_172,
      up_pps_irq_mask_reg => i_rx_n_94,
      up_pps_irq_mask_reg_0 => i_up_axi_n_171,
      up_rack => up_rack_tx_s,
      up_rack0 => up_rack0,
      \up_rdata_int_reg[0]_0\(0) => i_up_axi_n_53,
      \up_rdata_int_reg[19]_0\(12 downto 9) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_rdata_int_reg[19]_0\(8 downto 7) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_rdata_int_reg[19]_0\(6 downto 0) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(6 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(24),
      \up_rdata_int_reg[24]_0\(12 downto 9) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_rdata_int_reg[24]_0\(8 downto 7) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_rdata_int_reg[24]_0\(6 downto 0) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(6 downto 0),
      \up_rdata_int_reg[24]_1\(0) => i_up_axi_n_55,
      \up_rdata_int_reg[31]_0\(31) => i_rx_n_293,
      \up_rdata_int_reg[31]_0\(30) => i_rx_n_294,
      \up_rdata_int_reg[31]_0\(29) => i_rx_n_295,
      \up_rdata_int_reg[31]_0\(28) => i_rx_n_296,
      \up_rdata_int_reg[31]_0\(27) => i_rx_n_297,
      \up_rdata_int_reg[31]_0\(26) => i_rx_n_298,
      \up_rdata_int_reg[31]_0\(25) => i_rx_n_299,
      \up_rdata_int_reg[31]_0\(24) => i_rx_n_300,
      \up_rdata_int_reg[31]_0\(23) => i_rx_n_301,
      \up_rdata_int_reg[31]_0\(22) => i_rx_n_302,
      \up_rdata_int_reg[31]_0\(21) => i_rx_n_303,
      \up_rdata_int_reg[31]_0\(20) => i_rx_n_304,
      \up_rdata_int_reg[31]_0\(19) => i_rx_n_305,
      \up_rdata_int_reg[31]_0\(18) => i_rx_n_306,
      \up_rdata_int_reg[31]_0\(17) => i_rx_n_307,
      \up_rdata_int_reg[31]_0\(16) => i_rx_n_308,
      \up_rdata_int_reg[31]_0\(15) => i_rx_n_309,
      \up_rdata_int_reg[31]_0\(14) => i_rx_n_310,
      \up_rdata_int_reg[31]_0\(13) => i_rx_n_311,
      \up_rdata_int_reg[31]_0\(12) => i_rx_n_312,
      \up_rdata_int_reg[31]_0\(11) => i_rx_n_313,
      \up_rdata_int_reg[31]_0\(10) => i_rx_n_314,
      \up_rdata_int_reg[31]_0\(9) => i_rx_n_315,
      \up_rdata_int_reg[31]_0\(8) => i_rx_n_316,
      \up_rdata_int_reg[31]_0\(7) => i_rx_n_317,
      \up_rdata_int_reg[31]_0\(6) => i_rx_n_318,
      \up_rdata_int_reg[31]_0\(5) => i_rx_n_319,
      \up_rdata_int_reg[31]_0\(4) => i_rx_n_320,
      \up_rdata_int_reg[31]_0\(3) => i_rx_n_321,
      \up_rdata_int_reg[31]_0\(2) => i_rx_n_322,
      \up_rdata_int_reg[31]_0\(1) => i_rx_n_323,
      \up_rdata_int_reg[31]_0\(0) => i_rx_n_324,
      \up_rdata_int_reg[31]_1\(31 downto 0) => \i_up_adc_common/up_rdata_int\(31 downto 0),
      \up_rdata_int_reg[31]_2\ => i_up_axi_n_50,
      \up_rdata_int_reg[4]_0\(4) => i_up_axi_n_45,
      \up_rdata_int_reg[4]_0\(3) => i_up_axi_n_46,
      \up_rdata_int_reg[4]_0\(2) => i_up_axi_n_47,
      \up_rdata_int_reg[4]_0\(1) => i_up_axi_n_48,
      \up_rdata_int_reg[4]_0\(0) => i_up_axi_n_49,
      \up_rdata_reg[31]\(31 downto 0) => up_rdata_tx_s(31 downto 0),
      up_resetn_reg => i_up_axi_n_174,
      up_rreq_s => \i_rx_channel_0/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_11 => \i_delay_cntrl/up_rreq_s\,
      up_rreq_s_8 => \i_rx_channel_1/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_9 => \i_up_adc_common/up_rreq_s\,
      \up_scratch_reg[0]\(0) => \i_up_adc_common/up_scratch0\,
      \up_scratch_reg[31]\(31 downto 0) => \i_up_adc_common/up_scratch\(31 downto 0),
      \up_scratch_reg[31]_0\(31 downto 0) => up_wdata_s(31 downto 0),
      up_status_ovf_reg => i_up_axi_n_5,
      up_status_pn_err => up_status_pn_err,
      up_status_pn_oos => up_status_pn_oos,
      up_timer_reg(31 downto 0) => \i_up_adc_common/up_timer_reg\(31 downto 0),
      \up_timer_reg[11]\(3) => i_up_axi_n_146,
      \up_timer_reg[11]\(2) => i_up_axi_n_147,
      \up_timer_reg[11]\(1) => i_up_axi_n_148,
      \up_timer_reg[11]\(0) => i_up_axi_n_149,
      \up_timer_reg[15]\(3) => i_up_axi_n_150,
      \up_timer_reg[15]\(2) => i_up_axi_n_151,
      \up_timer_reg[15]\(1) => i_up_axi_n_152,
      \up_timer_reg[15]\(0) => i_up_axi_n_153,
      \up_timer_reg[19]\(3) => i_up_axi_n_154,
      \up_timer_reg[19]\(2) => i_up_axi_n_155,
      \up_timer_reg[19]\(1) => i_up_axi_n_156,
      \up_timer_reg[19]\(0) => i_up_axi_n_157,
      \up_timer_reg[23]\(3) => i_up_axi_n_158,
      \up_timer_reg[23]\(2) => i_up_axi_n_159,
      \up_timer_reg[23]\(1) => i_up_axi_n_160,
      \up_timer_reg[23]\(0) => i_up_axi_n_161,
      \up_timer_reg[27]\(3) => i_up_axi_n_162,
      \up_timer_reg[27]\(2) => i_up_axi_n_163,
      \up_timer_reg[27]\(1) => i_up_axi_n_164,
      \up_timer_reg[27]\(0) => i_up_axi_n_165,
      \up_timer_reg[31]\(3) => i_up_axi_n_166,
      \up_timer_reg[31]\(2) => i_up_axi_n_167,
      \up_timer_reg[31]\(1) => i_up_axi_n_168,
      \up_timer_reg[31]\(0) => i_up_axi_n_169,
      \up_timer_reg[7]\(3) => i_up_axi_n_142,
      \up_timer_reg[7]\(2) => i_up_axi_n_143,
      \up_timer_reg[7]\(1) => i_up_axi_n_144,
      \up_timer_reg[7]\(0) => i_up_axi_n_145,
      up_timer_reg_0_sp_1 => i_up_axi_n_107,
      up_wack => up_wack_tx_s,
      up_wack0 => up_wack0,
      up_wreq_s => \i_up_adc_common/up_wreq_s\,
      up_wreq_s_10 => \i_delay_cntrl/up_wreq_s\
    );
i_tx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx
     port map (
      D(16) => i_tx_n_6,
      D(15) => \i_up_dac_common/up_data_cntrl\(21),
      D(14) => \i_up_dac_common/up_data_cntrl\(17),
      D(13 downto 3) => \i_up_dac_common/up_data_cntrl\(15 downto 5),
      D(2 downto 0) => \i_up_dac_common/up_data_cntrl\(3 downto 1),
      E(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20\,
      O(3) => i_up_axi_n_294,
      O(2) => i_up_axi_n_295,
      O(1) => i_up_axi_n_296,
      O(0) => i_up_axi_n_297,
      Q(31 downto 0) => up_wdata_s(31 downto 0),
      adc_valid_s => adc_valid_s,
      clear => \i_tx_channel_3/clear\,
      clk => clk,
      \d_data_cntrl_int_reg[21]\(1) => p_0_out(1),
      \d_data_cntrl_int_reg[21]\(0) => dac_clksel_s,
      dac_data_i0(11 downto 0) => dac_data_i0(15 downto 4),
      dac_data_i1(11 downto 0) => dac_data_i1(15 downto 4),
      \dac_data_int_reg[11]\(23 downto 0) => dac_data_s(23 downto 0),
      \dac_data_out_int_reg[11]\(47 downto 0) => adc_data_s(47 downto 0),
      dac_data_q0(11 downto 0) => dac_data_q0(15 downto 4),
      dac_data_q1(11 downto 0) => dac_data_q1(15 downto 4),
      dac_dunf => dac_dunf,
      dac_enable_i0 => dac_enable_i0,
      dac_enable_q0 => dac_enable_q0,
      dac_r1_mode => \^dac_r1_mode\,
      dac_sync_out => dac_sync_out,
      dac_valid_i0_s => dac_valid_i0_s,
      dac_valid_i1_s => dac_valid_i1_s,
      dac_valid_s => dac_valid_s,
      data1(2 downto 0) => \i_up_dac_common/data1\(2 downto 0),
      p_6_in(1 downto 0) => \i_tx_channel_0/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_1(1 downto 0) => \i_tx_channel_1/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_2(1 downto 0) => \i_tx_channel_2/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_3(1 downto 0) => \i_tx_channel_3/i_up_dac_channel/p_6_in\(1 downto 0),
      p_7_in => \i_tx_channel_0/i_up_dac_channel/p_7_in\,
      p_7_in_4 => \i_tx_channel_1/i_up_dac_channel/p_7_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_d_count_reg[0]\ => i_tx_n_174,
      \up_d_count_reg[31]\(30 downto 0) => \i_up_dac_common/up_d_count\(31 downto 1),
      up_dac_clk_enb_reg => i_up_axi_n_335,
      up_dac_clksel_reg => i_up_axi_n_177,
      \up_dac_data_sel_m_reg[3]\(1) => i_tx_n_208,
      \up_dac_data_sel_m_reg[3]\(0) => i_tx_n_209,
      \up_dac_data_sel_m_reg[3]_0\(1) => i_tx_n_234,
      \up_dac_data_sel_m_reg[3]_0\(0) => i_tx_n_235,
      \up_dac_data_sel_reg[3]\(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0\,
      \up_dac_data_sel_reg[3]_0\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0\,
      \up_dac_data_sel_reg[3]_1\(0) => \i_tx_channel_2/i_up_dac_channel/up_dac_data_sel0\,
      \up_dac_data_sel_reg[3]_2\(0) => \i_tx_channel_3/i_up_dac_channel/up_dac_data_sel0\,
      \up_dac_datarate_reg[0]\(0) => \i_up_dac_common/up_dac_datarate0\,
      up_dac_frame_reg => i_tx_n_23,
      up_dac_frame_reg_0 => i_up_axi_n_176,
      up_dac_gpio_out(31 downto 0) => \^up_dac_gpio_out\(31 downto 0),
      \up_dac_gpio_out_int_reg[0]\(0) => \i_up_dac_common/up_dac_gpio_out_int0\,
      up_dac_iq_mode(1 downto 0) => \i_tx_channel_0/up_dac_iq_mode\(1 downto 0),
      up_dac_iq_mode_0(1 downto 0) => \i_tx_channel_1/up_dac_iq_mode\(1 downto 0),
      \up_dac_iq_mode_reg[0]\ => i_up_axi_n_342,
      \up_dac_iq_mode_reg[0]_0\ => i_up_axi_n_344,
      \up_dac_iq_mode_reg[1]\ => i_up_axi_n_341,
      \up_dac_iq_mode_reg[1]_0\ => i_up_axi_n_343,
      up_dac_lb_enb_reg => i_up_axi_n_332,
      up_dac_lb_enb_reg_0 => i_up_axi_n_330,
      up_dac_lb_enb_reg_1 => i_up_axi_n_328,
      up_dac_lb_enb_reg_2 => i_up_axi_n_326,
      up_dac_par_type0 => \i_up_dac_common/up_dac_par_type0\,
      up_dac_par_type_reg(1 downto 0) => \i_up_dac_common/up_data_cntrl\(19 downto 18),
      \up_dac_pat_data_1_reg[0]\ => i_tx_n_109,
      \up_dac_pat_data_1_reg[0]_0\ => i_tx_n_141,
      \up_dac_pat_data_1_reg[1]\ => i_tx_n_78,
      \up_dac_pat_data_1_reg[1]_0\ => i_tx_n_110,
      \up_dac_pat_data_2_reg[15]\(29 downto 0) => \i_tx_channel_0/data2\(31 downto 2),
      \up_dac_pat_data_2_reg[15]_0\(29 downto 0) => \i_tx_channel_1/data2\(31 downto 2),
      \up_dac_pat_data_2_reg[15]_1\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20\,
      \up_dac_pat_data_2_reg[15]_2\(0) => \i_tx_channel_2/i_up_dac_channel/up_dac_pat_data_20\,
      \up_dac_pat_data_2_reg[15]_3\(0) => \i_tx_channel_3/i_up_dac_channel/up_dac_pat_data_20\,
      up_dac_pn_enb_reg => i_up_axi_n_333,
      up_dac_pn_enb_reg_0 => i_up_axi_n_331,
      up_dac_pn_enb_reg_1 => i_up_axi_n_329,
      up_dac_pn_enb_reg_2 => i_up_axi_n_327,
      up_dac_sync_reg => i_up_axi_n_175,
      \up_data_status_int_reg[0]\ => i_tx_n_237,
      up_mmcm_resetn_reg => i_tx_n_142,
      up_mmcm_resetn_reg_0 => i_up_axi_n_334,
      up_rack => up_rack_tx_s,
      \up_rdata_int_reg[1]_0\(5) => up_raddr_s(6),
      \up_rdata_int_reg[1]_0\(4 downto 0) => up_raddr_s(4 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => up_rdata_tx_s(31 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \i_tx_channel_0/p_0_in\(31 downto 0),
      \up_rdata_int_reg[31]_2\(31 downto 0) => \i_tx_channel_1/p_0_in\(31 downto 0),
      \up_rdata_int_reg[31]_3\(31) => i_up_axi_n_261,
      \up_rdata_int_reg[31]_3\(30) => i_up_axi_n_262,
      \up_rdata_int_reg[31]_3\(29) => i_up_axi_n_263,
      \up_rdata_int_reg[31]_3\(28) => i_up_axi_n_264,
      \up_rdata_int_reg[31]_3\(27) => i_up_axi_n_265,
      \up_rdata_int_reg[31]_3\(26) => i_up_axi_n_266,
      \up_rdata_int_reg[31]_3\(25) => i_up_axi_n_267,
      \up_rdata_int_reg[31]_3\(24) => i_up_axi_n_268,
      \up_rdata_int_reg[31]_3\(23) => i_up_axi_n_269,
      \up_rdata_int_reg[31]_3\(22) => i_up_axi_n_270,
      \up_rdata_int_reg[31]_3\(21) => i_up_axi_n_271,
      \up_rdata_int_reg[31]_3\(20) => i_up_axi_n_272,
      \up_rdata_int_reg[31]_3\(19) => i_up_axi_n_273,
      \up_rdata_int_reg[31]_3\(18) => i_up_axi_n_274,
      \up_rdata_int_reg[31]_3\(17) => i_up_axi_n_275,
      \up_rdata_int_reg[31]_3\(16) => i_up_axi_n_276,
      \up_rdata_int_reg[31]_3\(15) => i_up_axi_n_277,
      \up_rdata_int_reg[31]_3\(14) => i_up_axi_n_278,
      \up_rdata_int_reg[31]_3\(13) => i_up_axi_n_279,
      \up_rdata_int_reg[31]_3\(12) => i_up_axi_n_280,
      \up_rdata_int_reg[31]_3\(11) => i_up_axi_n_281,
      \up_rdata_int_reg[31]_3\(10) => i_up_axi_n_282,
      \up_rdata_int_reg[31]_3\(9) => i_up_axi_n_283,
      \up_rdata_int_reg[31]_3\(8) => i_up_axi_n_284,
      \up_rdata_int_reg[31]_3\(7) => i_up_axi_n_285,
      \up_rdata_int_reg[31]_3\(6) => i_up_axi_n_286,
      \up_rdata_int_reg[31]_3\(5) => i_up_axi_n_287,
      \up_rdata_int_reg[31]_3\(4) => i_up_axi_n_288,
      \up_rdata_int_reg[31]_3\(3) => i_up_axi_n_289,
      \up_rdata_int_reg[31]_3\(2) => i_up_axi_n_290,
      \up_rdata_int_reg[31]_3\(1) => i_up_axi_n_291,
      \up_rdata_int_reg[31]_3\(0) => i_up_axi_n_292,
      up_resetn_reg => i_up_axi_n_336,
      up_rreq_s => \i_tx_channel_0/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_5 => \i_tx_channel_1/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_6 => \i_up_dac_common/up_rreq_s\,
      \up_scratch_reg[0]\ => i_tx_n_173,
      \up_scratch_reg[0]_0\(0) => \i_up_dac_common/up_scratch0\,
      \up_scratch_reg[16]\ => i_tx_n_171,
      \up_scratch_reg[19]\ => i_tx_n_170,
      \up_scratch_reg[31]\(26 downto 15) => \i_up_dac_common/up_scratch\(31 downto 20),
      \up_scratch_reg[31]\(14 downto 13) => \i_up_dac_common/up_scratch\(18 downto 17),
      \up_scratch_reg[31]\(12 downto 2) => \i_up_dac_common/up_scratch\(15 downto 5),
      \up_scratch_reg[31]\(1 downto 0) => \i_up_dac_common/up_scratch\(3 downto 2),
      \up_scratch_reg[4]\ => i_tx_n_172,
      up_status_unf => \i_up_dac_common/up_status_unf\,
      up_status_unf_reg => i_up_axi_n_178,
      up_timer_reg(31 downto 0) => \i_up_dac_common/up_timer_reg\(31 downto 0),
      \up_timer_reg[11]\(3) => i_up_axi_n_302,
      \up_timer_reg[11]\(2) => i_up_axi_n_303,
      \up_timer_reg[11]\(1) => i_up_axi_n_304,
      \up_timer_reg[11]\(0) => i_up_axi_n_305,
      \up_timer_reg[15]\(3) => i_up_axi_n_306,
      \up_timer_reg[15]\(2) => i_up_axi_n_307,
      \up_timer_reg[15]\(1) => i_up_axi_n_308,
      \up_timer_reg[15]\(0) => i_up_axi_n_309,
      \up_timer_reg[19]\(3) => i_up_axi_n_310,
      \up_timer_reg[19]\(2) => i_up_axi_n_311,
      \up_timer_reg[19]\(1) => i_up_axi_n_312,
      \up_timer_reg[19]\(0) => i_up_axi_n_313,
      \up_timer_reg[23]\(3) => i_up_axi_n_314,
      \up_timer_reg[23]\(2) => i_up_axi_n_315,
      \up_timer_reg[23]\(1) => i_up_axi_n_316,
      \up_timer_reg[23]\(0) => i_up_axi_n_317,
      \up_timer_reg[27]\(3) => i_up_axi_n_318,
      \up_timer_reg[27]\(2) => i_up_axi_n_319,
      \up_timer_reg[27]\(1) => i_up_axi_n_320,
      \up_timer_reg[27]\(0) => i_up_axi_n_321,
      \up_timer_reg[31]\(3) => i_up_axi_n_322,
      \up_timer_reg[31]\(2) => i_up_axi_n_323,
      \up_timer_reg[31]\(1) => i_up_axi_n_324,
      \up_timer_reg[31]\(0) => i_up_axi_n_325,
      \up_timer_reg[7]\(3) => i_up_axi_n_298,
      \up_timer_reg[7]\(2) => i_up_axi_n_299,
      \up_timer_reg[7]\(1) => i_up_axi_n_300,
      \up_timer_reg[7]\(0) => i_up_axi_n_301,
      up_timer_reg_0_sp_1 => i_up_axi_n_193,
      up_wack => up_wack_tx_s,
      up_wreq_s => \i_up_dac_common/up_wreq_s\,
      up_xfer_done_s => \i_up_dac_common/up_xfer_done_s\
    );
i_up_axi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi
     port map (
      D(3) => \i_rx_channel_0/up_adc_dfmt_se\,
      D(2) => \i_rx_channel_0/up_adc_dfmt_type\,
      D(1) => \i_rx_channel_0/up_adc_dfmt_enable\,
      D(0) => \i_rx_channel_0/up_adc_enable\,
      E(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20\,
      O(3) => i_up_axi_n_138,
      O(2) => i_up_axi_n_139,
      O(1) => i_up_axi_n_140,
      O(0) => i_up_axi_n_141,
      Q(31 downto 0) => up_wdata_s(31 downto 0),
      SR(0) => i_up_axi_n_54,
      clear => \i_tx_channel_3/clear\,
      data1(2 downto 0) => \i_up_dac_common/data1\(2 downto 0),
      data2(2 downto 0) => \i_up_adc_common/data2\(2 downto 0),
      data3(3) => \i_up_adc_common/data3\(4),
      data3(2 downto 0) => \i_up_adc_common/data3\(2 downto 0),
      p_0_in(1 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_0_in\(1 downto 0),
      p_0_in_12(1 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_0_in\(1 downto 0),
      p_4_in(0) => \i_up_adc_common/p_4_in\(2),
      p_6_in(1 downto 0) => \i_tx_channel_3/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_16(1 downto 0) => \i_tx_channel_2/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_17(1 downto 0) => \i_tx_channel_1/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_18(1 downto 0) => \i_tx_channel_0/i_up_dac_channel/p_6_in\(1 downto 0),
      p_7_in => \i_tx_channel_1/i_up_dac_channel/p_7_in\,
      p_7_in_11(0) => \i_up_adc_common/p_7_in\(3),
      p_7_in_6 => \i_tx_channel_0/i_up_dac_channel/p_7_in\,
      p_8_in => \i_rx_channel_1/i_up_adc_channel/p_8_in\,
      p_8_in_4 => \i_rx_channel_0/i_up_adc_channel/p_8_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(4) => i_up_axi_n_45,
      s_axi_aclk_0(3) => i_up_axi_n_46,
      s_axi_aclk_0(2) => i_up_axi_n_47,
      s_axi_aclk_0(1) => i_up_axi_n_48,
      s_axi_aclk_0(0) => i_up_axi_n_49,
      s_axi_araddr(13 downto 0) => s_axi_araddr(15 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_up_axi_n_50,
      s_axi_aresetn_1(0) => i_up_axi_n_55,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(13 downto 0) => s_axi_awaddr(15 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_adc_dfmt_se0 => \i_rx_channel_0/i_up_adc_channel/up_adc_dfmt_se0\,
      up_adc_dfmt_se0_5 => \i_rx_channel_1/i_up_adc_channel/up_adc_dfmt_se0\,
      up_adc_gpio_in(31 downto 0) => up_adc_gpio_in(31 downto 0),
      up_adc_gpio_out(31 downto 0) => \^up_adc_gpio_out\(31 downto 0),
      up_adc_lb_enb => \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_lb_enb_13 => \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_pn_err_s(1 downto 0) => up_adc_pn_err_s(1 downto 0),
      up_adc_pn_err_s_20 => \i_rx_channel_0/up_adc_pn_err_s\,
      up_adc_pn_err_s_22 => \i_rx_channel_1/up_adc_pn_err_s\,
      up_adc_pn_oos_s(1 downto 0) => up_adc_pn_oos_s(1 downto 0),
      up_adc_pn_oos_s_19 => \i_rx_channel_0/up_adc_pn_oos_s\,
      up_adc_pn_oos_s_21 => \i_rx_channel_1/up_adc_pn_oos_s\,
      \up_adc_start_code_reg[31]\(31 downto 0) => \i_up_adc_common/up_rdata_int\(31 downto 0),
      up_adc_sync0 => \i_up_adc_common/up_adc_sync0\,
      up_axi_rvalid_int_reg_0 => s_axi_rvalid,
      up_cntrl_xfer_done_s => \i_up_adc_common/up_cntrl_xfer_done_s\,
      up_dac_frame_reg => i_tx_n_23,
      up_dac_gpio_in(31 downto 0) => up_dac_gpio_in(31 downto 0),
      up_dac_gpio_out(31 downto 0) => \^up_dac_gpio_out\(31 downto 0),
      up_dac_iq_mode(1 downto 0) => \i_tx_channel_1/up_dac_iq_mode\(1 downto 0),
      up_dac_iq_mode_15(1 downto 0) => \i_tx_channel_0/up_dac_iq_mode\(1 downto 0),
      up_dac_par_type0 => \i_up_dac_common/up_dac_par_type0\,
      \up_dac_pat_data_2_reg[15]\(31 downto 0) => \i_tx_channel_0/p_0_in\(31 downto 0),
      up_dac_sync_reg(16) => i_tx_n_6,
      up_dac_sync_reg(15) => \i_up_dac_common/up_data_cntrl\(21),
      up_dac_sync_reg(14) => \i_up_dac_common/up_data_cntrl\(17),
      up_dac_sync_reg(13 downto 3) => \i_up_dac_common/up_data_cntrl\(15 downto 5),
      up_dac_sync_reg(2 downto 0) => \i_up_dac_common/up_data_cntrl\(3 downto 1),
      \up_dld_int_reg[6]\ => i_rx_n_103,
      up_dlocked => \i_delay_cntrl/up_dlocked\,
      up_dlocked_m2 => \i_delay_cntrl/up_dlocked_m2\,
      up_dlocked_m3 => \i_delay_cntrl/up_dlocked_m3\,
      up_pps_irq_mask_reg => i_rx_n_94,
      up_rack => up_rack,
      \up_raddr_int_reg[1]_0\(31 downto 0) => \i_tx_channel_1/p_0_in\(31 downto 0),
      \up_raddr_int_reg[2]_0\(12 downto 9) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_raddr_int_reg[2]_0\(8 downto 7) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_raddr_int_reg[2]_0\(6 downto 0) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(6 downto 0),
      \up_raddr_int_reg[3]_0\(13) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(24),
      \up_raddr_int_reg[3]_0\(12 downto 9) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_raddr_int_reg[3]_0\(8 downto 7) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_raddr_int_reg[3]_0\(6 downto 0) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(6 downto 0),
      \up_raddr_int_reg[6]_0\(5) => up_raddr_s(6),
      \up_raddr_int_reg[6]_0\(4 downto 0) => up_raddr_s(4 downto 0),
      \up_raddr_int_reg[7]_0\ => i_up_axi_n_51,
      \up_raddr_int_reg[7]_1\ => i_up_axi_n_52,
      \up_raddr_int_reg[9]_0\(0) => i_up_axi_n_53,
      \up_rdata_d_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_int[7]_i_2__0_0\(1 downto 0) => \i_up_dac_common/up_data_cntrl\(19 downto 18),
      \up_rdata_int_reg[0]\ => i_dev_if_n_52,
      \up_rdata_int_reg[0]_0\ => i_rx_n_186,
      \up_rdata_int_reg[0]_1\ => i_tx_n_141,
      \up_rdata_int_reg[0]_2\ => i_tx_n_109,
      \up_rdata_int_reg[0]_3\ => i_tx_n_173,
      \up_rdata_int_reg[0]_4\ => i_tx_n_174,
      \up_rdata_int_reg[16]\ => i_tx_n_171,
      \up_rdata_int_reg[19]\(3 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_rdata_int_reg[19]_0\(3 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_rdata_int_reg[19]_1\ => i_tx_n_170,
      \up_rdata_int_reg[1]\ => i_dev_if_n_78,
      \up_rdata_int_reg[1]_0\ => i_tx_n_110,
      \up_rdata_int_reg[1]_1\ => i_tx_n_78,
      \up_rdata_int_reg[1]_2\ => i_tx_n_142,
      \up_rdata_int_reg[2]\ => i_dev_if_n_79,
      \up_rdata_int_reg[31]\(31 downto 0) => \i_up_adc_common/up_scratch\(31 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \i_up_adc_common/up_d_count\(31 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \i_up_adc_common/up_adc_start_code\(31 downto 0),
      \up_rdata_int_reg[31]_2\(29 downto 0) => \i_tx_channel_1/data2\(31 downto 2),
      \up_rdata_int_reg[31]_3\(29 downto 0) => \i_tx_channel_0/data2\(31 downto 2),
      \up_rdata_int_reg[31]_4\(30 downto 0) => \i_up_dac_common/up_d_count\(31 downto 1),
      \up_rdata_int_reg[31]_5\(26 downto 15) => \i_up_dac_common/up_scratch\(31 downto 20),
      \up_rdata_int_reg[31]_5\(14 downto 13) => \i_up_dac_common/up_scratch\(18 downto 17),
      \up_rdata_int_reg[31]_5\(12 downto 2) => \i_up_dac_common/up_scratch\(15 downto 5),
      \up_rdata_int_reg[31]_5\(1 downto 0) => \i_up_dac_common/up_scratch\(3 downto 2),
      \up_rdata_int_reg[3]\ => i_dev_if_n_80,
      \up_rdata_int_reg[3]_0\(3 downto 0) => \i_rx_channel_0/data3\(3 downto 0),
      \up_rdata_int_reg[3]_1\(3 downto 0) => \i_rx_channel_1/data3\(3 downto 0),
      \up_rdata_int_reg[3]_2\(1) => i_tx_n_234,
      \up_rdata_int_reg[3]_2\(0) => i_tx_n_235,
      \up_rdata_int_reg[3]_3\(1) => i_tx_n_208,
      \up_rdata_int_reg[3]_3\(0) => i_tx_n_209,
      \up_rdata_int_reg[4]\(24 downto 20) => up_adc_drdata_s(34 downto 30),
      \up_rdata_int_reg[4]\(19 downto 15) => up_adc_drdata_s(24 downto 20),
      \up_rdata_int_reg[4]\(14 downto 0) => up_adc_drdata_s(14 downto 0),
      \up_rdata_int_reg[4]_0\ => i_dev_if_n_81,
      \up_rdata_int_reg[4]_1\ => i_tx_n_172,
      \up_rdata_int_reg[6]\(3) => \i_rx_channel_1/up_adc_dfmt_se\,
      \up_rdata_int_reg[6]\(2) => \i_rx_channel_1/up_adc_dfmt_type\,
      \up_rdata_int_reg[6]\(1) => \i_rx_channel_1/up_adc_dfmt_enable\,
      \up_rdata_int_reg[6]\(0) => \i_rx_channel_1/up_adc_enable\,
      up_rreq_s => \i_delay_cntrl/up_rreq_s\,
      up_rreq_s_0 => \i_up_adc_common/up_rreq_s\,
      up_rreq_s_1 => \i_rx_channel_1/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_10 => \i_up_dac_common/up_rreq_s\,
      up_rreq_s_2 => \i_rx_channel_0/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_8 => \i_tx_channel_1/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_9 => \i_tx_channel_0/i_up_dac_channel/up_rreq_s\,
      up_status_ovf_reg => i_rx_n_185,
      up_status_pn_err => up_status_pn_err,
      up_status_pn_oos => up_status_pn_oos,
      up_status_unf => \i_up_dac_common/up_status_unf\,
      up_status_unf_reg => i_tx_n_237,
      up_timer_reg(31 downto 0) => \i_up_adc_common/up_timer_reg\(31 downto 0),
      \up_timer_reg[31]\(31) => i_up_axi_n_261,
      \up_timer_reg[31]\(30) => i_up_axi_n_262,
      \up_timer_reg[31]\(29) => i_up_axi_n_263,
      \up_timer_reg[31]\(28) => i_up_axi_n_264,
      \up_timer_reg[31]\(27) => i_up_axi_n_265,
      \up_timer_reg[31]\(26) => i_up_axi_n_266,
      \up_timer_reg[31]\(25) => i_up_axi_n_267,
      \up_timer_reg[31]\(24) => i_up_axi_n_268,
      \up_timer_reg[31]\(23) => i_up_axi_n_269,
      \up_timer_reg[31]\(22) => i_up_axi_n_270,
      \up_timer_reg[31]\(21) => i_up_axi_n_271,
      \up_timer_reg[31]\(20) => i_up_axi_n_272,
      \up_timer_reg[31]\(19) => i_up_axi_n_273,
      \up_timer_reg[31]\(18) => i_up_axi_n_274,
      \up_timer_reg[31]\(17) => i_up_axi_n_275,
      \up_timer_reg[31]\(16) => i_up_axi_n_276,
      \up_timer_reg[31]\(15) => i_up_axi_n_277,
      \up_timer_reg[31]\(14) => i_up_axi_n_278,
      \up_timer_reg[31]\(13) => i_up_axi_n_279,
      \up_timer_reg[31]\(12) => i_up_axi_n_280,
      \up_timer_reg[31]\(11) => i_up_axi_n_281,
      \up_timer_reg[31]\(10) => i_up_axi_n_282,
      \up_timer_reg[31]\(9) => i_up_axi_n_283,
      \up_timer_reg[31]\(8) => i_up_axi_n_284,
      \up_timer_reg[31]\(7) => i_up_axi_n_285,
      \up_timer_reg[31]\(6) => i_up_axi_n_286,
      \up_timer_reg[31]\(5) => i_up_axi_n_287,
      \up_timer_reg[31]\(4) => i_up_axi_n_288,
      \up_timer_reg[31]\(3) => i_up_axi_n_289,
      \up_timer_reg[31]\(2) => i_up_axi_n_290,
      \up_timer_reg[31]\(1) => i_up_axi_n_291,
      \up_timer_reg[31]\(0) => i_up_axi_n_292,
      up_timer_reg_14(31 downto 0) => \i_up_dac_common/up_timer_reg\(31 downto 0),
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0\,
      \up_waddr_int_reg[0]_1\(0) => \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0\,
      \up_waddr_int_reg[1]_0\(0) => \i_tx_channel_3/i_up_dac_channel/up_dac_pat_data_20\,
      \up_waddr_int_reg[1]_1\(0) => \i_tx_channel_2/i_up_dac_channel/up_dac_pat_data_20\,
      \up_waddr_int_reg[1]_2\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20\,
      \up_waddr_int_reg[1]_3\(0) => \i_up_dac_common/up_dac_datarate0\,
      \up_waddr_int_reg[2]_0\(0) => \i_up_adc_common/up_adc_gpio_out_int0\,
      \up_waddr_int_reg[3]_0\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0\,
      \up_waddr_int_reg[3]_1\(0) => \i_tx_channel_3/i_up_dac_channel/up_dac_data_sel0\,
      \up_waddr_int_reg[3]_2\(0) => \i_tx_channel_2/i_up_dac_channel/up_dac_data_sel0\,
      \up_waddr_int_reg[3]_3\(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0\,
      \up_waddr_int_reg[3]_4\ => i_up_axi_n_193,
      \up_waddr_int_reg[3]_5\(0) => \i_up_dac_common/up_dac_gpio_out_int0\,
      \up_waddr_int_reg[4]_0\(0) => \i_up_adc_common/up_adc_start_code0\,
      \up_waddr_int_reg[4]_1\(0) => \i_up_dac_common/up_scratch0\,
      \up_waddr_int_reg[6]_0\ => i_up_axi_n_107,
      \up_waddr_int_reg[6]_1\(3) => i_up_axi_n_142,
      \up_waddr_int_reg[6]_1\(2) => i_up_axi_n_143,
      \up_waddr_int_reg[6]_1\(1) => i_up_axi_n_144,
      \up_waddr_int_reg[6]_1\(0) => i_up_axi_n_145,
      \up_waddr_int_reg[6]_2\(3) => i_up_axi_n_146,
      \up_waddr_int_reg[6]_2\(2) => i_up_axi_n_147,
      \up_waddr_int_reg[6]_2\(1) => i_up_axi_n_148,
      \up_waddr_int_reg[6]_2\(0) => i_up_axi_n_149,
      \up_waddr_int_reg[6]_3\(3) => i_up_axi_n_150,
      \up_waddr_int_reg[6]_3\(2) => i_up_axi_n_151,
      \up_waddr_int_reg[6]_3\(1) => i_up_axi_n_152,
      \up_waddr_int_reg[6]_3\(0) => i_up_axi_n_153,
      \up_waddr_int_reg[6]_4\(3) => i_up_axi_n_154,
      \up_waddr_int_reg[6]_4\(2) => i_up_axi_n_155,
      \up_waddr_int_reg[6]_4\(1) => i_up_axi_n_156,
      \up_waddr_int_reg[6]_4\(0) => i_up_axi_n_157,
      \up_waddr_int_reg[6]_5\(3) => i_up_axi_n_158,
      \up_waddr_int_reg[6]_5\(2) => i_up_axi_n_159,
      \up_waddr_int_reg[6]_5\(1) => i_up_axi_n_160,
      \up_waddr_int_reg[6]_5\(0) => i_up_axi_n_161,
      \up_waddr_int_reg[6]_6\(3) => i_up_axi_n_162,
      \up_waddr_int_reg[6]_6\(2) => i_up_axi_n_163,
      \up_waddr_int_reg[6]_6\(1) => i_up_axi_n_164,
      \up_waddr_int_reg[6]_6\(0) => i_up_axi_n_165,
      \up_waddr_int_reg[6]_7\(3) => i_up_axi_n_166,
      \up_waddr_int_reg[6]_7\(2) => i_up_axi_n_167,
      \up_waddr_int_reg[6]_7\(1) => i_up_axi_n_168,
      \up_waddr_int_reg[6]_7\(0) => i_up_axi_n_169,
      \up_waddr_int_reg[9]_0\(6) => i_up_axi_n_97,
      \up_waddr_int_reg[9]_0\(5) => i_up_axi_n_98,
      \up_waddr_int_reg[9]_0\(4) => i_up_axi_n_99,
      \up_waddr_int_reg[9]_0\(3) => i_up_axi_n_100,
      \up_waddr_int_reg[9]_0\(2) => i_up_axi_n_101,
      \up_waddr_int_reg[9]_0\(1) => i_up_axi_n_102,
      \up_waddr_int_reg[9]_0\(0) => i_up_axi_n_103,
      \up_waddr_int_reg[9]_1\(0) => \i_up_adc_common/up_scratch0\,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_171,
      \up_wdata_int_reg[0]_1\ => i_up_axi_n_174,
      \up_wdata_int_reg[0]_10\ => i_up_axi_n_336,
      \up_wdata_int_reg[0]_11\ => i_up_axi_n_342,
      \up_wdata_int_reg[0]_12\ => i_up_axi_n_344,
      \up_wdata_int_reg[0]_2\ => i_up_axi_n_175,
      \up_wdata_int_reg[0]_3\ => i_up_axi_n_176,
      \up_wdata_int_reg[0]_4\ => i_up_axi_n_177,
      \up_wdata_int_reg[0]_5\ => i_up_axi_n_178,
      \up_wdata_int_reg[0]_6\ => i_up_axi_n_327,
      \up_wdata_int_reg[0]_7\ => i_up_axi_n_329,
      \up_wdata_int_reg[0]_8\ => i_up_axi_n_331,
      \up_wdata_int_reg[0]_9\ => i_up_axi_n_333,
      \up_wdata_int_reg[11]_0\(3) => i_up_axi_n_302,
      \up_wdata_int_reg[11]_0\(2) => i_up_axi_n_303,
      \up_wdata_int_reg[11]_0\(1) => i_up_axi_n_304,
      \up_wdata_int_reg[11]_0\(0) => i_up_axi_n_305,
      \up_wdata_int_reg[15]_0\(3) => i_up_axi_n_306,
      \up_wdata_int_reg[15]_0\(2) => i_up_axi_n_307,
      \up_wdata_int_reg[15]_0\(1) => i_up_axi_n_308,
      \up_wdata_int_reg[15]_0\(0) => i_up_axi_n_309,
      \up_wdata_int_reg[19]_0\(3) => i_up_axi_n_310,
      \up_wdata_int_reg[19]_0\(2) => i_up_axi_n_311,
      \up_wdata_int_reg[19]_0\(1) => i_up_axi_n_312,
      \up_wdata_int_reg[19]_0\(0) => i_up_axi_n_313,
      \up_wdata_int_reg[1]_0\ => i_up_axi_n_172,
      \up_wdata_int_reg[1]_1\ => i_up_axi_n_326,
      \up_wdata_int_reg[1]_2\ => i_up_axi_n_328,
      \up_wdata_int_reg[1]_3\ => i_up_axi_n_330,
      \up_wdata_int_reg[1]_4\ => i_up_axi_n_332,
      \up_wdata_int_reg[1]_5\ => i_up_axi_n_334,
      \up_wdata_int_reg[1]_6\ => i_up_axi_n_337,
      \up_wdata_int_reg[1]_7\ => i_up_axi_n_339,
      \up_wdata_int_reg[1]_8\ => i_up_axi_n_341,
      \up_wdata_int_reg[1]_9\ => i_up_axi_n_343,
      \up_wdata_int_reg[23]_0\(3) => i_up_axi_n_314,
      \up_wdata_int_reg[23]_0\(2) => i_up_axi_n_315,
      \up_wdata_int_reg[23]_0\(1) => i_up_axi_n_316,
      \up_wdata_int_reg[23]_0\(0) => i_up_axi_n_317,
      \up_wdata_int_reg[27]_0\(3) => i_up_axi_n_318,
      \up_wdata_int_reg[27]_0\(2) => i_up_axi_n_319,
      \up_wdata_int_reg[27]_0\(1) => i_up_axi_n_320,
      \up_wdata_int_reg[27]_0\(0) => i_up_axi_n_321,
      \up_wdata_int_reg[2]_0\ => i_up_axi_n_5,
      \up_wdata_int_reg[2]_1\ => i_up_axi_n_173,
      \up_wdata_int_reg[2]_2\ => i_up_axi_n_335,
      \up_wdata_int_reg[2]_3\ => i_up_axi_n_338,
      \up_wdata_int_reg[2]_4\ => i_up_axi_n_340,
      \up_wdata_int_reg[30]_0\(3) => i_up_axi_n_322,
      \up_wdata_int_reg[30]_0\(2) => i_up_axi_n_323,
      \up_wdata_int_reg[30]_0\(1) => i_up_axi_n_324,
      \up_wdata_int_reg[30]_0\(0) => i_up_axi_n_325,
      \up_wdata_int_reg[3]_0\ => i_up_axi_n_170,
      \up_wdata_int_reg[3]_1\(3) => i_up_axi_n_294,
      \up_wdata_int_reg[3]_1\(2) => i_up_axi_n_295,
      \up_wdata_int_reg[3]_1\(1) => i_up_axi_n_296,
      \up_wdata_int_reg[3]_1\(0) => i_up_axi_n_297,
      \up_wdata_int_reg[7]_0\(3) => i_up_axi_n_298,
      \up_wdata_int_reg[7]_0\(2) => i_up_axi_n_299,
      \up_wdata_int_reg[7]_0\(1) => i_up_axi_n_300,
      \up_wdata_int_reg[7]_0\(0) => i_up_axi_n_301,
      up_wreq_s => \i_delay_cntrl/up_wreq_s\,
      up_wreq_s_3 => \i_up_adc_common/up_wreq_s\,
      up_wreq_s_7 => \i_up_dac_common/up_wreq_s\,
      up_xfer_done_s => \i_up_dac_common/up_xfer_done_s\
    );
up_rack_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => up_rack0,
      Q => up_rack
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_324,
      Q => up_rdata(0)
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_314,
      Q => up_rdata(10)
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_313,
      Q => up_rdata(11)
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_312,
      Q => up_rdata(12)
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_311,
      Q => up_rdata(13)
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_310,
      Q => up_rdata(14)
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_309,
      Q => up_rdata(15)
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_308,
      Q => up_rdata(16)
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_307,
      Q => up_rdata(17)
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_306,
      Q => up_rdata(18)
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_305,
      Q => up_rdata(19)
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_323,
      Q => up_rdata(1)
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_304,
      Q => up_rdata(20)
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_303,
      Q => up_rdata(21)
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_302,
      Q => up_rdata(22)
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_301,
      Q => up_rdata(23)
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_300,
      Q => up_rdata(24)
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_299,
      Q => up_rdata(25)
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_298,
      Q => up_rdata(26)
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_297,
      Q => up_rdata(27)
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_296,
      Q => up_rdata(28)
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_295,
      Q => up_rdata(29)
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_322,
      Q => up_rdata(2)
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_294,
      Q => up_rdata(30)
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_293,
      Q => up_rdata(31)
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_321,
      Q => up_rdata(3)
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_320,
      Q => up_rdata(4)
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_319,
      Q => up_rdata(5)
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_318,
      Q => up_rdata(6)
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_317,
      Q => up_rdata(7)
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_316,
      Q => up_rdata(8)
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => i_rx_n_315,
      Q => up_rdata(9)
    );
up_wack_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \i_tx_channel_3/clear\,
      D => up_wack0,
      Q => up_wack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    rx_clk_in_p : in STD_LOGIC;
    rx_clk_in_n : in STD_LOGIC;
    rx_frame_in_p : in STD_LOGIC;
    rx_frame_in_n : in STD_LOGIC;
    rx_data_in_p : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_data_in_n : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_clk_out_p : out STD_LOGIC;
    tx_clk_out_n : out STD_LOGIC;
    tx_frame_out_p : out STD_LOGIC;
    tx_frame_out_n : out STD_LOGIC;
    tx_data_out_p : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_data_out_n : out STD_LOGIC_VECTOR ( 5 downto 0 );
    enable : out STD_LOGIC;
    txnrx : out STD_LOGIC;
    dac_sync_in : in STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    tdd_sync : in STD_LOGIC;
    tdd_sync_cntr : out STD_LOGIC;
    gps_pps : in STD_LOGIC;
    gps_pps_irq : out STD_LOGIC;
    delay_clk : in STD_LOGIC;
    l_clk : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : out STD_LOGIC;
    adc_enable_i0 : out STD_LOGIC;
    adc_valid_i0 : out STD_LOGIC;
    adc_data_i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_q0 : out STD_LOGIC;
    adc_valid_q0 : out STD_LOGIC;
    adc_data_q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_i1 : out STD_LOGIC;
    adc_valid_i1 : out STD_LOGIC;
    adc_data_i1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_q1 : out STD_LOGIC;
    adc_valid_q1 : out STD_LOGIC;
    adc_data_q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_r1_mode : out STD_LOGIC;
    dac_enable_i0 : out STD_LOGIC;
    dac_valid_i0 : out STD_LOGIC;
    dac_data_i0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_enable_q0 : out STD_LOGIC;
    dac_valid_q0 : out STD_LOGIC;
    dac_data_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_enable_i1 : out STD_LOGIC;
    dac_valid_i1 : out STD_LOGIC;
    dac_data_i1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_enable_q1 : out STD_LOGIC;
    dac_valid_q1 : out STD_LOGIC;
    dac_data_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_dunf : in STD_LOGIC;
    dac_r1_mode : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    up_enable : in STD_LOGIC;
    up_txnrx : in STD_LOGIC;
    up_dac_gpio_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_gpio_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_gpio_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_ad9364_0,axi_ad9361,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_ad9361,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_tx_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_tx_frame_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_tx_data_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ADC_DATAFORMAT_DISABLE : integer;
  attribute ADC_DATAFORMAT_DISABLE of inst : label is 0;
  attribute ADC_DATAFORMAT_DISABLE_INT : integer;
  attribute ADC_DATAFORMAT_DISABLE_INT of inst : label is 0;
  attribute ADC_DATAPATH_DISABLE : integer;
  attribute ADC_DATAPATH_DISABLE of inst : label is 0;
  attribute ADC_DCFILTER_DISABLE : integer;
  attribute ADC_DCFILTER_DISABLE of inst : label is 1;
  attribute ADC_DCFILTER_DISABLE_INT : integer;
  attribute ADC_DCFILTER_DISABLE_INT of inst : label is 1;
  attribute ADC_INIT_DELAY : integer;
  attribute ADC_INIT_DELAY of inst : label is 0;
  attribute ADC_IQCORRECTION_DISABLE : integer;
  attribute ADC_IQCORRECTION_DISABLE of inst : label is 1;
  attribute ADC_IQCORRECTION_DISABLE_INT : integer;
  attribute ADC_IQCORRECTION_DISABLE_INT of inst : label is 1;
  attribute ADC_USERPORTS_DISABLE : integer;
  attribute ADC_USERPORTS_DISABLE of inst : label is 0;
  attribute ADC_USERPORTS_DISABLE_INT : integer;
  attribute ADC_USERPORTS_DISABLE_INT of inst : label is 0;
  attribute CMOS_OR_LVDS_N : integer;
  attribute CMOS_OR_LVDS_N of inst : label is 0;
  attribute DAC_CLK_EDGE_SEL : integer;
  attribute DAC_CLK_EDGE_SEL of inst : label is 0;
  attribute DAC_DATAPATH_DISABLE : integer;
  attribute DAC_DATAPATH_DISABLE of inst : label is 0;
  attribute DAC_DDS_CORDIC_DW : integer;
  attribute DAC_DDS_CORDIC_DW of inst : label is 14;
  attribute DAC_DDS_CORDIC_PHASE_DW : integer;
  attribute DAC_DDS_CORDIC_PHASE_DW of inst : label is 13;
  attribute DAC_DDS_DISABLE : integer;
  attribute DAC_DDS_DISABLE of inst : label is 1;
  attribute DAC_DDS_DISABLE_INT : integer;
  attribute DAC_DDS_DISABLE_INT of inst : label is 1;
  attribute DAC_DDS_TYPE : integer;
  attribute DAC_DDS_TYPE of inst : label is 1;
  attribute DAC_DELAYCNTRL_DISABLE_INT : integer;
  attribute DAC_DELAYCNTRL_DISABLE_INT of inst : label is 1;
  attribute DAC_INIT_DELAY : integer;
  attribute DAC_INIT_DELAY of inst : label is 0;
  attribute DAC_IODELAY_ENABLE : integer;
  attribute DAC_IODELAY_ENABLE of inst : label is 0;
  attribute DAC_IQCORRECTION_DISABLE : integer;
  attribute DAC_IQCORRECTION_DISABLE of inst : label is 1;
  attribute DAC_IQCORRECTION_DISABLE_INT : integer;
  attribute DAC_IQCORRECTION_DISABLE_INT of inst : label is 1;
  attribute DAC_USERPORTS_DISABLE : integer;
  attribute DAC_USERPORTS_DISABLE of inst : label is 0;
  attribute DAC_USERPORTS_DISABLE_INT : integer;
  attribute DAC_USERPORTS_DISABLE_INT of inst : label is 0;
  attribute DELAY_REFCLK_FREQUENCY : integer;
  attribute DELAY_REFCLK_FREQUENCY of inst : label is 200;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of inst : label is 3;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of inst : label is 3;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of inst : label is 1;
  attribute ID : integer;
  attribute ID of inst : label is 0;
  attribute IO_DELAY_GROUP : string;
  attribute IO_DELAY_GROUP of inst : label is "dev_4_if_delay_group";
  attribute MIMO_ENABLE : integer;
  attribute MIMO_ENABLE of inst : label is 0;
  attribute MODE_1R1T : integer;
  attribute MODE_1R1T of inst : label is 1;
  attribute PPS_RECEIVER_ENABLE : integer;
  attribute PPS_RECEIVER_ENABLE of inst : label is 0;
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of inst : label is 10;
  attribute TDD_DISABLE : integer;
  attribute TDD_DISABLE of inst : label is 1;
  attribute USE_SSI_CLK : integer;
  attribute USE_SSI_CLK of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_axi_ad9364_0_l_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of delay_clk : signal is "xilinx.com:signal:clock:1.0 delay_clk CLK";
  attribute X_INTERFACE_PARAMETER of delay_clk : signal is "XIL_INTERFACENAME delay_clk, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_delay_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of gps_pps_irq : signal is "xilinx.com:signal:interrupt:1.0 gps_pps_irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER of gps_pps_irq : signal is "XIL_INTERFACENAME gps_pps_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of l_clk : signal is "xilinx.com:signal:clock:1.0 l_clk CLK";
  attribute X_INTERFACE_PARAMETER of l_clk : signal is "XIL_INTERFACENAME l_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_axi_ad9364_0_l_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk, NUM_READ_THREADS 1, NU" & LF &
 "M_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361
     port map (
      adc_data_i0(15 downto 0) => adc_data_i0(15 downto 0),
      adc_data_i1(15 downto 0) => adc_data_i1(15 downto 0),
      adc_data_q0(15 downto 0) => adc_data_q0(15 downto 0),
      adc_data_q1(15 downto 0) => adc_data_q1(15 downto 0),
      adc_dovf => adc_dovf,
      adc_enable_i0 => adc_enable_i0,
      adc_enable_i1 => adc_enable_i1,
      adc_enable_q0 => adc_enable_q0,
      adc_enable_q1 => adc_enable_q1,
      adc_r1_mode => adc_r1_mode,
      adc_valid_i0 => adc_valid_i0,
      adc_valid_i1 => adc_valid_i1,
      adc_valid_q0 => adc_valid_q0,
      adc_valid_q1 => adc_valid_q1,
      clk => clk,
      dac_data_i0(15 downto 0) => dac_data_i0(15 downto 0),
      dac_data_i1(15 downto 0) => dac_data_i1(15 downto 0),
      dac_data_q0(15 downto 0) => dac_data_q0(15 downto 0),
      dac_data_q1(15 downto 0) => dac_data_q1(15 downto 0),
      dac_dunf => dac_dunf,
      dac_enable_i0 => dac_enable_i0,
      dac_enable_i1 => dac_enable_i1,
      dac_enable_q0 => dac_enable_q0,
      dac_enable_q1 => dac_enable_q1,
      dac_r1_mode => dac_r1_mode,
      dac_sync_in => dac_sync_in,
      dac_sync_out => dac_sync_out,
      dac_valid_i0 => dac_valid_i0,
      dac_valid_i1 => dac_valid_i1,
      dac_valid_q0 => dac_valid_q0,
      dac_valid_q1 => dac_valid_q1,
      delay_clk => delay_clk,
      enable => enable,
      gps_pps => gps_pps,
      gps_pps_irq => gps_pps_irq,
      l_clk => l_clk,
      rst => rst,
      rx_clk_in => '0',
      rx_clk_in_n => rx_clk_in_n,
      rx_clk_in_p => rx_clk_in_p,
      rx_data_in(11 downto 0) => B"000000000000",
      rx_data_in_n(5 downto 0) => rx_data_in_n(5 downto 0),
      rx_data_in_p(5 downto 0) => rx_data_in_p(5 downto 0),
      rx_frame_in => '0',
      rx_frame_in_n => rx_frame_in_n,
      rx_frame_in_p => rx_frame_in_p,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      tdd_sync => tdd_sync,
      tdd_sync_cntr => tdd_sync_cntr,
      tx_clk_out => NLW_inst_tx_clk_out_UNCONNECTED,
      tx_clk_out_n => tx_clk_out_n,
      tx_clk_out_p => tx_clk_out_p,
      tx_data_out(11 downto 0) => NLW_inst_tx_data_out_UNCONNECTED(11 downto 0),
      tx_data_out_n(5 downto 0) => tx_data_out_n(5 downto 0),
      tx_data_out_p(5 downto 0) => tx_data_out_p(5 downto 0),
      tx_frame_out => NLW_inst_tx_frame_out_UNCONNECTED,
      tx_frame_out_n => tx_frame_out_n,
      tx_frame_out_p => tx_frame_out_p,
      txnrx => txnrx,
      up_adc_gpio_in(31 downto 0) => up_adc_gpio_in(31 downto 0),
      up_adc_gpio_out(31 downto 0) => up_adc_gpio_out(31 downto 0),
      up_dac_gpio_in(31 downto 0) => up_dac_gpio_in(31 downto 0),
      up_dac_gpio_out(31 downto 0) => up_dac_gpio_out(31 downto 0),
      up_enable => up_enable,
      up_txnrx => up_txnrx
    );
end STRUCTURE;
