// Seed: 2023431376
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    output uwire id_4,
    output uwire id_5,
    output uwire id_6
);
  assign id_4 = -1 ? id_0 : -1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_4[1/1] = id_4;
endmodule
module module_2 #(
    parameter id_3 = 32'd37
) (
    inout tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri0 _id_3,
    output supply1 id_4
);
  wire id_6;
  wire [{  1  -  id_3  ,  -1  } : 1  ==  1] id_7;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
