# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/20200328_tb_pulse/tb_Pulse_generator/Tb_pulse.mpf
# Loading project Tb_pulse
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:56:17 on Mar 27,2020
# vcom -reportprogress 300 pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 14:56:17 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:56:17 on Mar 27,2020
# vcom -reportprogress 300 demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 14:56:18 on Mar 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:56:18 on Mar 27,2020
# vcom -reportprogress 300 mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 14:56:18 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:56:18 on Mar 27,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 14:56:18 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:56:18 on Mar 27,2020
# vcom -reportprogress 300 TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 14:56:18 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:56:18 on Mar 27,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading entity TES
# End time: 14:56:18 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 14:56:18 on Mar 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_pulse(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_pulse/label_TES/Pulse_Ram_Data_RD(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/tb_pulse/label_TES/label_demux_pixel_fpa/view_pixel
run 300ms
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:06:05 on Mar 27,2020
# vcom -reportprogress 300 pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 15:06:06 on Mar 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:06:06 on Mar 27,2020
# vcom -reportprogress 300 demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 15:06:06 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:06:06 on Mar 27,2020
# vcom -reportprogress 300 mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 15:06:06 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:06:06 on Mar 27,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 15:06:06 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:06:06 on Mar 27,2020
# vcom -reportprogress 300 TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 15:06:06 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:06:06 on Mar 27,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading entity TES
# End time: 15:06:06 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:06:08 on Mar 27,2020, Elapsed time: 0:09:50
# Errors: 0, Warnings: 1
# vsim work.Tb_Pulse -t 1ns 
# Start time: 15:06:09 on Mar 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_pulse(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_pulse/label_TES/Pulse_Ram_Data_RD(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint sim:/tb_pulse/label_TES/label_demux_pixel_fpa/label_view_pixel/*
# (vish-4014) No objects found matching '/tb_pulse/label_TES/label_demux_pixel_fpa/label_view_pixel/*'.
add wave -position insertpoint  \
sim:/tb_pulse/label_TES/label_demux_pixel_fpa/view_pixel
run 300ms
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:11:45 on Mar 27,2020
# vcom -reportprogress 300 pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 15:11:45 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:11:45 on Mar 27,2020
# vcom -reportprogress 300 demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 15:11:46 on Mar 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:11:46 on Mar 27,2020
# vcom -reportprogress 300 mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 15:11:46 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:11:46 on Mar 27,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 15:11:46 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:11:46 on Mar 27,2020
# vcom -reportprogress 300 TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 15:11:46 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:11:46 on Mar 27,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading entity TES
# End time: 15:11:46 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:11:49 on Mar 27,2020, Elapsed time: 0:05:40
# Errors: 1, Warnings: 1
# vsim work.Tb_Pulse -t 1ns 
# Start time: 15:11:49 on Mar 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_pulse(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_pulse/label_TES/Pulse_Ram_Data_RD(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/tb_pulse/label_TES/label_demux_pixel_fpa/view_pixel
run 400ms
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:15:32 on Mar 27,2020
# vcom -reportprogress 300 pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 15:15:32 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:15:32 on Mar 27,2020
# vcom -reportprogress 300 demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 15:15:32 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:15:32 on Mar 27,2020
# vcom -reportprogress 300 mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 15:15:33 on Mar 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:15:33 on Mar 27,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 15:15:33 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:15:33 on Mar 27,2020
# vcom -reportprogress 300 TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 15:15:33 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:15:33 on Mar 27,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading entity TES
# End time: 15:15:33 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:15:36 on Mar 27,2020, Elapsed time: 0:03:47
# Errors: 1, Warnings: 1
# vsim work.Tb_Pulse -t 1ns 
# Start time: 15:15:36 on Mar 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_pulse(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_pulse/label_TES/Pulse_Ram_Data_RD(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/tb_pulse/label_TES/label_demux_pixel_fpa/view_pixel
run 500ms
pwd
# C:/20200328_tb_pulse/tb_Pulse_generator
# End time: 15:19:10 on Mar 27,2020, Elapsed time: 0:03:34
# Errors: 1, Warnings: 1
