

================================================================
== Vitis HLS Report for 'genARPDiscovery'
================================================================
* Date:           Wed Mar  8 19:14:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.534 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_req, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:259]   --->   Operation 14 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln272 = specreset void @_ssdm_op_SpecReset, i3 %gia_fsm_state, i64 1, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:272]   --->   Operation 15 'specreset' 'specreset_ln272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gia_fsm_state_load = load i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 16 'load' 'gia_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v1_V = load i8 %ip_lsb_V"   --->   Operation 17 'load' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arp_scan_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %arp_scan"   --->   Operation 18 'read' 'arp_scan_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%switch_ln285 = switch i3 %gia_fsm_state_load, void %genARPDiscovery.exit, i3 1, void, i3 2, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i3 4, void, i3 3, void, i3 0, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 19 'switch' 'switch_ln285' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln330 = store i8 0, i8 %ip_lsb_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:330]   --->   Operation 20 'store' 'store_ln330' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%store_ln331 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:331]   --->   Operation 21 'store' 'store_ln331' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln332 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:332]   --->   Operation 22 'br' 'br_ln332' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %macIpEncode_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 23 'nbreadreq' 'tmp_2_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln313 = br i1 %tmp_2_i, void %._crit_edge4.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 24 'br' 'br_ln313' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %macIpEncode_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'read' 'tmp' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln314 = br void %._crit_edge4.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 26 'br' 'br_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%checkArpScan_V = phi i1 0, void, i1 1, void"   --->   Operation 27 'phi' 'checkArpScan_V' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 28 'nbreadreq' 'tmp_4_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %tmp_4_i, void %.critedge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 29 'br' 'br_ln318' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.41ns)   --->   "%macIpEncode_rsp_i_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'macIpEncode_rsp_i_read' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_macAddress_V = trunc i128 %macIpEncode_rsp_i_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'trunc' 'tmp_macAddress_V' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_valid_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %macIpEncode_rsp_i_read, i32 96" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'bitselect' 'tmp_valid_V' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %checkArpScan_V, void %genARPDiscovery.exit, void %.critedge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 33 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arp_scan_1d_V_load = load i1 %arp_scan_1d_V"   --->   Operation 34 'load' 'arp_scan_1d_V_load' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln323)   --->   "%xor_ln323 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 35 'xor' 'xor_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323 = or i1 %arp_scan_1d_V_load, i1 %xor_ln323" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 36 'or' 'or_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323, void, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 37 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %arp_scan, i1 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:324]   --->   Operation 38 'write' 'write_ln324' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%store_ln325 = store i3 0, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:325]   --->   Operation 39 'store' 'store_ln325' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln326 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:326]   --->   Operation 40 'br' 'br_ln326' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 41 'nbreadreq' 'tmp_1_i' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %tmp_1_i, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 42 'br' 'br_ln301' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%p_08 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'read' 'p_08' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln1064_1 = icmp_eq  i8 %v1_V, i8 0"   --->   Operation 44 'icmp' 'icmp_ln1064_1' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln305 = select i1 %icmp_ln1064_1, i3 3, i3 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 45 'select' 'select_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.45ns)   --->   "%store_ln305 = store i3 %select_ln305, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 46 'store' 'store_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln309 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:309]   --->   Operation 47 'br' 'br_ln309' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln310 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:310]   --->   Operation 48 'br' 'br_ln310' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress"   --->   Operation 49 'read' 'p_Val2_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %p_Val2_s"   --->   Operation 50 'trunc' 'trunc_ln674' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln885 = add i8 %v1_V, i8 1"   --->   Operation 51 'add' 'add_ln885' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln885 = store i8 %add_ln885, i8 %ip_lsb_V"   --->   Operation 52 'store' 'store_ln885' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.45ns)   --->   "%store_ln297 = store i3 4, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:297]   --->   Operation 53 'store' 'store_ln297' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln298 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:298]   --->   Operation 54 'br' 'br_ln298' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%time_counter_load = load i32 %time_counter"   --->   Operation 55 'load' 'time_counter_load' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %time_counter_load, i32 1500000000"   --->   Operation 56 'icmp' 'icmp_ln1064' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln1064, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 57 'br' 'br_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.45ns)   --->   "%store_ln289 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 58 'store' 'store_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln1064)> <Delay = 0.45>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln289 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 59 'br' 'br_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln885_1 = add i32 %time_counter_load, i32 1"   --->   Operation 60 'add' 'add_ln885_1' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln885 = store i32 %add_ln885_1, i32 %time_counter"   --->   Operation 61 'store' 'store_ln885' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln291 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:291]   --->   Operation 62 'br' 'br_ln291' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arp_scan_loc_1_i = phi i1 %arp_scan_read, void %entry, i1 %arp_scan_read, void, i1 %arp_scan_read, void %._crit_edge3.i, i1 %arp_scan_read, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i1 %arp_scan_read, void %._crit_edge2.i, i1 %arp_scan_read, void %.critedge.i, i1 0, void, i1 %arp_scan_read, void"   --->   Operation 63 'phi' 'arp_scan_loc_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln334 = store i1 %arp_scan_loc_1_i, i1 %arp_scan_1d_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:334]   --->   Operation 64 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 65 [1/1] (1.45ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %tmp_valid_V, i16 0, i48 %tmp_macAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'bitconcatenate' 'tmp_5_i' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i65 %tmp_5_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 67 'zext' 'zext_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %v1_V, i24 %trunc_ln674"   --->   Operation 69 'bitconcatenate' 'p_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.45ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 2)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 71 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	fifo read operation ('macIpEncode_rsp_i_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'macIpEncode_rsp_i' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [43]  (1.41 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.45ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'macIpEncode_i' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [36]  (1.45 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
