

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Wed Jan 27 06:08:44 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_2_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                               |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance           |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_Stream2Mem_8u_16u_s_fu_54  |Stream2Mem_8u_16u_s  |       23|       23|  0.230 us |  0.230 us |   23|   23|   none   |
        |grp_Stream2Mem_8u_1u_s_fu_64   |Stream2Mem_8u_1u_s   |        7|        7| 70.000 ns | 70.000 ns |    1|    1| function |
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|  9 ~ 26  |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     176|    328|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    413|    -|
|Register         |        -|      -|      79|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     255|    891|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+----+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------+---------------------+---------+-------+----+-----+-----+
    |grp_Stream2Mem_8u_16u_s_fu_54  |Stream2Mem_8u_16u_s  |        0|      0|  88|  213|    0|
    |grp_Stream2Mem_8u_1u_s_fu_64   |Stream2Mem_8u_1u_s   |        0|      0|  88|  115|    0|
    +-------------------------------+---------------------+---------+-------+----+-----+-----+
    |Total                          |                     |        0|      0| 176|  328|    0|
    +-------------------------------+---------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |rep_3_fu_103_p2      |     +    |      0|  0|  39|          32|           1|
    |rep_fu_113_p2        |     +    |      0|  0|  39|          32|           5|
    |repsLeft_fu_88_p2    |     -    |      0|  0|  39|          32|          32|
    |ap_block_state10     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln187_fu_83_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln189_fu_97_p2  |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 150|         135|          74|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         12|    1|         12|
    |ap_done               |   9|          2|    1|          2|
    |in_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |in_V_V_TREADY_int     |  15|          3|    1|          3|
    |m_axi_out_V_AWADDR    |  15|          3|   64|        192|
    |m_axi_out_V_AWBURST   |  15|          3|    2|          6|
    |m_axi_out_V_AWCACHE   |  15|          3|    4|         12|
    |m_axi_out_V_AWID      |  15|          3|    1|          3|
    |m_axi_out_V_AWLEN     |  15|          3|   32|         96|
    |m_axi_out_V_AWLOCK    |  15|          3|    2|          6|
    |m_axi_out_V_AWPROT    |  15|          3|    3|          9|
    |m_axi_out_V_AWQOS     |  15|          3|    4|         12|
    |m_axi_out_V_AWREGION  |  15|          3|    4|         12|
    |m_axi_out_V_AWSIZE    |  15|          3|    3|          9|
    |m_axi_out_V_AWUSER    |  15|          3|    1|          3|
    |m_axi_out_V_AWVALID   |  15|          3|    1|          3|
    |m_axi_out_V_BREADY    |  15|          3|    1|          3|
    |m_axi_out_V_WDATA     |  15|          3|    8|         24|
    |m_axi_out_V_WID       |  15|          3|    1|          3|
    |m_axi_out_V_WLAST     |  15|          3|    1|          3|
    |m_axi_out_V_WSTRB     |  15|          3|    1|          3|
    |m_axi_out_V_WUSER     |  15|          3|    1|          3|
    |m_axi_out_V_WVALID    |  15|          3|    1|          3|
    |out_V_blk_n_AW        |   9|          2|    1|          2|
    |out_V_blk_n_B         |   9|          2|    1|          2|
    |out_V_blk_n_W         |   9|          2|    1|          2|
    |rep_2_fu_38           |  15|          3|   32|         96|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 413|         85|  174|        526|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  11|   0|   11|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln189_reg_154                          |   1|   0|    1|          0|
    |rep_2_fu_38                                 |  32|   0|   32|          0|
    |rep_2_load_reg_143                          |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  79|   0|   79|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_done               | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|in_V_V_TDATA          |  in |    8|    axis    |      in_V_V      |    pointer   |
|in_V_V_TVALID         |  in |    1|    axis    |      in_V_V      |    pointer   |
|in_V_V_TREADY         | out |    1|    axis    |      in_V_V      |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWADDR    | out |   64|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WDATA     | out |    8|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WSTRB     | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARADDR    | out |   64|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RDATA     |  in |    8|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |       out_V      |    pointer   |
|out_V_offset          |  in |   64|   ap_none  |   out_V_offset   |    scalar    |
|numReps               |  in |   32|   ap_none  |      numReps     |    scalar    |
+----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rep_2 = alloca i32"   --->   Operation 12 'alloca' 'rep_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [/workspace/finn-hlslib/dma.h:182]   --->   Operation 15 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %out_V_offset)" [/workspace/finn-hlslib/dma.h:182]   --->   Operation 16 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep_2" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %.backedge" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.85>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rep_2_load = load i32* %rep_2" [/workspace/finn-hlslib/dma.h:192]   --->   Operation 19 'load' 'rep_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln187 = icmp eq i32 %rep_2_load, %numReps_read" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 20 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %4, label %1" [/workspace/finn-hlslib/dma.h:187]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%repsLeft = sub i32 %numReps_read, %rep_2_load" [/workspace/finn-hlslib/dma.h:188]   --->   Operation 22 'sub' 'repsLeft' <Predicate = (!icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %repsLeft to i4" [/workspace/finn-hlslib/dma.h:188]   --->   Operation 23 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln189 = icmp eq i4 %trunc_ln188, 0" [/workspace/finn-hlslib/dma.h:189]   --->   Operation 24 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %2, label %3" [/workspace/finn-hlslib/dma.h:189]   --->   Operation 25 'br' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.52ns)   --->   "call fastcc void @"Stream2Mem<8u, 16u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:191]   --->   Operation 26 'call' <Predicate = (!icmp_ln187 & icmp_ln189)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/dma.h:199]   --->   Operation 27 'ret' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 28 [8/8] (3.52ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 28 'call' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_2_load, 1" [/workspace/finn-hlslib/dma.h:196]   --->   Operation 29 'add' 'rep_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.81ns)   --->   "store i32 %rep_3, i32* %rep_2" [/workspace/finn-hlslib/dma.h:196]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.81>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [7/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [6/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [5/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [4/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [3/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/8] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 1u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:195]   --->   Operation 37 'call' <Predicate = (!icmp_ln189)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 38 'br' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 4.36>
ST_11 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @"Stream2Mem<8u, 16u>"(i8* %in_V_V, i8* %out_V, i64 %out_V_offset_read, i32 %rep_2_load)" [/workspace/finn-hlslib/dma.h:191]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 41 [1/1] (2.55ns)   --->   "%rep = add i32 %rep_2_load, 16" [/workspace/finn-hlslib/dma.h:192]   --->   Operation 41 'add' 'rep' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 42 [1/1] (1.81ns)   --->   "store i32 %rep, i32* %rep_2" [/workspace/finn-hlslib/dma.h:193]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.81>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "br label %.backedge.backedge" [/workspace/finn-hlslib/dma.h:193]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep_2             (alloca       ) [ 011111111111]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
numReps_read      (read         ) [ 001111111111]
out_V_offset_read (read         ) [ 001111111111]
store_ln187       (store        ) [ 000000000000]
br_ln187          (br           ) [ 000000000000]
rep_2_load        (load         ) [ 000100000001]
icmp_ln187        (icmp         ) [ 001111111111]
br_ln187          (br           ) [ 000000000000]
repsLeft          (sub          ) [ 000000000000]
trunc_ln188       (trunc        ) [ 000000000000]
icmp_ln189        (icmp         ) [ 001111111111]
br_ln189          (br           ) [ 000000000000]
ret_ln199         (ret          ) [ 000000000000]
rep_3             (add          ) [ 000000000000]
store_ln196       (store        ) [ 000000000000]
call_ln195        (call         ) [ 000000000000]
br_ln0            (br           ) [ 000000000000]
br_ln0            (br           ) [ 000000000000]
call_ln191        (call         ) [ 000000000000]
rep               (add          ) [ 000000000000]
store_ln193       (store        ) [ 000000000000]
br_ln193          (br           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem<8u, 16u>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem<8u, 1u>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="rep_2_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="numReps_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="out_V_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_Stream2Mem_8u_16u_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="0" index="3" bw="64" slack="1"/>
<pin id="59" dir="0" index="4" bw="32" slack="0"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_Stream2Mem_8u_1u_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="0" index="3" bw="64" slack="2"/>
<pin id="69" dir="0" index="4" bw="32" slack="1"/>
<pin id="70" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln187_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="rep_2_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_2_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln187_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="repsLeft_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="repsLeft/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="trunc_ln188_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln189_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="rep_3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln196_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="rep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln193_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/11 "/>
</bind>
</comp>

<comp id="123" class="1005" name="rep_2_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep_2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="numReps_read_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="out_V_offset_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_V_offset_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="rep_2_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_2_load "/>
</bind>
</comp>

<comp id="154" class="1005" name="icmp_ln189_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="8"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="79" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="87"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="88" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="38" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="42" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="140"><net_src comp="48" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="146"><net_src comp="79" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="157"><net_src comp="97" pin="2"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V | {2 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: Stream2Mem_Batch : in_V_V | {2 3 11 }
	Port: Stream2Mem_Batch : out_V | {}
	Port: Stream2Mem_Batch : out_V_offset | {1 }
	Port: Stream2Mem_Batch : numReps | {1 }
  - Chain level:
	State 1
		store_ln187 : 1
	State 2
		icmp_ln187 : 1
		br_ln187 : 2
		repsLeft : 1
		trunc_ln188 : 2
		icmp_ln189 : 3
		br_ln189 : 4
		call_ln191 : 1
	State 3
		store_ln196 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln193 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_Stream2Mem_8u_16u_s_fu_54 |  1.769  |    27   |    97   |
|          |  grp_Stream2Mem_8u_1u_s_fu_64 |  1.769  |    16   |    71   |
|----------|-------------------------------|---------|---------|---------|
|    add   |          rep_3_fu_103         |    0    |    0    |    39   |
|          |           rep_fu_113          |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         repsLeft_fu_88        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln187_fu_83       |    0    |    0    |    18   |
|          |        icmp_ln189_fu_97       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|   read   |    numReps_read_read_fu_42    |    0    |    0    |    0    |
|          |  out_V_offset_read_read_fu_48 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln188_fu_93       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |  3.538  |    43   |   312   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln189_reg_154   |    1   |
|   numReps_read_reg_131  |   32   |
|out_V_offset_read_reg_137|   64   |
|    rep_2_load_reg_143   |   32   |
|      rep_2_reg_123      |   32   |
+-------------------------+--------+
|          Total          |   161  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_Stream2Mem_8u_16u_s_fu_54 |  p4  |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   64   ||  1.769  ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   43   |   312  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   204  |   321  |
+-----------+--------+--------+--------+
