#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 14 22:32:28 2025
# Process ID: 27216
# Current directory: C:/Users/nages/verilog_projects/FPGA/FA/FA.runs/synth_1
# Command line: vivado.exe -log RCA_2_stage.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RCA_2_stage.tcl
# Log file: C:/Users/nages/verilog_projects/FPGA/FA/FA.runs/synth_1/RCA_2_stage.vds
# Journal file: C:/Users/nages/verilog_projects/FPGA/FA/FA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RCA_2_stage.tcl -notrace
