module adder_16bit_1 (
    input a[16],
    input b[16],
    input alufn[1],
    output s[16]
  ) {

  always {
    // first initialise to all 0
    s[15:0] = 0;
    
    //alufn signal 00000 0 is for ADD
    if(alufn[0]==0)
    {
      s[15:0] = a[15:0] + b[15:0];
    }
    
    //alufn signal 00000 1 is for SUB
    if(alufn[0]==1)
    {
      s[15:0] = a[15:0] - b[15:0];
    }    
  }
}