Session,Session Name,Proceeding Order,Submission No.,Title,Authors
1-A,Accelerators,1,1,Improving the Locality of Graph Processing through Hardware-Accelerated Traversal Scheduling,"Anurag Mukkara:MIT CSAIL ;Nathan Beckmann:CMU SCS ;Maleen Abeydeera:MIT CSAIL ;Xiaosong Ma:QCRI, HBKU ;Daniel Sanchez:MIT CSAIL"
1-A,Accelerators,2,2,Addressing Irregularity in Sparse Neural Networks:A Cooperative Software/Hardware Approach,"Xuda Zhou:USTC ;Zidong Du:Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;QI Guo:Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;Chengsi Liu:MSU ;Chao Wang:USTC ;Xuehai Zhou:USTC ;Ling Li:Institute of Computing Technology, Chinese Academy of Sciences ;Tianshi Chen :Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;Yunji Chen:Institute of Computing Technology, Chinese Academy of Sciences"
1-A,Accelerators,3,3,CSE: Convergence Set Based Enumerative FSM,Youwei Zhuo:University of Southern California ;Jinglei Cheng:Tsinghua University ;Qinyi Luo:University of Southern California ;Jidong Zhai:Tsinghua University ;Yanzhi Wang:Syracuse University ;Zhongzhi Luan:Beihang University ;Xuehai Qian:University of Southern California   
1-A,Accelerators,4,4,"Inter-thread Communication in Multithreaded, Reconfigurable Coarse-grain Arrays",Dani Voitsechov:Technion ;Oron Port:Technion ;Yoav Etsion:Technion
1-A,Accelerators,5,5,An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware,Tao Chen:Cornell University ;Shreesha Srinath:Cornell University ;Christopher Batten:Cornell University ;G. Edward Suh:Cornell University
1-B,Microarchitecture,6,6,Composable Building Blocks to Open up Processor Design,Sizhuo Zhang:MIT ;Andrew Wright:MIT ;Thomas Bourgeat:MIT ;Arvind:MIT
1-B,Microarchitecture,7,7,Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices,Hideki Ando:Nagoya University 
1-B,Microarchitecture,8,8,The Superfluous Load Queue,Alberto Ros:University of Murcia ;Stefanos Kaxiras:Uppsala University
1-B,Microarchitecture,9,9,Architectural Support for Probabilistic Branches,Almutaz Adileh:Ghent University ;David Lilja:University of Minnesota ;Lieven Eeckhout:Ghent University 
1-B,Microarchitecture,10,10,STRAIGHT: Hazardless Processor Architecture Without Register Renaming,Hidetsugu Irie:the University of Tokyo ;Toru Koizumi:the University of Tokyo ;Akifumi Fukuda:the University of Tokyo ;Seiya Akaki:the University of Tokyo ;Satoshi Nakae:the University of Tokyo ;Yutaro Bessho:the University of Tokyo ;Ryota Shioya:Nagoya University ;Takahiro Notsu:FUJITSU LABORATORIES LTD. ;Katsuhiro Yoda:FUJITSU LABORATORIES LTD. ;Teruo Ishihara:FUJITSU LABORATORIES LTD. ;Shuichi Sakai:the University of Tokyo  
2-A,ML accelerators,11,11,Diffy: a Deja vu-Free Differential Deep Neural Network Accelerator,Mostafa Mahmoud:University of Toronto ;Kevin Siu:University of Toronto ;Andreas Moshovos:University of Toronto
2-A,ML accelerators,12,12,Beyond the Memory Wall: A Case for Memory-centric HPC System for Deep Learning,Youngeun Kwon:POSTECH/KAIST ;Minsoo Rhu:POSTECH/KAIST
2-A,ML accelerators,13,13,Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs,Xingyao Zhang:University of Houston ;Chenhao Xie:University of Houston ;Jing Wang:Capital Normal University ;Weigong Zhang:Capital Normal University ;Xin Fu:University of Houston 
2-A,ML accelerators,14,14,A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks,"Youjie Li:University of Illinois, Urbana-Champaign ;Jongse Park:Georgia Institute of Technology ;Mohammad Alian:University of Illinois, Urbana-Champaign ;Yifan Yuan:University of Illinois, Urbana-Champaign ;Qu Zheng:Tsinghua University ;Petian Pan:Shanghai Jiao Tong University ;Ren Wang:Intel Corporation ;Alexander Gerhard Schwing:University of Illinois, Urbana-Champaign ;Hadi Esmaeilzadeh:University of California, San Diego ;Nam Sung Kim:University of Illinois, Urbana-Champaign   "
2-A,ML accelerators,15,15,PermDNN: Efficient Compressed Deep Neural Network Architecture with Permuted Diagonal Matrices,Chunhua Deng:City University of New York ;Siyu Liao:City University of New York ;Yi Xie:City University of New York ;Keshab K. Parhi:University of Minnesota ;Xuehai Qian University of Southern California ;Bo Yuan:City University of New York ;Bo Yuan:Rutgers University 
2-B,Compilers and Programming Languages,16,16,Rethinking the Memory Hierarchy for Modern Languages,Po-An Tsai:MIT ;Yee Ling Gan:MIT ;Daniel Sanchez:MIT
2-B,Compilers and Programming Languages,17,17,Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism,"Mark C. Jeffrey:Massachusetts Institute of Technology ;Victor A. Ying:Massachusetts Institute of Technology ;Suvinay Subramanian:Massachusetts Institute of Technology ;Hyun Ryong Lee:Massachusetts Institute of Technology ;Joel Emer:NVIDIA, MIT ;Daniel Sanchez:Massachusetts Institute"
2-B,Compilers and Programming Languages,18,18,Sampler: PMU-based Sampling to Detect Memory Errors Latent in Production Software,Sam Silvestro:University of Texas at San Antonio ;Hongyu Liu:University of Texas at San Antonio ;Tong Zhang:Virginia Tech ;Changhee Jung:Virginia Tech ;Dongyoon Lee :Virginia Tech ;Tongping Liu:University of Texas at San Antonio
2-B,Compilers and Programming Languages,19,19,TAPAS: Generating Parallel Accelerators from Parallel Programs,Steven Margerm:Simon Fraser University ;Amirali Sharifian:Simon Fraser University ;Apala Guha:Simon Fraser University ;Gilles Pokam:Intel Corporation ;Arrvindh Shriraman:Simon Fraser University 
2-B,Compilers and Programming Languages,20,20,iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory,Qingrui Liu:Virginia Tech ;Joseph Izraelevitz:University of Rochester ;Sekwon Lee:UNIST ;Michael L. Scott:University of Rochester ;Sam H. Noh:UNIST ;Changhee Jung :Virginia Tech 
3-A,Memory Systems - I,21,21,Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects,Srikant Bharadwaj:Georgia Tech ;Guilherme Cox:Rutgers University ;Tushar Krishna:Georgia Tech ;Abhishek Bhattacharjee:Rutgers University
3-A,Memory Systems - I,22,22,Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts via Data Duplication,Ben:Ching-Pei ;Lin:University of Texas at Austin ;Michael B Healy:IBM Research ;Rustam Miftakhutdinov:Intel Corporation ;Phil Emma ;Yale Patt:University of Texas at Austin  
3-A,Memory Systems - I,23,23,CAL: Charge-Level Aware Look-ahead Partial Restoration for Fast DRAM Access,"Yaohua Wang:ETH Zurich, National University of Defense Technology ;Arash Tavakkol:ETH Zurich ;Lois Orosa:ETH Zurich, Univ. of Campinas ;Saugata Ghose:CMU ;Nika Mansouri Ghiasi:ETH Zurich ;Minesh Patel:ETH Zurich ;Jeremie Kim:ETH Zurich ;Hasan Hassan:ETH Zurich ;Onur Mutlu:ETH Zurich, CMU"
3-A,Memory Systems - I,24,24,CABLE: a CAche-Based Link Encoder for Bandwidth-starved Manycores,Tri M. Nguyen:Princeton University ;Adi Fuchs:Princeton University ;David Wentzlaff:Princeton University  
3-A,Memory Systems - I,25,25,Attache: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads,Seokin Hong:IBM Research ;Prashant Nair:IBM Research ;Bulent Abali:IBM Research ;Alper Buyuktosunoglu:IBM Research ;Kyu Hyoun Kim:IBM Research ;Michael Healy:IBM Research 
3-B,GPGPU/GPU,26,26,Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems,Vinson Young:Georgia Institute of Technology ;Aamer Jaleel:NVIDIA ;Evgeny Bolotin:NVIDIA ;Eiman Ebrahimi:NVIDIA ;David Nellans:NVIDIA ;Oreste Villa:NVIDIA  
3-B,GPGPU/GPU,27,27,Neighborhood-aware address translation for irregular GPU applications,Seunghee Shin:AMD Research/NC State University ;Michael LeBeane:AMD Research/UT Austin ;Yan Solihin:NC State University ;Arkaprava Basu:Indian Institute of Science  
3-B,GPGPU/GPU,28,28,FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput,Yunho Oh:Yonsei University ;Myung Kuk Yoon:Yonsei University ;William J. Song:Yonsei University ;Won Woo Ro:Yonsei University         
3-B,GPGPU/GPU,29,29,In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization,Farzad Khorasani:Georgia Institute of Technology ;Hodjat Asghari Esfeden:University Of California Riverside ;Nael Abu-Ghazaleh:University of California Riverside ;Vivek Sarkar:Georgia Institute of Technology 
3-B,GPGPU/GPU,30,30,Voltage-stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs,An Zou:Washington University in St. Louis ;Jingwen Leng:Shanghai Jiao Tong University ;Xin He:Washington University in St. Louis ;Yazhou Zu:The University of Texas at Austin ;Christopher D. Gill:Washington University in St. Louis ;Vijay Janapa Reddi:The University of Texas at Austin ;Xuan Zhang:Washington University in St. Louis 
4-A,Security - I,31,31,Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories,Mao Ye:University of Central Florida ;Clay Hughes:Sandia National Labs ;Amro Awad:University of Central Florida  
4-A,Security - I,32,32,Morphable Counters: Enabling Compact Integrity Trees for Low-Overhead Secure Memories,Gururaj Saileshwar:Georgia Institute of Technology ;Prashant Nair:IBM Research ;Prakash Ramrakhyani:ARM Research ;Wendy Elssaser:ARM Research ;Jose Joao:ARM Research ;Moinuddin Qureshi:Georgia Institute of Technology 
4-A,Security - I,33,33,InvisiSpec: Invisible Speculative Execution,Mengjia Yan:University of Illinois at Urbana-Champaign ;Jiho Choi:University of Illinois at Urbana-Champaign ;Dimitrios Skarlatos:University of Illinois at Urbana-Champaign ;Adam Morrison:Tel Aviv University ;Christopher W. Fletcher:University of Illinois at Urbana-Champaign ;Josep Torrellas:University of Illinois at Urbana-Champaign 
4-A,Security - I,34,34,Improving the Performance and Endurance of Encrypted Non-volatile Main Memory through Deduplicating Writes,Pengfei Zuo:Huazhong University of Science and Technology ;Yu Hua:Huazhong University of Science and Technology ;Ming Zhao:Arizona State University ;Wen Zhou:Huazhong University of Science and Technology ;Yuncheng Guo:Huazhong University of Science and Technology   
4-B,Storage Systems & Technologies,35,35,SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs,Joonsung Kim:Seoul National University ;Pyeongsu Park:Seoul National University ;Jaehyung Ahn:POSTECH ;Jihun Kim:POSTECH ;Jong Kim:POSTECH ;Jangwoo Kim:Seoul National University  
4-B,Storage Systems & Technologies,36,36,Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources,Donghyun Gouk:Yonsei University ;Miryeong Kwon:Yonsei University ;Jie Zhang:Yonsei University ;Sungjoon Koh:Yonsei University ;Wonil Choi:PennState ;Nam Sung Kim:UIUC ;Mahmut Kandemir:PennState ;Myoungsoo Jung:Yonsei University 
4-B,Storage Systems & Technologies,37,37,Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories,Wonil Choi:The Pennsylvania State University ;Myoungsoo Jung:Yonsei University ;Mahmut Kandemir:The Pennsylvania State University 
4-B,Storage Systems & Technologies,38,38,Persistence Parallelism Optimization: A holistic approach from memory bus to RDMA network,"Xing Hu:University of California, Santa Barbara ;Matheus Ogleari:University of California, Santa Crus ;Jishen Zhao:University of California, San Diego ;Shuangchen Li:University of California, Santa Barbara ;Abanti Basak:University of California, Santa Barbara ;Yuan Xie:University of California, Santa Barbara    "
5-A,Memory Systems - II,39,39,"PiCL: a Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory",Tri M. Nguyen:Princeton University ;David Wentzlaff:Princeton University
5-A,Memory Systems - II,40,40,Efficient Hardware-assisted Logging with Asynchronous and Direct Update for Persistent MEmory,Jungi Jeong:KAIST ;Changhyun Park:KAIST ;Jaehyuk Huh:KAIST ;Seungryoul Maeng:KAIST
5-A,Memory Systems - II,41,41,CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System,Jagadish B. Kotra :AMD Research ;Haibo Zhang:The Pennsylvania State University ;Alaa R. Alameldeen:Intel Corporation Ltd ;Chris Wilkerson:NVIDIA Corporation Ltd ;Mahmut T. Kandemir:The Pennsylvania State University ;Jagadish Kotra:AMD Research 
5-A,Memory Systems - II,42,42,Compresso: Pragmatic Main Memory Compression,Esha Choukse:The University of Texas at Austin ;Mattan Erez:The University of Texas at Austin ;Alaa R. Alameldeen:Intel Labs  
5-A,Memory Systems - II,43,43,Farewell My Shared LLC! A case for private die-stacked DRAM caches for servers,Amna Shahab:The University of Edinburgh ;Mingcan Zhu:The University of Edinburgh ;Artemiy Margaritov:The University of Edinburgh ;Boris Grot:The University of Edinburgh
5-B,"Measurement, Modeling, and Simulation",44,44,Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization,Zacharias Hadjilambrou:University of Cyprus ;Shidhartha Das:ARM ;Marco A. Antoniades:University of Cyprus ;Yiannakis Sazeides:University of Cyprus
5-B,"Measurement, Modeling, and Simulation",45,45,ArchSweeper: A High-throughput Multi-core Processor Design Evaluation Methodology,Hanhwi Jang:POSTECH ;Jae-Eon Jo:POSTECH ;Jaewon Lee:Seoul National University ;Jangwoo Kim:Seoul National University  
5-B,"Measurement, Modeling, and Simulation",46,46,An Analytical Model for Early Design Space Exploration of Intermittent Processor Architectures,Joshua San Miguel:University of Wisconsin-Madison ;Karthik Ganesan:University of Toronto ;Mario Badr:University of Toronto ;Chunqiu Xia:University of Toronto ;Rose Li:University of Toronto ;Hsuan:Julie ;Hsiao:University of Toronto ;Natalie Enright Jerger:University of Toronto 
5-B,"Measurement, Modeling, and Simulation",47,47,CounterMiner: Mining Big Performance Data from Hardware Counters,"Yirong Lv:Shenzhen Institute of Advanced Technology, Chinese Academy of Science ;Bin Sun:Shenzhen Institute of Advanced Technology, Chinese Academy of Science ;Qinyi Luo:University of Southern California ;Jing Wang:Capital Normal University, Beijing, China ;Zhibin Yu:Shenzhen Institute of Advanced Technology, Chinese Academy of Science ;Xuehai Qian:University of Southern California "
5-B,"Measurement, Modeling, and Simulation",48,48,Taming the Killer Microsecond,Shenghsun Cho:Stony Brook University ;Amoghavarsha Suresh:Stony Brook University ;Tapti Palit:Stony Brook University ;Michael Ferdman:Stony Brook University 
6-A,Near Memory Computing,49,49,Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies,Po-An Tsai:MIT ;Changping Chen:MIT ;Daniel Sanchez:MIT 
6-A,Near Memory Computing,50,50,Processing-in-Memory for Energy-efficient Neural Network Training: A Heterogeneous Approach,"Jiawen Liu:University of California, Merced ;Hengyu Zhao:University of California, San Diego ;Matheus A. Ogleari:University of California, Santa Cruz ;Dong Li:University of California, Merced ;Jishen Zhao:University of California, San Diego ;Hengyu Zhao:University of California, San Diego"
6-A,Near Memory Computing,51,51,"LerGAN: A Zero-free, Low Data Movement and PIM-based GAN Architecture",Haiyu Mao:University of Florida ;Mingcong Song:University of Florida ;Tao Li:University of Florida ;Yuting Dai:University of Florida ;Jiwu Shu 
6-A,Near Memory Computing,52,52,Multi-dimensional Parallel Training of Winograd Layer through Distributed Near-Data Processing,Byungchul Hong:KAIST ;Yeonju Ro:KAIST ;John Kim:KAIST
6-A,Near Memory Computing,53,53,SCOPE: A Stochastic Computing Engine for DRAM-based In-situ Accelerator,Shuangchen Li:UCSB ;Alvin Oliver Glova:UCSB ;Xing Hu:UCSB ;Peng Gu:UCSB ;Dimin Niu:Samsung ;Krishna T. Malladi:Samsung ;Hongzhong Zheng:Samsung ;Bob Brennan:Samsung ;Yuan Xie:UCSB 
6-B,Reliability and Fault-Tolerance,54,54,Exploring and Optimizing Chipkill-correct for Persistent Memory Based on High-density NVRAMs,Zhang Da:Virginia Tech ;Vilas Sridharan:AMD ;Xun Jian ;Virginia Tech
6-B,Reliability and Fault-Tolerance,55,55,Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-chip Memories,Behzad Salami:Barcelona Supercomputing Center (BSC) ;Osman Unsal:Barcelona Supercomputing Center (BSC) ;Adrian Cristal:Barcelona Supercomputing Center (BSC)
6-B,Reliability and Fault-Tolerance,56,56,Error Correlation Prediction in Lockstep Processors for Safety-critical Systems,Emre Ozer:Arm ;Balaji Venu:Arm ;Xabier Iturbe:Arm ;Shidhartha Das:Arm ;Spyros Lyberis:Arm ;John Biggs:Arm ;Pete Harrod:Arm ;John Penton:Arm 
6-B,Reliability and Fault-Tolerance,57,57,Error Site Pruning for Practical Reliability Analysis of GPGPU Applications,Bin Nie:College of William and Mary ;Lishan Yang:College of William and Mary ;Adwait Jog:College of William and Mary ;Evgenia Smirni:College of William and Mary
6-B,Reliability and Fault-Tolerance,58,58,SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection,Michael B. Sullivan:NVIDIA ;Siva Kumar Sastry Hari:NVIDIA ;Brian Zimmer:NVIDIA ;Timothy Tsai:NVIDIA ;Stephen W. Keckler:NVIDIA
7-A,best paper,59,59,CEASER: Mitigating Eviction-Based Cache Attacks via Dynamically Encrypted Address,Moinuddin Qureshi:Georgia Institute of Technology ;Moinuddin Qureshi:Georgia Tech  
7-A,best paper,60,60,PipeProof: Automated Memory Consistency Proofs of Microarchitectural Specifications,Yatin A. Manerkar:Princeton University ;Daniel Lustig:NVIDIA ;Margaret Martonosi:Princeton University ;Aarti Gupta:Princeton University
7-B,best paper,61,61,Application-Transparent Near-Memory Processing Architecture with Memory Channel Network,Mohammad Alian:UIUC ;Seung Won Min:UIUC ;Hadi Asgharimoghaddam:UIUC ;Ashutosh Dhar:UIUC ;Dong Kai Wang:UIUC ;Thomas Roewer:IBM ;Adam McPadden:IBM ;Oliver OHalloran:IBM ;Deming Chen:UIUC ;Jinjun Xiong:IBM ;Daehoon Kim:DGIST ;Wen-mei Hwu:UIUC ;Nam Sung Kim:UIUC
7-B,best paper,62,62,End-to-End Automated Exploit Generation for Diagnosing Processor Designs,Rui Zhang (UNC Chapel Hill) Calvin Deutschbein (UNC Chapel Hill) Peng Huang (Johns Hopkins University) Cynthia Sturton (UNC Chapel Hill)
8-A,Non-Conventional Architectures,63,63,MDACache:Caching for Multi-Dimensional-Access Memories,Sumitha George:PSU ;Minli Julie Liao:PSU ;Huaipan Jiang:PSU ;Jagadish Kotra:AMD Research ;Mahmut Kandemir:PSU ;John Sampson:PSU ;Vijaykrishnan Narayanan:PSU ;Jagadish Kotra:AMD Research 
8-A,Non-Conventional Architectures,64,64,GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware,Ananda Samajdar:Georgia Institute of Technology ;Parth Mannan:Georgia Institute of Technology ;Kartikay Garg:Georgia Institute of Technology ;Tushar Krishna:Georgia Institute of Technology 
8-A,Non-Conventional Architectures,65,65,Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures,Yongshan Ding (University of Chicago) Adam Holmes (University of Chicago) Ali Javadi-Abhari (Princeton University) Diana Franklin (University of Chicago) Margaret Martonosi (Princeton University) Frederic T. Chong (University of Chicago) 
8-B,Mobile and Embedded Architectures,66,66,CritICs Critiquing Criticality in Mobile Apps,Prasanna Venaktesh Rengasamy:Penn State ;Haibo Zhang:Penn State ;Shulin Zhao:Penn State ;Nachiappan Chidhambaram Nachiappan:Penn State ;Anand Sivasubramaniam:Penn State ;Mahmut Kandemir:Penn State ;Chita Das:Penn State  
8-B,Mobile and Embedded Architectures,67,67,EMProf: Memory Profiling via EM-Emanation in IoT and Hand-Held Devices,Moumita Dey:Georgia Institute of Technology ;Alireza Nazari:Georgia Institute of Technology ;Alenka Zajic:Georgia Institute of Technology ;Milos Prvulovic:Georgia Institute of Technology 
8-B,Mobile and Embedded Architectures,68,68,MAVBench: Micro Aerial Vehicle Benchmarking,Behzad Boroujerdia:(University of Texas at Austin ;Hasan Genc:University of Texas at Austin ;Srivatsan Krishnan:University of Texas at Austin ;Wenzhi Cui :University of Texas at Austin ;Aleksandra Faust:Google ;Vijay Janapa University:University of Texas at Austin/Google       
9-A,Domain-Specific Architectures,69,69,Architectural Support for Efficient Large-Scale Automata Processing,"Hongyuan Liu:College of William & Mary ;Mohamed Ibrahim:College of William & Mary ;Onur Kayiran:Advanced Micro Devices, Inc. ;Sreepathi Pai:University of Rochester ;Adwait Jog:College of William & Mary "
9-A,Domain-Specific Architectures,70,70,ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata,Kevin Angstadt:University of Michigan ;Arun Subramaniyan:University of Michigan ;Elaheh Sadredini:University of Virginia ;Reza Rahimi:University of Virginia ;Kevin Skadron:University of Virginia ;Westley Weimer:University of Michigan ;Reetuparna Das:University of Michigan      
9-A,Domain-Specific Architectures,71,71,MORPH: Hardware-Software Codesign for Efficient Video Understanding,Kartik Hegde:UIUC ;Rohit Agrawal:UIUC ;Yulun Yao:UIUC ;Christopher W. Fletcher:UIUC 
9-B,Security-II,72,72,Metis: Automated Exploit Program Generation for Hardware Security Verification,Caroline Trippel:Princeton University ;Daniel Lustig:NVIDIA ;Margaret Martonosi:Princeton Univeristy
9-B,Security-II,73,73,Shadow Block: Accelerating ORAM Accesses with Data Duplication,Xian Zhang:Peking University ;Guangyu Sun:Peking University ;Peichen Xie:Peking University ;Chao Zhang:Peking University ;Yannan Liu:The Chinese University of Hong Kong ;Lingxiao Wei:The Chinese University of Hong Kong ;Qiang Xu:The Chinese University of Hong Kong ;Jason Xue:City University of Hong Kong
9-B,Security-II,74,74,DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors,"Vladimir Kiriansky:Massachusetts Institute of Technology (MIT) ;Ilia Lebedev:Massachusetts Institute of Technology (MIT) ;Saman Amarasinghe:Massachusetts Institute of Technology (MIT) ;Srinivas Devadas:Massachusetts Institute of Technology (MIT) ;Joel Emer:NVIDIA, Massachusetts Institute of Technology (MIT)       "
