\hypertarget{stm32f7xx__hal__gpio_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+gpio.h File Reference}
\label{stm32f7xx__hal__gpio_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_gpio.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_gpio.h}}


Header file of G\+P\+IO H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+0}~((uint16\+\_\+t)0x0001\+U)  /$\ast$ Pin 0 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+1}~((uint16\+\_\+t)0x0002\+U)  /$\ast$ Pin 1 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+2}~((uint16\+\_\+t)0x0004\+U)  /$\ast$ Pin 2 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+3}~((uint16\+\_\+t)0x0008\+U)  /$\ast$ Pin 3 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+4}~((uint16\+\_\+t)0x0010\+U)  /$\ast$ Pin 4 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+5}~((uint16\+\_\+t)0x0020\+U)  /$\ast$ Pin 5 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+6}~((uint16\+\_\+t)0x0040\+U)  /$\ast$ Pin 6 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+7}~((uint16\+\_\+t)0x0080\+U)  /$\ast$ Pin 7 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+8}~((uint16\+\_\+t)0x0100\+U)  /$\ast$ Pin 8 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+9}~((uint16\+\_\+t)0x0200\+U)  /$\ast$ Pin 9 selected    $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+10}~((uint16\+\_\+t)0x0400\+U)  /$\ast$ Pin 10 selected   $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+11}~((uint16\+\_\+t)0x0800\+U)  /$\ast$ Pin 11 selected   $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+12}~((uint16\+\_\+t)0x1000\+U)  /$\ast$ Pin 12 selected   $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+13}~((uint16\+\_\+t)0x2000\+U)  /$\ast$ Pin 13 selected   $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+14}~((uint16\+\_\+t)0x4000\+U)  /$\ast$ Pin 14 selected   $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+15}~((uint16\+\_\+t)0x8000\+U)  /$\ast$ Pin 15 selected   $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+All}~((uint16\+\_\+t)0x\+F\+F\+F\+F\+U)  /$\ast$ All pins selected $\ast$/
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F\+U) /$\ast$ P\+I\+N mask for assert test $\ast$/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_gaf40bec3146810028a84b628d37d3b391}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+P\+UT}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga1013838a64cec2f8c88f079c449d1982}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+PP}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga2f91757829f6e9505ec386b840941929}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+OD}}~((uint32\+\_\+t)0x00000011\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+PP}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+OD}}~((uint32\+\_\+t)0x00000012\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga7a04f9ab65ad572ad20791a35009220c}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG}}~((uint32\+\_\+t)0x00000003\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga088659562e68426d9a72821ea4fd8d50}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG}}~((uint32\+\_\+t)0x10110000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_gaa166210a6da3ac7e8d7504702520e522}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10210000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10310000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+NG}}~((uint32\+\_\+t)0x10120000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10220000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga1b760771297ed2fc55a6b13071188491}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10320000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed__define_gab7916c4265bfa1b26a5205ea9c1caa4e}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+L\+OW}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed__define_ga1724a25a9cf00ebf485daeb09cfa1e25}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+M\+E\+D\+I\+UM}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed__define_gaef5898db71cdb957cd41f940b0087af8}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+H\+I\+GH}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed__define_ga1944cf10e2ab172810d38b681d40b771}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+GH}}~((uint32\+\_\+t)0x00000003\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pull__define_ga5c2862579882c1cc64e36d38fbd07a4c}{G\+P\+I\+O\+\_\+\+N\+O\+P\+U\+LL}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pull__define_gae689bc8f5c42d6df7bd54a8dd372e072}{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+UP}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pull__define_ga75d958d0410c36da7f27d1f4f5c36c14}{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+D\+O\+WN}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_gaae18fc8d92ffa4df2172c78869e712fc}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR \& (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified E\+X\+TI line flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_ga2f28fc349d1812cdc55a77c68d2b278d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR = (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the E\+X\+TI\textquotesingle{}s line pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_ga27f0e1f6c38745169d74620f6a178a94}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+T\+\_\+\+IT}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR \& (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified E\+X\+TI line is asserted or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_ga2a086506eec826f49b200fba64beb9f1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR = (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the E\+X\+TI\textquotesingle{}s line pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_gac50aef6881e1f76032941ead9c9bce61}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+W\+IT}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$S\+W\+I\+ER $\vert$= (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Generates a Software interrupt on selected E\+X\+TI line. \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+ON}(A\+C\+T\+I\+ON)~(((A\+C\+T\+I\+ON) == G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+R\+E\+S\+ET) $\vert$$\vert$ ((A\+C\+T\+I\+ON) == G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+ET))
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+IN}(\+\_\+\+\_\+\+P\+I\+N\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+P\+I\+N\+\_\+\+\_\+) \& G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK) != (uint32\+\_\+t)0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+S\+P\+E\+ED}(S\+P\+E\+ED)
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+U\+LL}(P\+U\+LL)
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}\label{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}} 
enum \mbox{\hyperlink{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}{G\+P\+I\+O\+\_\+\+Pin\+State}} \{ {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+R\+E\+S\+ET} = 0, 
{\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+ET}
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Bit S\+ET and Bit R\+E\+S\+ET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Init} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} $\ast$G\+P\+I\+O\+\_\+\+Init)
\item 
void {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint32\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
\mbox{\hyperlink{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}{G\+P\+I\+O\+\_\+\+Pin\+State}} {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
void {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin, \mbox{\hyperlink{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}{G\+P\+I\+O\+\_\+\+Pin\+State}} Pin\+State)
\item 
void {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Toggle\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Lock\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
void {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+I\+R\+Q\+Handler} (uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
void {\bfseries H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+Callback} (uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of G\+P\+IO H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 