Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 17 15:32:31 2022
| Host         : LAPTOP-GQQ9775L running 64-bit major release  (build 9200)
| Command      : report_methodology -file T_wrapper_methodology_drc_routed.rpt -pb T_wrapper_methodology_drc_routed.pb -rpx T_wrapper_methodology_drc_routed.rpx
| Design       : T_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on RGB_B[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on RGB_B[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on RGB_B[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on RGB_B[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on RGB_B[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on RGB_B[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on RGB_DEN relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on RGB_G[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on RGB_G[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on RGB_G[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on RGB_G[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on RGB_G[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on RGB_G[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on RGB_HS relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on RGB_R[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on RGB_R[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on RGB_R[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on RGB_R[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on RGB_R[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on RGB_R[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on RGB_VS relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on TFT_BL[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on TFT_CLK[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on TFT_CS[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on TFT_MOSI[0] relative to clock(s) clk_fpga_0
Related violations: <none>


