{
  "Top": "a5b",
  "RtlTop": "a5b",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "a5b",
    "Version": "1.0",
    "DisplayName": "A5b",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/a5b.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a5b_bram_V.vhd",
      "impl\/vhdl\/a5b_mux_42_8_1_1.vhd",
      "impl\/vhdl\/a5b.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a5b_bram_V.v",
      "impl\/verilog\/a5b_mux_42_8_1_1.v",
      "impl\/verilog\/a5b.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sam-admin\/git\/Training\/HLS_Assignments\/A5\/5.2\/codes\/Assignment5b\/solution1\/.autopilot\/db\/a5b.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_V_data_0_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_data_1_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_data_2_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_data_3_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_V_data_0_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_data_1_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_data_2_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_data_3_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_V_data_0_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_data_0_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_data_0_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_data_1_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_data_1_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_data_1_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_data_2_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_data_2_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_data_2_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_data_3_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_data_3_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_data_3_V_read": {
      "dir": "out",
      "width": "1"
    },
    "out_V_data_0_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_data_0_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_data_0_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_data_1_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_data_1_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_data_1_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_data_2_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_data_2_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_data_2_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_data_3_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_data_3_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_data_3_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in_V_data_0_V": {
      "interfaceRef": "in_V_data_0_V",
      "dir": "in"
    },
    "in_V_data_1_V": {
      "interfaceRef": "in_V_data_1_V",
      "dir": "in"
    },
    "in_V_data_2_V": {
      "interfaceRef": "in_V_data_2_V",
      "dir": "in"
    },
    "in_V_data_3_V": {
      "interfaceRef": "in_V_data_3_V",
      "dir": "in"
    },
    "out_V_data_0_V": {
      "interfaceRef": "out_V_data_0_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_data_1_V": {
      "interfaceRef": "out_V_data_1_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_data_2_V": {
      "interfaceRef": "out_V_data_2_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_data_3_V": {
      "interfaceRef": "out_V_data_3_V",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "a5b"},
    "Metrics": {"a5b": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.397"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "89",
          "LUT": "1249",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "a5b",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-04-03 17:16:19 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
