$date
	Sat Dec 21 01:49:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope function calc_expected $end
$var reg 1 % a_val $end
$var reg 1 & b_val $end
$upscope $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$scope task check_result $end
$var reg 2 ' expected_result [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
x&
x%
0$
0#
0"
0!
$end
#1000
b0 '
0%
0&
#11000
1!
1$
#12000
b1 '
1&
#22000
0$
1#
#23000
1%
0&
#33000
0!
1"
1$
#34000
b10 '
1&
#144000
