{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723646223199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723646223201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:37:03 2024 " "Processing started: Wed Aug 14 11:37:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723646223201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723646223201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723646223201 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723646223397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-hardware " "Found design unit 1: processor-hardware" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223857 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723646223861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_rfwdata processor.vhd(16) " "VHDL Signal Declaration warning at processor.vhd(16): used implicit default value for signal \"c_rfwdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723646223864 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_ird processor.vhd(20) " "Verilog HDL or VHDL warning at processor.vhd(20): object \"c_ird\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723646223864 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_ld processor.vhd(19) " "VHDL Signal Declaration warning at processor.vhd(19): used implicit default value for signal \"pc_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723646223864 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.vhd 2 1 " "Using design file ROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223883 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:readonlymemory " "Elaborating entity \"ROM\" for hierarchy \"ROM:readonlymemory\"" {  } { { "processor.vhd" "readonlymemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223884 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable ROM.vhd(43) " "VHDL Process Statement warning at ROM.vhd(43): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723646223887 "|processor|ROM:readonlymemory"}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223890 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:randomaccessmemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:randomaccessmemory\"" {  } { { "processor.vhd" "randomaccessmemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable RAM.vhd(42) " "VHDL Process Statement warning at RAM.vhd(42): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723646223892 "|processor|RAM:randomaccessmemory"}
{ "Warning" "WSGN_SEARCH_FILE" "operational.vhd 2 1 " "Using design file operational.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational-behav " "Found design unit 1: operational-behav" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223894 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational " "Found entity 1: operational" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational operational:operationalunit " "Elaborating entity \"operational\" for hierarchy \"operational:operationalunit\"" {  } { { "processor.vhd" "operationalunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy0 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy0\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723646223896 "|processor|operational:operationalunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy1 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy1\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723646223896 "|processor|operational:operationalunit"}
{ "Warning" "WSGN_SEARCH_FILE" "mux3x1_16bits.vhd 2 1 " "Using design file mux3x1_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_16bits-behavior " "Found design unit 1: mux3x1_16bits-behavior" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_16bits " "Found entity 1: mux3x1_16bits" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_16bits operational:operationalunit\|mux3x1_16bits:mux " "Elaborating entity \"mux3x1_16bits\" for hierarchy \"operational:operationalunit\|mux3x1_16bits:mux\"" {  } { { "operational.vhd" "mux" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223901 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile operational:operationalunit\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"operational:operationalunit\|regfile:reg\"" {  } { { "operational.vhd" "reg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723646223903 "|processor|operational:operationalunit|regfile:reg"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator16.vhd 2 1 " "Using design file comparator16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator16-behavior " "Found design unit 1: comparator16-behavior" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223905 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator16 " "Found entity 1: comparator16" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator16 operational:operationalunit\|comparator16:comp0 " "Elaborating entity \"comparator16\" for hierarchy \"operational:operationalunit\|comparator16:comp0\"" {  } { { "operational.vhd" "comp0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223908 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu operational:operationalunit\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"operational:operationalunit\|alu:alu0\"" {  } { { "operational.vhd" "alu0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223908 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux control.vhd " "Entity \"mux\" obtained from \"control.vhd\" instead of from Quartus II megafunction library" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 228 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1723646223913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 16 8 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg4-structural " "Found design unit 2: reg4-structural" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 combinacional-comb " "Found design unit 3: combinacional-comb" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instreg-behav " "Found design unit 4: instreg-behav" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pc-behavioral " "Found design unit 5: pc-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 adder-behavioral " "Found design unit 6: adder-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux-behavior " "Found design unit 7: mux-behavior" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 control-controller " "Found design unit 8: control-controller" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg4 " "Found entity 2: reg4" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "3 combinacional " "Found entity 3: combinacional" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "4 instreg " "Found entity 4: instreg" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "5 pc " "Found entity 5: pc" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723646223913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723646223913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlunit " "Elaborating entity \"control\" for hierarchy \"control:controlunit\"" {  } { { "processor.vhd" "controlunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_out control.vhd(282) " "VHDL Signal Declaration warning at control.vhd(282): used implicit default value for signal \"mux_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 282 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723646223917 "|processor|control:controlunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_muxout control.vhd(283) " "Verilog HDL or VHDL warning at control.vhd(283): object \"debug_muxout\" assigned a value but never read" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723646223917 "|processor|control:controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 control:controlunit\|reg4:statereg " "Elaborating entity \"reg4\" for hierarchy \"control:controlunit\|reg4:statereg\"" {  } { { "control.vhd" "statereg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop control:controlunit\|reg4:statereg\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"control:controlunit\|reg4:statereg\|flipflop:ff0\"" {  } { { "control.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723646223919 "|processor|control:controlunit|reg4:statereg|flipflop:ff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinacional control:controlunit\|combinacional:comb " "Elaborating entity \"combinacional\" for hierarchy \"control:controlunit\|combinacional:comb\"" {  } { { "control.vhd" "comb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg control:controlunit\|instreg:instructionreg " "Elaborating entity \"instreg\" for hierarchy \"control:controlunit\|instreg:instructionreg\"" {  } { { "control.vhd" "instructionreg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc control:controlunit\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"control:controlunit\|pc:programcounter\"" {  } { { "control.vhd" "programcounter" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control:controlunit\|adder:add " "Elaborating entity \"adder\" for hierarchy \"control:controlunit\|adder:add\"" {  } { { "control.vhd" "add" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux control:controlunit\|mux:multiplexador " "Elaborating entity \"mux\" for hierarchy \"control:controlunit\|mux:multiplexador\"" {  } { { "control.vhd" "multiplexador" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223933 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dbg controlunit " "Port \"dbg\" does not exist in macrofunction \"controlunit\"" {  } { { "processor.vhd" "controlunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 83 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723646223963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1723646223968 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723646224103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 14 11:37:04 2024 " "Processing ended: Wed Aug 14 11:37:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723646224103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723646224103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723646224103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723646224103 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 23 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 23 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723646224184 ""}
