// Seed: 2599093287
module module_0;
  assign id_1 = id_1 - 1'b0;
  reg  id_2;
  wire id_3;
  id_4 :
  assert property (@(1'b0 - id_1) 1)
  else begin : LABEL_0
    id_2 <= #1 id_2;
    id_4#(.id_2(1'b0 == id_1)) = ~1;
  end
  wire id_5;
  final $display;
  id_6 :
  assert property (@(negedge 1) 1'b0)
  else id_4 <= 1'b0;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output tri id_2
    , id_7,
    output tri0 id_3,
    input tri1 id_4,
    input wand id_5
);
  wire id_8;
  wire id_10;
  always @(posedge 1'b0);
  module_0 modCall_1 ();
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_1 = 1;
  tri id_14 = id_7;
endmodule
