$date
	Thu Jun 12 14:40:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$var wire 1 ! SUM $end
$var wire 1 " CARRY $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 & i $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1!
1&
1#
#8000
1"
0!
1(
1%
#10000
0"
1!
0(
0&
0#
#11000
1"
0!
1(
1&
1$
#15000
1!
0(
0&
1'
1#
#16000
0!
0%
#20000
1!
0"
1&
0'
0#
#22000
0!
0&
0$
#24000
1!
1%
#25000
1"
0!
1(
1&
1#
#30000
0"
1!
0(
0&
0#
#32000
0!
0%
#33000
1!
1&
1$
#35000
0!
1"
0&
1'
1#
#40000
1(
1"
1&
0'
0!
0#
1%
#44000
0"
1!
0(
0&
0$
#45000
1"
0!
1(
1&
1#
#48000
0"
1!
0(
0%
#50000
0!
0&
0#
