Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/v2014.4/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3fc4a5d3650a498bba6b448194a25c23 --debug typical --relax -L xil_defaultlib -L secureip --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb -log elaborate.log 
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.IQSerializer [\IQSerializer(8)\]
Compiling architecture behavior of entity xil_defaultlib.serializer_tb
Built simulation snapshot Serializer_tb_behav
