#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  5 18:43:10 2022
# Process ID: 3316
# Current directory: C:/Xilinx_clase/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10060 C:\Xilinx_clase\Lab1\Lab1.xpr
# Log file: C:/Xilinx_clase/Lab1/vivado.log
# Journal file: C:/Xilinx_clase/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx_clase/Lab1/Lab1.xpr
close [ open C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd w ]
add_files C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pwm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd w ]
add_files -fileset sim_1 C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_pwm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run all
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd} 29
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd} 33
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd} 35
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd} -line 29
restart
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run 100 us
run 100 us
run 100 us
run 100 us
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd} -line 33
run 100 us
run 100 us
run 100 us
run 100 us
restart
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run 100 us
add_wave {{/tb_pwm/uut}} 
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run 100 us
run 100 us
run 100 us
run 100 ms
run 100 ms
run 100 ms
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run all
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd} -line 35
run all
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run all
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} 31
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} 34
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} 38
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} 41
restart
run all
run 10 us
run all
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} 37
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} -line 38
restart
run all
run all
run 10 us
run 10 us
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} -line 31
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} -line 34
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} -line 37
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} -line 41
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
current_wave_config {partea.wcfg}
add_wave {{/tb_pwm/uut}} 
run all
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_pwm.vhd} 30
restart
run all
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
open_wave_config C:/Xilinx_clase/Lab1/partea.wcfg
source tb_pwm.tcl
run all
run all
close_sim
