Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 19:09:31 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          1.95
  Critical Path Slack:           0.15
  Critical Path Clk Period:      2.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8982
  Buf/Inv Cell Count:             832
  Buf Cell Count:                 323
  Inv Cell Count:                 509
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8486
  Sequential Cell Count:          496
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17574.378982
  Noncombinational Area:  1625.702415
  Buf/Inv Area:            785.332826
  Total Buffer Area:           487.57
  Total Inverter Area:         297.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       79775.98
  Net YLength        :       76983.36
  -----------------------------------
  Cell Area:             19200.081397
  Design Area:           19200.081397
  Net Length        :       156759.34


  Design Rules
  -----------------------------------
  Total Number of Nets:         11755
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-169

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               14.53
  -----------------------------------------
  Overall Compile Time:               15.05
  Overall Compile Wall Clock Time:    15.12

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
