

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      158|      158|  1.580 us|  1.580 us|   68|   68|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_fu_126   |dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc   |       11|       11|  0.110 us|  0.110 us|   11|   11|        no|
        |grp_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_fu_137   |dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc   |       66|       66|  0.660 us|  0.660 us|   66|   66|        no|
        |grp_systolic_tile_modulate_fu_161                               |systolic_tile_modulate                               |       79|       79|  0.790 us|  0.790 us|   68|   68|  dataflow|
        |grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_fu_182  |dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc  |       11|       11|  0.110 us|  0.110 us|   11|   11|        no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv26_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv26"   --->   Operation 7 'read' 'indvars_iv26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_C_0 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 8 'alloca' 'local_C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_C_0_1 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 9 'alloca' 'local_C_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_C_0_2 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 10 'alloca' 'local_C_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_C_0_3 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 11 'alloca' 'local_C_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_C_0_4 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 12 'alloca' 'local_C_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_C_0_5 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 13 'alloca' 'local_C_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_C_0_6 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 14 'alloca' 'local_C_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_C_0_7 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 15 'alloca' 'local_C_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv26_c = alloca i64 1"   --->   Operation 16 'alloca' 'indvars_iv26_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%local_B = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 17 'alloca' 'local_B' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%local_B_1_49 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 18 'alloca' 'local_B_1_49' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%local_B_2_50 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 19 'alloca' 'local_B_2_50' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%local_B_3_51 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 20 'alloca' 'local_B_3_51' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%local_B_3 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 21 'alloca' 'local_B_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%local_B_2 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 22 'alloca' 'local_B_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%local_B_1 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 23 'alloca' 'local_B_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%local_B_4 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 24 'alloca' 'local_B_4' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%local_A_0 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:645]   --->   Operation 25 'alloca' 'local_A_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 26 [2/2] (1.36ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc, i5 %indvars_iv26_read, i32 %v217, i32 %local_A_0, i5 %indvars_iv26_c"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (2.68ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc, i32 %local_B, i32 %local_B_1_49, i32 %local_B_2_50, i32 %local_B_3_51, i32 %local_B_3, i32 %local_B_2, i32 %local_B_1, i32 %local_B_4, i5 %indvars_iv26_read, i32 %v218"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 2.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc, i5 %indvars_iv26_read, i32 %v217, i32 %local_A_0, i5 %indvars_iv26_c"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc, i32 %local_B, i32 %local_B_1_49, i32 %local_B_2_50, i32 %local_B_3_51, i32 %local_B_3, i32 %local_B_2, i32 %local_B_1, i32 %local_B_4, i5 %indvars_iv26_read, i32 %v218"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln673 = call void @systolic_tile_modulate, i32 %local_A_0, i32 %local_B_4, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_3_51, i32 %local_B_2_50, i32 %local_B_1_49, i32 %local_B, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673]   --->   Operation 30 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln673 = call void @systolic_tile_modulate, i32 %local_A_0, i32 %local_B_4, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_3_51, i32 %local_B_2_50, i32 %local_B_1_49, i32 %local_B, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673]   --->   Operation 31 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 32 [2/2] (3.33ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0, i5 %indvars_iv26_c, i32 %v219"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 3.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @indvars_OC_iv26_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i5 %indvars_iv26_c, i5 %indvars_iv26_c"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %indvars_iv26_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2"   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0, i5 %indvars_iv26_c, i32 %v219"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v218]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v217]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv26_read        (read                ) [ 0010000]
local_C_0                (alloca              ) [ 0011111]
local_C_0_1              (alloca              ) [ 0011111]
local_C_0_2              (alloca              ) [ 0011111]
local_C_0_3              (alloca              ) [ 0011111]
local_C_0_4              (alloca              ) [ 0011111]
local_C_0_5              (alloca              ) [ 0011111]
local_C_0_6              (alloca              ) [ 0011111]
local_C_0_7              (alloca              ) [ 0011111]
indvars_iv26_c           (alloca              ) [ 0111111]
local_B                  (alloca              ) [ 0011100]
local_B_1_49             (alloca              ) [ 0011100]
local_B_2_50             (alloca              ) [ 0011100]
local_B_3_51             (alloca              ) [ 0011100]
local_B_3                (alloca              ) [ 0011100]
local_B_2                (alloca              ) [ 0011100]
local_B_1                (alloca              ) [ 0011100]
local_B_4                (alloca              ) [ 0011100]
local_A_0                (alloca              ) [ 0011100]
call_ln0                 (call                ) [ 0000000]
call_ln0                 (call                ) [ 0000000]
call_ln673               (call                ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln0                 (call                ) [ 0000000]
ret_ln0                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv26">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv26"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v219">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v219"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v218">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v218"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v217">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v217"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_tile_modulate"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_OC_iv26_c_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="local_C_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="local_C_0_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="local_C_0_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="local_C_0_3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="local_C_0_4_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_C_0_5_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="local_C_0_6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="local_C_0_7_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvars_iv26_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv26_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="local_B_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="local_B_1_49_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_1_49/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="local_B_2_50_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_2_50/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="local_B_3_51_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_3_51/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="local_B_3_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="local_B_2_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="local_B_1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="local_B_4_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_A_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv26_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv26_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="0" index="4" bw="5" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="32" slack="0"/>
<pin id="142" dir="0" index="4" bw="32" slack="0"/>
<pin id="143" dir="0" index="5" bw="32" slack="0"/>
<pin id="144" dir="0" index="6" bw="32" slack="0"/>
<pin id="145" dir="0" index="7" bw="32" slack="0"/>
<pin id="146" dir="0" index="8" bw="32" slack="0"/>
<pin id="147" dir="0" index="9" bw="5" slack="0"/>
<pin id="148" dir="0" index="10" bw="32" slack="0"/>
<pin id="149" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_systolic_tile_modulate_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="10" bw="32" slack="2"/>
<pin id="173" dir="0" index="11" bw="32" slack="2"/>
<pin id="174" dir="0" index="12" bw="32" slack="2"/>
<pin id="175" dir="0" index="13" bw="32" slack="2"/>
<pin id="176" dir="0" index="14" bw="32" slack="2"/>
<pin id="177" dir="0" index="15" bw="32" slack="2"/>
<pin id="178" dir="0" index="16" bw="32" slack="2"/>
<pin id="179" dir="0" index="17" bw="32" slack="2"/>
<pin id="180" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln673/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="4"/>
<pin id="185" dir="0" index="2" bw="32" slack="4"/>
<pin id="186" dir="0" index="3" bw="32" slack="4"/>
<pin id="187" dir="0" index="4" bw="32" slack="4"/>
<pin id="188" dir="0" index="5" bw="32" slack="4"/>
<pin id="189" dir="0" index="6" bw="32" slack="4"/>
<pin id="190" dir="0" index="7" bw="32" slack="4"/>
<pin id="191" dir="0" index="8" bw="32" slack="4"/>
<pin id="192" dir="0" index="9" bw="5" slack="4"/>
<pin id="193" dir="0" index="10" bw="32" slack="0"/>
<pin id="194" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvars_iv26_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv26_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="local_C_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0 "/>
</bind>
</comp>

<comp id="209" class="1005" name="local_C_0_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="local_C_0_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="local_C_0_3_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="local_C_0_4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="local_C_0_5_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2"/>
<pin id="235" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="local_C_0_6_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="local_C_0_7_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_C_0_7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="indvars_iv26_c_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv26_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="116" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="151"><net_src comp="84" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="152"><net_src comp="88" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="153"><net_src comp="92" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="154"><net_src comp="96" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="155"><net_src comp="100" pin="1"/><net_sink comp="137" pin=5"/></net>

<net id="156"><net_src comp="104" pin="1"/><net_sink comp="137" pin=6"/></net>

<net id="157"><net_src comp="108" pin="1"/><net_sink comp="137" pin=7"/></net>

<net id="158"><net_src comp="112" pin="1"/><net_sink comp="137" pin=8"/></net>

<net id="159"><net_src comp="120" pin="2"/><net_sink comp="137" pin=9"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="137" pin=10"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="200"><net_src comp="120" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="137" pin=9"/></net>

<net id="206"><net_src comp="48" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="161" pin=17"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="212"><net_src comp="52" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="161" pin=16"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="182" pin=7"/></net>

<net id="218"><net_src comp="56" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="161" pin=15"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="224"><net_src comp="60" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="161" pin=14"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="230"><net_src comp="64" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="161" pin=13"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="236"><net_src comp="68" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="161" pin=12"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="242"><net_src comp="72" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="161" pin=11"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="248"><net_src comp="76" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="161" pin=10"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="254"><net_src comp="80" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="182" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v219 | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_l_ni.1 : indvars_iv26 | {1 }
	Port: dataflow_in_loop_l_ni.1 : v218 | {1 2 }
	Port: dataflow_in_loop_l_ni.1 : v217 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_fu_126 |    0    |  0.774  |    73   |    54   |
|   call   |  grp_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_fu_137 |    0    |  0.387  |    33   |   130   |
|          |                grp_systolic_tile_modulate_fu_161               |    40   |  12.384 |   4913  |   3079  |
|          | grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_fu_182 |    0    |  3.483  |   268   |   163   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                  indvars_iv26_read_read_fu_120                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    40   |  17.028 |   5287  |   3426  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|  local_A_0 |    0   |   32   |   33   |    0   |
|   local_B  |    0   |   32   |   33   |    0   |
|  local_B_1 |    0   |   32   |   33   |    0   |
|local_B_1_49|    0   |   32   |   33   |    0   |
|  local_B_2 |    0   |   32   |   33   |    0   |
|local_B_2_50|    0   |   32   |   33   |    0   |
|  local_B_3 |    0   |   32   |   33   |    0   |
|local_B_3_51|    0   |   32   |   33   |    0   |
|  local_B_4 |    0   |   32   |   33   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    0   |   288  |   297  |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  indvars_iv26_c_reg_251 |    5   |
|indvars_iv26_read_reg_197|    5   |
|   local_C_0_1_reg_209   |   32   |
|   local_C_0_2_reg_215   |   32   |
|   local_C_0_3_reg_221   |   32   |
|   local_C_0_4_reg_227   |   32   |
|   local_C_0_5_reg_233   |   32   |
|   local_C_0_6_reg_239   |   32   |
|   local_C_0_7_reg_245   |   32   |
|    local_C_0_reg_203    |   32   |
+-------------------------+--------+
|          Total          |   266  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_fu_126 |  p1  |   2  |   5  |   10   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_fu_137 |  p9  |   2  |   5  |   10   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   20   ||  0.774  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   17   |  5287  |  3426  |    -   |
|   Memory  |    0   |    -   |    -   |   288  |   297  |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   266  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   40   |   17   |  5841  |  3741  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
