// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="StreamingMaxPool_Batch_4_StreamingMaxPool_Batch_4,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.145000,HLS_SYN_LAT=372,HLS_SYN_TPT=none,HLS_SYN_MEM=15,HLS_SYN_DSP=0,HLS_SYN_FF=304,HLS_SYN_LUT=828,HLS_VERSION=2020_2}" *)

module StreamingMaxPool_Batch_4 (
        ap_clk,
        ap_rst_n,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_pp1_stage0 = 10'd256;
parameter    ap_ST_fsm_state12 = 10'd512;

input   ap_clk;
input   ap_rst_n;
input  [255:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [255:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;

 reg    ap_rst_n_inv;
reg    in0_V_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln78_fu_247_p2;
wire    ap_CS_fsm_state7;
reg    out_V_TDATA_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln89_reg_349;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] icmp_ln89_reg_349_pp1_iter1_reg;
reg   [3:0] outpix_reg_218;
wire   [3:0] yp_1_fu_229_p2;
reg   [3:0] yp_1_reg_306;
wire    ap_CS_fsm_state5;
wire    regslice_both_out_V_U_apdone_blk;
wire   [0:0] icmp_ln77_fu_235_p2;
wire   [4:0] add_ln78_fu_241_p2;
reg   [4:0] add_ln78_reg_315;
reg    ap_block_state6;
wire   [3:0] select_ln78_fu_259_p3;
reg   [3:0] select_ln78_reg_323;
reg   [255:0] in0_V_read_reg_328;
reg   [2:0] buf_V_addr_9_reg_333;
wire   [3:0] add_ln79_fu_284_p2;
wire   [3:0] add_ln89_fu_289_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state9_pp1_stage0_iter0;
reg    ap_block_state10_pp1_stage0_iter1;
reg    ap_block_state10_io;
reg    ap_block_state11_pp1_stage0_iter2;
reg    ap_block_state11_io;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln89_fu_295_p2;
wire   [255:0] buf_V_q0;
wire    ap_CS_fsm_state8;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg   [2:0] buf_V_address0;
reg    buf_V_ce0;
reg    buf_V_we0;
reg   [2:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [255:0] buf_V_d1;
reg   [3:0] yp_reg_185;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state12;
reg   [4:0] indvar_flatten_reg_196;
reg   [3:0] xp_reg_207;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln79_fu_267_p1;
wire   [63:0] zext_ln89_fu_301_p1;
reg    ap_block_pp1_stage0_01001;
wire   [255:0] or_ln709_fu_277_p2;
wire   [0:0] icmp_ln79_fu_253_p2;
wire   [255:0] or_ln709_1_fu_272_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    regslice_both_in0_V_U_apdone_blk;
wire   [255:0] in0_V_TDATA_int_regslice;
wire    in0_V_TVALID_int_regslice;
reg    in0_V_TREADY_int_regslice;
wire    regslice_both_in0_V_U_ack_in;
reg    out_V_TVALID_int_regslice;
wire    out_V_TREADY_int_regslice;
wire    regslice_both_out_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
end

StreamingMaxPool_Batch_4_buf_V #(
    .DataWidth( 256 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_V_address0),
    .ce0(buf_V_ce0),
    .we0(buf_V_we0),
    .d0(256'd0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

StreamingMaxPool_Batch_4_regslice_both #(
    .DataWidth( 256 ))
regslice_both_in0_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in0_V_TDATA),
    .vld_in(in0_V_TVALID),
    .ack_in(regslice_both_in0_V_U_ack_in),
    .data_out(in0_V_TDATA_int_regslice),
    .vld_out(in0_V_TVALID_int_regslice),
    .ack_out(in0_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_in0_V_U_apdone_blk)
);

StreamingMaxPool_Batch_4_regslice_both #(
    .DataWidth( 256 ))
regslice_both_out_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(buf_V_q0),
    .vld_in(out_V_TVALID_int_regslice),
    .ack_in(out_V_TREADY_int_regslice),
    .data_out(out_V_TDATA),
    .vld_out(regslice_both_out_V_U_vld_out),
    .ack_out(out_V_TREADY),
    .apdone_blk(regslice_both_out_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state9)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((in0_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten_reg_196 <= add_ln78_reg_315;
    end else if (((icmp_ln77_fu_235_p2 == 1'd0) & (regslice_both_out_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten_reg_196 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        outpix_reg_218 <= 4'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_fu_295_p2 == 1'd0))) begin
        outpix_reg_218 <= add_ln89_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((in0_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        xp_reg_207 <= add_ln79_fu_284_p2;
    end else if (((icmp_ln77_fu_235_p2 == 1'd0) & (regslice_both_out_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        xp_reg_207 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        yp_reg_185 <= yp_1_reg_306;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        yp_reg_185 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln78_fu_247_p2 == 1'd0) & (in0_V_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln78_reg_315 <= add_ln78_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        buf_V_addr_9_reg_333 <= zext_ln79_fu_267_p1;
        in0_V_read_reg_328 <= in0_V_TDATA_int_regslice;
        select_ln78_reg_323 <= select_ln78_fu_259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln89_reg_349 <= icmp_ln89_fu_295_p2;
        icmp_ln89_reg_349_pp1_iter1_reg <= icmp_ln89_reg_349;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_out_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        yp_1_reg_306 <= yp_1_fu_229_p2;
    end
end

always @ (*) begin
    if ((icmp_ln89_fu_295_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_fu_295_p2 == 1'd0))) begin
        buf_V_address0 = zext_ln89_fu_301_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address0 = zext_ln79_fu_267_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        buf_V_address0 = 64'd1;
    end else begin
        buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_address1 = buf_V_addr_9_reg_333;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        buf_V_address1 = 64'd0;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4) | (~((icmp_ln78_fu_247_p2 == 1'd0) & (in0_V_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_fu_295_p2 == 1'd0)))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4) | ((in0_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_V_ce1 = 1'b1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_d1 = or_ln709_fu_277_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4))) begin
        buf_V_d1 = 256'd0;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_fu_295_p2 == 1'd0)))) begin
        buf_V_we0 = 1'b1;
    end else begin
        buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4) | ((in0_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_V_we1 = 1'b1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln78_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID_int_regslice;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln78_fu_247_p2 == 1'd0) & (in0_V_TVALID_int_regslice == 1'b0)) & (icmp_ln78_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        in0_V_TREADY_int_regslice = 1'b1;
    end else begin
        in0_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln89_reg_349_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln89_reg_349 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        out_V_TDATA_blk_n = out_V_TREADY_int_regslice;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_349 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        out_V_TVALID_int_regslice = 1'b1;
    end else begin
        out_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln77_fu_235_p2 == 1'd1) & (regslice_both_out_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln77_fu_235_p2 == 1'd0) & (regslice_both_out_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((icmp_ln78_fu_247_p2 == 1'd0) & (in0_V_TVALID_int_regslice == 1'b0)) & (icmp_ln78_fu_247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln78_fu_247_p2 == 1'd0) & (in0_V_TVALID_int_regslice == 1'b0)) & (icmp_ln78_fu_247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((in0_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln89_fu_295_p2 == 1'd1)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln89_fu_295_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_241_p2 = (indvar_flatten_reg_196 + 5'd1);

assign add_ln79_fu_284_p2 = (select_ln78_reg_323 + 4'd1);

assign add_ln89_fu_289_p2 = (outpix_reg_218 + 4'd1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((icmp_ln89_reg_349_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (out_V_TREADY_int_regslice == 1'b0)) | ((icmp_ln89_reg_349 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (out_V_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter2 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((icmp_ln89_reg_349_pp1_iter1_reg == 1'd0) & (out_V_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((icmp_ln89_reg_349 == 1'd0) & (out_V_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter2 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((icmp_ln89_reg_349_pp1_iter1_reg == 1'd0) & (out_V_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((icmp_ln89_reg_349 == 1'd0) & (out_V_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_state10_io = ((icmp_ln89_reg_349 == 1'd0) & (out_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter1 = ((icmp_ln89_reg_349 == 1'd0) & (out_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state11_io = ((icmp_ln89_reg_349_pp1_iter1_reg == 1'd0) & (out_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp1_stage0_iter2 = ((icmp_ln89_reg_349_pp1_iter1_reg == 1'd0) & (out_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((icmp_ln78_fu_247_p2 == 1'd0) & (in0_V_TVALID_int_regslice == 1'b0));
end

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign icmp_ln77_fu_235_p2 = ((yp_reg_185 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_247_p2 = ((indvar_flatten_reg_196 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_253_p2 = ((xp_reg_207 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_295_p2 = ((outpix_reg_218 == 4'd8) ? 1'b1 : 1'b0);

assign in0_V_TREADY = regslice_both_in0_V_U_ack_in;

assign or_ln709_1_fu_272_p2 = (in0_V_read_reg_328 | buf_V_q0);

assign or_ln709_fu_277_p2 = (or_ln709_1_fu_272_p2 | in0_V_TDATA_int_regslice);

assign out_V_TVALID = regslice_both_out_V_U_vld_out;

assign select_ln78_fu_259_p3 = ((icmp_ln79_fu_253_p2[0:0] == 1'b1) ? 4'd0 : xp_reg_207);

assign yp_1_fu_229_p2 = (yp_reg_185 + 4'd1);

assign zext_ln79_fu_267_p1 = select_ln78_fu_259_p3;

assign zext_ln89_fu_301_p1 = outpix_reg_218;

endmodule //StreamingMaxPool_Batch_4
