###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       328734   # Number of WRITE/WRITEP commands
num_reads_done                 =       891685   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       645134   # Number of read row buffer hits
num_read_cmds                  =       891687   # Number of READ/READP commands
num_writes_done                =       328750   # Number of read requests issued
num_write_row_hits             =       274053   # Number of write row buffer hits
num_act_cmds                   =       302676   # Number of ACT commands
num_pre_cmds                   =       302645   # Number of PRE commands
num_ondemand_pres              =       277520   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9540905   # Cyles of rank active rank.0
rank_active_cycles.1           =      9308056   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       459095   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       691944   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1152763   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14741   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6078   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7055   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11068   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2192   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1356   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1460   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          546   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          525   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22670   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           50   # Write cmd latency (cycles)
write_latency[20-39]           =          583   # Write cmd latency (cycles)
write_latency[40-59]           =          913   # Write cmd latency (cycles)
write_latency[60-79]           =         1635   # Write cmd latency (cycles)
write_latency[80-99]           =         2908   # Write cmd latency (cycles)
write_latency[100-119]         =         4507   # Write cmd latency (cycles)
write_latency[120-139]         =         6940   # Write cmd latency (cycles)
write_latency[140-159]         =         9774   # Write cmd latency (cycles)
write_latency[160-179]         =        12592   # Write cmd latency (cycles)
write_latency[180-199]         =        14939   # Write cmd latency (cycles)
write_latency[200-]            =       273893   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       295414   # Read request latency (cycles)
read_latency[40-59]            =        98151   # Read request latency (cycles)
read_latency[60-79]            =       135409   # Read request latency (cycles)
read_latency[80-99]            =        59530   # Read request latency (cycles)
read_latency[100-119]          =        46691   # Read request latency (cycles)
read_latency[120-139]          =        40566   # Read request latency (cycles)
read_latency[140-159]          =        26440   # Read request latency (cycles)
read_latency[160-179]          =        20059   # Read request latency (cycles)
read_latency[180-199]          =        15928   # Read request latency (cycles)
read_latency[200-]             =       153493   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.64104e+09   # Write energy
read_energy                    =  3.59528e+09   # Read energy
act_energy                     =  8.28122e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.20366e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.32133e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95352e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80823e+09   # Active standby energy rank.1
average_read_latency           =      138.636   # Average read request latency (cycles)
average_interarrival           =      8.19367   # Average request interarrival latency (cycles)
total_energy                   =  1.90833e+10   # Total energy (pJ)
average_power                  =      1908.33   # Average power (mW)
average_bandwidth              =      10.4144   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       346534   # Number of WRITE/WRITEP commands
num_reads_done                 =       907496   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       638249   # Number of read row buffer hits
num_read_cmds                  =       907496   # Number of READ/READP commands
num_writes_done                =       346547   # Number of read requests issued
num_write_row_hits             =       274031   # Number of write row buffer hits
num_act_cmds                   =       343425   # Number of ACT commands
num_pre_cmds                   =       343398   # Number of PRE commands
num_ondemand_pres              =       319125   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9460598   # Cyles of rank active rank.0
rank_active_cycles.1           =      9382960   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       539402   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       617040   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1187300   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13944   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6057   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7074   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11078   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2099   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1343   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1483   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          551   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          495   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22637   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           51   # Write cmd latency (cycles)
write_latency[20-39]           =          688   # Write cmd latency (cycles)
write_latency[40-59]           =          956   # Write cmd latency (cycles)
write_latency[60-79]           =         1694   # Write cmd latency (cycles)
write_latency[80-99]           =         2919   # Write cmd latency (cycles)
write_latency[100-119]         =         4395   # Write cmd latency (cycles)
write_latency[120-139]         =         6780   # Write cmd latency (cycles)
write_latency[140-159]         =         9926   # Write cmd latency (cycles)
write_latency[160-179]         =        12758   # Write cmd latency (cycles)
write_latency[180-199]         =        15806   # Write cmd latency (cycles)
write_latency[200-]            =       290561   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       280894   # Read request latency (cycles)
read_latency[40-59]            =        96351   # Read request latency (cycles)
read_latency[60-79]            =       143138   # Read request latency (cycles)
read_latency[80-99]            =        62111   # Read request latency (cycles)
read_latency[100-119]          =        48552   # Read request latency (cycles)
read_latency[120-139]          =        42252   # Read request latency (cycles)
read_latency[140-159]          =        27846   # Read request latency (cycles)
read_latency[160-179]          =        21309   # Read request latency (cycles)
read_latency[180-199]          =        16809   # Read request latency (cycles)
read_latency[200-]             =       168229   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.7299e+09   # Write energy
read_energy                    =  3.65902e+09   # Read energy
act_energy                     =  9.39611e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.58913e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.96179e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90341e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85497e+09   # Active standby energy rank.1
average_read_latency           =      144.181   # Average read request latency (cycles)
average_interarrival           =      7.97409   # Average request interarrival latency (cycles)
total_energy                   =  1.93467e+10   # Total energy (pJ)
average_power                  =      1934.67   # Average power (mW)
average_bandwidth              =      10.7012   # Average bandwidth
