

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader_SD'
================================================================
* Date:           Mon Sep 25 18:28:02 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        DDR_TO_AXIS_READER_AXILITE_SD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  42.00|     41.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  |    Count    | Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+
        |- Loop 1                        |     ?|     ?|         ?|          -|          -| 0 ~ 1048575 |    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|          512|    yes   |
        | + Loop 1.2                     |     ?|     ?|         2|          1|          1|            ?|    yes   |
        | + Loop 1.3                     |  2048|  2048|         2|          1|          1|         2048|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|   2846|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|     744|   1018|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    291|
|Register         |        -|      -|     464|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      4|    1208|   4155|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      1|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |ddr_to_axis_reader_SD_AXILiteS_s_axi_U       |ddr_to_axis_reader_SD_AXILiteS_s_axi       |        0|      0|  178|  252|
    |ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U  |ddr_to_axis_reader_SD_base_ddr_addr_m_axi  |        4|      0|  566|  766|
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                           |        4|      0|  744| 1018|
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |ddr_to_axis_reader_SD_buffer  |        4|  0|   0|   512|   64|     1|        32768|
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                              |        4|  0|   0|   512|   64|     1|        32768|
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+-----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+-----+------------+------------+
    |tmp_s_fu_595_p2                            |     *    |      4|  0|    2|          32|          32|
    |gepindex_fu_819_p2                         |     +    |      0|  0|   15|           4|          15|
    |i_1_fu_660_p2                              |     +    |      0|  0|   20|          20|           1|
    |indvar_next_fu_706_p2                      |     +    |      0|  0|   10|          10|           1|
    |j_2_fu_1101_p2                             |     +    |      0|  0|   13|           2|          13|
    |j_3_fu_772_p2                              |     +    |      0|  0|   13|           2|          13|
    |j_4_fu_846_p2                              |     +    |      0|  0|   13|          13|           1|
    |mem_index_gep_fu_797_p2                    |     +    |      0|  0|   14|           3|          14|
    |offset_1_fu_1335_p2                        |     +    |      0|  0|   32|          32|          10|
    |offset_fu_615_p2                           |     +    |      0|  0|   32|          32|          32|
    |tmp_20_fu_735_p2                           |     +    |      0|  0|   32|           1|          32|
    |tmp_4_fu_681_p2                            |     +    |      0|  0|   32|          32|           1|
    |tmp_22_fu_1134_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_24_fu_1146_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_28_fu_1176_p2                          |     -    |      0|  0|    7|           6|           7|
    |tmp_39_fu_1256_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_41_fu_1268_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_45_fu_1298_p2                          |     -    |      0|  0|    7|           6|           7|
    |tmp_58_fu_985_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_60_fu_997_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_64_fu_1027_p2                          |     -    |      0|  0|    7|           6|           7|
    |tmp_76_fu_879_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_78_fu_891_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_82_fu_921_p2                           |     -    |      0|  0|    7|           6|           7|
    |ap_sig_150                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_163                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_300                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_374                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_570                                 |    and   |      0|  0|    1|           1|           1|
    |tmp_33_fu_1202_p2                          |    and   |      0|  0|   87|          64|          64|
    |tmp_50_fu_1324_p2                          |    and   |      0|  0|   87|          64|          64|
    |tmp_69_fu_1053_p2                          |    and   |      0|  0|   87|          64|          64|
    |tmp_87_fu_947_p2                           |    and   |      0|  0|   87|          64|          64|
    |addrCmp1_fu_813_p2                         |   icmp   |      0|  0|    5|          14|          10|
    |addrCmp_fu_807_p2                          |   icmp   |      0|  0|    4|          10|           4|
    |exitcond1_fu_655_p2                        |   icmp   |      0|  0|    7|          20|          20|
    |exitcond_fu_700_p2                         |   icmp   |      0|  0|    4|          10|          11|
    |tmp_15_fu_1120_p2                          |   icmp   |      0|  0|    3|           6|           6|
    |tmp_18_fu_729_p2                           |   icmp   |      0|  0|   11|          32|           1|
    |tmp_35_fu_1232_p2                          |   icmp   |      0|  0|    3|           6|           6|
    |tmp_3_fu_677_p2                            |   icmp   |      0|  0|   11|          32|          32|
    |tmp_54_fu_971_p2                           |   icmp   |      0|  0|    3|           6|           6|
    |tmp_72_fu_865_p2                           |   icmp   |      0|  0|    3|           6|           6|
    |tmp_31_fu_1190_p2                          |   lshr   |      0|  0|  193|          64|          64|
    |tmp_32_fu_1196_p2                          |   lshr   |      0|  0|  193|           2|          64|
    |tmp_48_fu_1312_p2                          |   lshr   |      0|  0|  193|          64|          64|
    |tmp_49_fu_1318_p2                          |   lshr   |      0|  0|  193|           2|          64|
    |tmp_67_fu_1041_p2                          |   lshr   |      0|  0|  193|          64|          64|
    |tmp_68_fu_1047_p2                          |   lshr   |      0|  0|  193|           2|          64|
    |tmp_85_fu_935_p2                           |   lshr   |      0|  0|  193|          64|          64|
    |tmp_86_fu_941_p2                           |   lshr   |      0|  0|  193|           2|          64|
    |end_pos1_fu_1226_p2                        |    or    |      0|  0|    8|           6|           3|
    |end_pos2_fu_965_p2                         |    or    |      0|  0|    8|           6|           3|
    |end_pos3_fu_859_p2                         |    or    |      0|  0|    8|           6|           3|
    |end_pos_fu_1114_p2                         |    or    |      0|  0|    8|           6|           3|
    |p_BASE_ADDRESS_flag_fu_565_p2              |    or    |      0|  0|    1|           1|           1|
    |p_FRAME_BUFFER_DIM_flag_fu_527_p2          |    or    |      0|  0|    1|           1|           1|
    |p_FRAME_BUFFER_NUMBER_flag_fu_547_p2       |    or    |      0|  0|    1|           1|           1|
    |p_FRAME_OFFSET_flag_fu_541_p2              |    or    |      0|  0|    1|           1|           1|
    |tmp_14_fu_1213_p2                          |    or    |      0|  0|    5|           3|           1|
    |frame_buffer_dim_FRAME_BUFFER_s_fu_533_p3  |  select  |      0|  0|   32|           1|          32|
    |frame_buffer_offset_FRAME_OFFS_fu_579_p3   |  select  |      0|  0|   32|           1|          32|
    |gepindex1_fu_825_p3                        |  select  |      0|  0|   15|           1|          15|
    |gepindex2_fu_833_p3                        |  select  |      0|  0|   15|           1|          15|
    |storemerge_fu_686_p3                       |  select  |      0|  0|   32|           1|           1|
    |tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p3    |  select  |      0|  0|    8|           1|           8|
    |tmp_25_fu_1152_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_26_fu_1160_p3                          |  select  |      0|  0|   64|           1|          64|
    |tmp_27_fu_1168_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_42_fu_1274_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_43_fu_1282_p3                          |  select  |      0|  0|   64|           1|          64|
    |tmp_44_fu_1290_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_61_fu_1003_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_62_fu_1011_p3                          |  select  |      0|  0|   64|           1|          64|
    |tmp_63_fu_1019_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_79_fu_897_p3                           |  select  |      0|  0|    7|           1|           7|
    |tmp_7_BASE_ADDRESS_loc_fu_587_p3           |  select  |      0|  0|   32|           1|          32|
    |tmp_7_base_address_fu_571_p3               |  select  |      0|  0|   32|           1|          32|
    |tmp_80_fu_905_p3                           |  select  |      0|  0|   64|           1|          64|
    |tmp_81_fu_913_p3                           |  select  |      0|  0|    7|           1|           7|
    |tmp_23_fu_1140_p2                          |    xor   |      0|  0|    8|           7|           6|
    |tmp_40_fu_1262_p2                          |    xor   |      0|  0|    8|           7|           6|
    |tmp_59_fu_991_p2                           |    xor   |      0|  0|    8|           7|           6|
    |tmp_77_fu_885_p2                           |    xor   |      0|  0|    8|           7|           6|
    +-------------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                      |          |      4|  0| 2846|        1009|        1644|
    +-------------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |BASE_ADDRESS_flag_phi_fu_356_p4              |   1|          3|    1|          3|
    |BASE_ADDRESS_loc_phi_fu_367_p4               |  32|          3|   32|         96|
    |FRAME_BUFFER_DIM_flag_phi_fu_293_p4          |   1|          3|    1|          3|
    |FRAME_BUFFER_DIM_loc_phi_fu_304_p4           |  32|          3|   32|         96|
    |FRAME_BUFFER_NUMBER_flag_phi_fu_335_p4       |   1|          3|    1|          3|
    |FRAME_BUFFER_NUMBER_loc_phi_fu_346_p4        |   8|          3|    8|         24|
    |FRAME_OFFSET_flag_phi_fu_314_p4              |   1|          3|    1|          3|
    |FRAME_OFFSET_loc_phi_fu_325_p4               |  32|          3|   32|         96|
    |ap_NS_fsm                                    |   6|         14|    1|         14|
    |ap_reg_ppiten_pp0_it2                        |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_ARREADY         |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_channel_1_V_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_outstream_channel_2_V_TREADY  |   1|          2|    1|          2|
    |base_ddr_addr_blk_n_AR                       |   1|          2|    1|          2|
    |base_ddr_addr_blk_n_R                        |   1|          2|    1|          2|
    |buffer_address0                              |   9|          4|    9|         36|
    |buffer_address1                              |   9|          3|    9|         27|
    |i_reg_384                                    |  20|          2|   20|         40|
    |indvar_phi_fu_399_p4                         |  10|          2|   10|         20|
    |indvar_reg_395                               |  10|          2|   10|         20|
    |j1_reg_428                                   |  13|          2|   13|         26|
    |j_1_phi_fu_421_p4                            |  13|          3|   13|         39|
    |j_reg_407                                    |  13|          2|   13|         26|
    |luma_chroma_switch                           |  32|          2|   32|         64|
    |offset1_reg_374                              |  32|          2|   32|         64|
    |outStream_channel_1_V_TDATA                  |   8|          4|    8|         32|
    |outStream_channel_1_V_TDATA_blk_n            |   1|          2|    1|          2|
    |outstream_channel_2_V_TDATA_blk_n            |   1|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 291|         82|  286|        748|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |BASE_ADDRESS_r                               |  32|   0|   32|          0|
    |FRAME_BUFFER_DIM_r                           |  32|   0|   32|          0|
    |FRAME_BUFFER_NUMBER_r                        |   8|   0|    8|          0|
    |FRAME_OFFSET                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  13|   0|   13|          0|
    |ap_reg_ioackin_base_ddr_addr_ARREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_outStream_channel_1_V_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_outstream_channel_2_V_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                        |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_1404_pp0_iter1     |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_395_pp0_iter1        |  10|   0|   10|          0|
    |base_ddr_addr_addr_read_reg_1413             |  64|   0|   64|          0|
    |exitcond_reg_1404                            |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis               |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis_1             |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis_2             |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis_3             |   1|   0|    1|          0|
    |i_1_reg_1393                                 |  20|   0|   20|          0|
    |i_reg_384                                    |  20|   0|   20|          0|
    |indvar_next_reg_1408                         |  10|   0|   10|          0|
    |indvar_reg_395                               |  10|   0|   10|          0|
    |inner_index                                  |  32|   0|   32|          0|
    |inner_index_load_reg_1345                    |  32|   0|   32|          0|
    |j1_reg_428                                   |  13|   0|   13|          0|
    |j_reg_407                                    |  13|   0|   13|          0|
    |luma_chroma_switch                           |  32|   0|   32|          0|
    |offset1_reg_374                              |  32|   0|   32|          0|
    |stereo_enabler_read_reg_1341                 |   1|   0|    1|          0|
    |tmp_10_reg_1418                              |   1|   0|    1|          0|
    |tmp_11_reg_1455                              |   3|   0|    3|          0|
    |tmp_13_reg_1466                              |   2|   0|    2|          0|
    |tmp_18_reg_1422                              |   1|   0|    1|          0|
    |tmp_1_FRAME_BUFFER_NUMBER_loc_s_reg_1372     |   8|   0|   32|         24|
    |tmp_52_reg_1436                              |   3|   0|    3|          0|
    |tmp_5_reg_1385                               |  20|   0|   20|          0|
    |tmp_71_reg_1426                              |   3|   0|    3|          0|
    |tmp_reg_1451                                 |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 464|   0|  488|         24|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR         |  in |    6|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR         |  in |    6|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |        AXILiteS       |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | ddr_to_axis_reader_SD | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader_SD | return value |
|interrupt                     | out |    1| ap_ctrl_hs | ddr_to_axis_reader_SD | return value |
|outStream_channel_1_V_TDATA   | out |    8|    axis    | outStream_channel_1_V |    pointer   |
|outStream_channel_1_V_TVALID  | out |    1|    axis    | outStream_channel_1_V |    pointer   |
|outStream_channel_1_V_TREADY  |  in |    1|    axis    | outStream_channel_1_V |    pointer   |
|outstream_channel_2_V_TDATA   | out |    8|    axis    | outstream_channel_2_V |    pointer   |
|outstream_channel_2_V_TVALID  | out |    1|    axis    | outstream_channel_2_V |    pointer   |
|outstream_channel_2_V_TREADY  |  in |    1|    axis    | outstream_channel_2_V |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

