

================================================================
== Vivado HLS Report for 'operator_double_div6'
================================================================
* Date:           Fri Aug 31 15:26:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.344|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_118  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     432|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1058|     913|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     254|
|Register         |        -|      -|     413|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1471|    1599|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_118  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_double_dbkb_U9    |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U10   |operator_double_dcud  |        0|      0|  522|  437|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0| 1058|  913|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_200_p2          |     +    |      0|  0|  18|           3|          11|
    |xf_V_8_fu_350_p2             |     +    |      0|  0|  63|           1|          56|
    |new_exp_V_fu_210_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_226_p2            |     -    |      0|  0|  18|           2|          11|
    |sel_tmp1_fu_236_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp6_fu_258_p2           |    and   |      0|  0|   6|           1|           1|
    |tmp_1_fu_206_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_3_fu_188_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_194_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_5_fu_279_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_6_fu_221_p2              |   icmp   |      0|  0|  13|          11|           2|
    |sel_tmp5_demorgan_fu_248_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_2_fu_292_p2              |    or    |      0|  0|   6|           1|           1|
    |p_1_fu_284_p3                |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_298_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_560_p3          |  select  |      0|  0|  52|           1|          52|
    |p_cast_cast_fu_180_p3        |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_241_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_264_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_4_fu_272_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_cast_cast_fu_214_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_5_fu_344_p3             |  select  |      0|  0|  56|           1|          56|
    |xf_V_7_fu_329_p3             |  select  |      0|  0|  56|           1|          56|
    |sel_tmp5_fu_252_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_231_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 432|          88|         327|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  177|         40|    1|         40|
    |grp_lut_div3_chunk_fu_118_d_V     |   62|         15|    4|         60|
    |grp_lut_div3_chunk_fu_118_r_in_V  |   15|          3|    2|          6|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  254|         58|    7|        106|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  39|   0|   39|          0|
    |call_ret10_i_i_reg_791_0                |   4|   0|    4|          0|
    |call_ret11_i_i_reg_796_0                |   4|   0|    4|          0|
    |call_ret12_i_i_reg_801_0                |   4|   0|    4|          0|
    |call_ret13_i_i_reg_806_0                |   4|   0|    4|          0|
    |call_ret2_i_i_reg_751_0                 |   4|   0|    4|          0|
    |call_ret3_i_i_reg_756_0                 |   4|   0|    4|          0|
    |call_ret4_i_i_reg_761_0                 |   4|   0|    4|          0|
    |call_ret5_i_i_reg_766_0                 |   4|   0|    4|          0|
    |call_ret6_i_i_reg_771_0                 |   4|   0|    4|          0|
    |call_ret7_i_i_reg_776_0                 |   4|   0|    4|          0|
    |call_ret8_i_i_reg_781_0                 |   4|   0|    4|          0|
    |call_ret9_i_i_reg_786_0                 |   4|   0|    4|          0|
    |d_chunk_V_10_reg_731                    |   4|   0|    4|          0|
    |d_chunk_V_11_reg_736                    |   4|   0|    4|          0|
    |d_chunk_V_12_reg_741                    |   4|   0|    4|          0|
    |d_chunk_V_13_reg_746                    |   4|   0|    4|          0|
    |d_chunk_V_1_reg_686                     |   4|   0|    4|          0|
    |d_chunk_V_2_reg_691                     |   4|   0|    4|          0|
    |d_chunk_V_3_reg_696                     |   4|   0|    4|          0|
    |d_chunk_V_4_reg_701                     |   4|   0|    4|          0|
    |d_chunk_V_5_reg_706                     |   4|   0|    4|          0|
    |d_chunk_V_6_reg_711                     |   4|   0|    4|          0|
    |d_chunk_V_7_reg_716                     |   4|   0|    4|          0|
    |d_chunk_V_8_reg_721                     |   4|   0|    4|          0|
    |d_chunk_V_9_reg_726                     |   4|   0|    4|          0|
    |d_chunk_V_reg_681                       |   4|   0|    4|          0|
    |grp_lut_div3_chunk_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |new_exp_V_1_reg_583                     |  11|   0|   11|          0|
    |new_mant_V_1_reg_592                    |  52|   0|   52|          0|
    |p_Repl2_1_reg_645                       |  11|   0|   11|          0|
    |p_Repl2_2_reg_578                       |   1|   0|    1|          0|
    |p_cast_cast_reg_604                     |   1|   0|   11|         10|
    |r_V_15_reg_665                          |  52|   0|   52|          0|
    |r_V_16_reg_670                          |  56|   0|   56|          0|
    |reg_141                                 |   2|   0|    2|          0|
    |shift_V_1_reg_624                       |  11|   0|   11|          0|
    |shift_V_4_reg_634                       |  11|   0|   11|          0|
    |tmp_3_reg_610                           |   1|   0|    1|          0|
    |tmp_4_reg_618                           |   1|   0|    1|          0|
    |tmp_5_reg_640                           |   1|   0|    1|          0|
    |tmp_6_reg_629                           |   1|   0|    1|          0|
    |tmp_reg_599                             |   1|   0|    1|          0|
    |xf_V_7_reg_675                          |  56|   0|   56|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 413|   0|  423|         10|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div6 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 40 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:549]   --->   Operation 41 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:549]   --->   Operation 42 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:549]   --->   Operation 43 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:549]   --->   Operation 44 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 51)" [test.cpp:555]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.65ns)   --->   "%p_cast_cast = select i1 %tmp, i11 2, i11 3" [test.cpp:555]   --->   Operation 46 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.32ns)   --->   "%tmp_3 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:561]   --->   Operation 47 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %p_cast_cast, %new_exp_V_1" [test.cpp:564]   --->   Operation 48 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -2, %new_exp_V_1" [test.cpp:568]   --->   Operation 49 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 50 [1/1] (1.32ns)   --->   "%tmp_1 = icmp ugt i11 %p_cast_cast, %new_exp_V_1" [test.cpp:557]   --->   Operation 50 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %p_cast_cast" [test.cpp:560]   --->   Operation 51 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 1, i11 2" [test.cpp:555]   --->   Operation 52 'select' 'shift_V_cast_cast' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.32ns)   --->   "%tmp_6 = icmp ult i11 %new_exp_V_1, 3" [test.cpp:565]   --->   Operation 53 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.42ns)   --->   "%shift_V = sub i11 2, %new_exp_V_1" [test.cpp:566]   --->   Operation 54 'sub' 'shift_V' <Predicate = (!tmp_3)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_3, true" [test.cpp:561]   --->   Operation 55 'xor' 'sel_tmp' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp1 = and i1 %tmp_4, %sel_tmp" [test.cpp:564]   --->   Operation 56 'and' 'sel_tmp1' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.65ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp1, i11 %shift_V_cast_cast, i11 %shift_V_1" [test.cpp:564]   --->   Operation 57 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:561]   --->   Operation 58 'or' 'sel_tmp5_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5 = xor i1 %sel_tmp5_demorgan, true" [test.cpp:561]   --->   Operation 59 'xor' 'sel_tmp5' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = and i1 %tmp_6, %sel_tmp5" [test.cpp:565]   --->   Operation 60 'and' 'sel_tmp6' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp6, i11 %shift_V, i11 %shift_V_2" [test.cpp:565]   --->   Operation 61 'select' 'shift_V_3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_3, i11 1, i11 %shift_V_3" [test.cpp:561]   --->   Operation 62 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.32ns)   --->   "%tmp_5 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:579]   --->   Operation 63 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_1 = select i1 %tmp_5, i11 -1, i11 0" [test.cpp:579]   --->   Operation 64 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_2 = or i1 %tmp_5, %tmp_1" [test.cpp:579]   --->   Operation 65 'or' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_2, i11 %p_1, i11 %new_exp_V" [test.cpp:579]   --->   Operation 66 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i56" [test.cpp:554]   --->   Operation 67 'zext' 'xf_V' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = zext i11 %shift_V_4 to i56" [test.cpp:572]   --->   Operation 68 'zext' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_cast = zext i11 %shift_V_4 to i52" [test.cpp:572]   --->   Operation 69 'zext' 'tmp_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 70 [7/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 70 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [7/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 71 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 72 [6/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 72 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [6/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 73 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 74 [5/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 74 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [5/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 75 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 76 [4/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 76 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [4/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 77 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 78 [3/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 78 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [3/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 79 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 80 [2/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 80 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [2/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 81 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 82 [1/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_cast" [test.cpp:572]   --->   Operation 82 'lshr' 'r_V_15' <Predicate = (tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/7] (2.29ns)   --->   "%r_V_16 = shl i56 %xf_V, %tmp_s" [test.cpp:574]   --->   Operation 83 'shl' 'r_V_16' <Predicate = (!tmp_6)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_13_cast = zext i52 %r_V_15 to i56" [test.cpp:572]   --->   Operation 84 'zext' 'r_V_13_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.68ns)   --->   "%xf_V_7 = select i1 %tmp_6, i56 %r_V_13_cast, i56 %r_V_16" [test.cpp:571]   --->   Operation 85 'select' 'xf_V_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.88>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%p_Result_s = call i56 @_ssdm_op_BitSet.i56.i56.i32.i1(i56 %xf_V_7, i32 52, i1 true)" [test.cpp:576]   --->   Operation 86 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%xf_V_5 = select i1 %tmp_3, i56 %xf_V_7, i56 %p_Result_s" [test.cpp:561]   --->   Operation 87 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.88ns) (out node of the LUT)   --->   "%xf_V_8 = add i56 1, %xf_V_5" [test.cpp:577]   --->   Operation 88 'add' 'xf_V_8' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%d_chunk_V = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 52, i32 55) nounwind" [test.cpp:488->test.cpp:534->test.cpp:578]   --->   Operation 89 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 48, i32 51) nounwind" [test.cpp:491->test.cpp:534->test.cpp:578]   --->   Operation 90 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 44, i32 47) nounwind" [test.cpp:494->test.cpp:534->test.cpp:578]   --->   Operation 91 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 40, i32 43) nounwind" [test.cpp:497->test.cpp:534->test.cpp:578]   --->   Operation 92 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 36, i32 39) nounwind" [test.cpp:500->test.cpp:534->test.cpp:578]   --->   Operation 93 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 32, i32 35) nounwind" [test.cpp:503->test.cpp:534->test.cpp:578]   --->   Operation 94 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 28, i32 31) nounwind" [test.cpp:506->test.cpp:534->test.cpp:578]   --->   Operation 95 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 24, i32 27) nounwind" [test.cpp:509->test.cpp:534->test.cpp:578]   --->   Operation 96 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 20, i32 23) nounwind" [test.cpp:512->test.cpp:534->test.cpp:578]   --->   Operation 97 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 16, i32 19) nounwind" [test.cpp:515->test.cpp:534->test.cpp:578]   --->   Operation 98 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 12, i32 15) nounwind" [test.cpp:518->test.cpp:534->test.cpp:578]   --->   Operation 99 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 8, i32 11) nounwind" [test.cpp:521->test.cpp:534->test.cpp:578]   --->   Operation 100 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V_8, i32 4, i32 7) nounwind" [test.cpp:524->test.cpp:534->test.cpp:578]   --->   Operation 101 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = trunc i56 %xf_V_8 to i4" [test.cpp:527->test.cpp:534->test.cpp:578]   --->   Operation 102 'trunc' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 103 [2/2] (2.34ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:489->test.cpp:534->test.cpp:578]   --->   Operation 103 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 104 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:489->test.cpp:534->test.cpp:578]   --->   Operation 104 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1" [test.cpp:489->test.cpp:534->test.cpp:578]   --->   Operation 105 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 106 [2/2] (2.34ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:492->test.cpp:534->test.cpp:578]   --->   Operation 106 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 107 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:492->test.cpp:534->test.cpp:578]   --->   Operation 107 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1" [test.cpp:492->test.cpp:534->test.cpp:578]   --->   Operation 108 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 109 [2/2] (2.34ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:495->test.cpp:534->test.cpp:578]   --->   Operation 109 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 110 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:495->test.cpp:534->test.cpp:578]   --->   Operation 110 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1" [test.cpp:495->test.cpp:534->test.cpp:578]   --->   Operation 111 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 112 [2/2] (2.34ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:498->test.cpp:534->test.cpp:578]   --->   Operation 112 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 113 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:498->test.cpp:534->test.cpp:578]   --->   Operation 113 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:498->test.cpp:534->test.cpp:578]   --->   Operation 114 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 115 [2/2] (2.34ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:501->test.cpp:534->test.cpp:578]   --->   Operation 115 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 116 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:501->test.cpp:534->test.cpp:578]   --->   Operation 116 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1" [test.cpp:501->test.cpp:534->test.cpp:578]   --->   Operation 117 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 118 [2/2] (2.34ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:504->test.cpp:534->test.cpp:578]   --->   Operation 118 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 119 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:504->test.cpp:534->test.cpp:578]   --->   Operation 119 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1" [test.cpp:504->test.cpp:534->test.cpp:578]   --->   Operation 120 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 121 [2/2] (2.34ns)   --->   "%call_ret7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:507->test.cpp:534->test.cpp:578]   --->   Operation 121 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 122 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:507->test.cpp:534->test.cpp:578]   --->   Operation 122 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i4, i2 } %call_ret7_i_i, 1" [test.cpp:507->test.cpp:534->test.cpp:578]   --->   Operation 123 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 124 [2/2] (2.34ns)   --->   "%call_ret8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:510->test.cpp:534->test.cpp:578]   --->   Operation 124 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.33>
ST_27 : Operation 125 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:510->test.cpp:534->test.cpp:578]   --->   Operation 125 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i4, i2 } %call_ret8_i_i, 1" [test.cpp:510->test.cpp:534->test.cpp:578]   --->   Operation 126 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 127 [2/2] (2.34ns)   --->   "%call_ret9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_8, i2 %r_V_7) nounwind" [test.cpp:513->test.cpp:534->test.cpp:578]   --->   Operation 127 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.33>
ST_29 : Operation 128 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_8, i2 %r_V_7) nounwind" [test.cpp:513->test.cpp:534->test.cpp:578]   --->   Operation 128 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i4, i2 } %call_ret9_i_i, 1" [test.cpp:513->test.cpp:534->test.cpp:578]   --->   Operation 129 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 130 [2/2] (2.34ns)   --->   "%call_ret10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_9, i2 %r_V_8) nounwind" [test.cpp:516->test.cpp:534->test.cpp:578]   --->   Operation 130 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.33>
ST_31 : Operation 131 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_9, i2 %r_V_8) nounwind" [test.cpp:516->test.cpp:534->test.cpp:578]   --->   Operation 131 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i4, i2 } %call_ret10_i_i, 1" [test.cpp:516->test.cpp:534->test.cpp:578]   --->   Operation 132 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 133 [2/2] (2.34ns)   --->   "%call_ret11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_10, i2 %r_V_9) nounwind" [test.cpp:519->test.cpp:534->test.cpp:578]   --->   Operation 133 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.33>
ST_33 : Operation 134 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_10, i2 %r_V_9) nounwind" [test.cpp:519->test.cpp:534->test.cpp:578]   --->   Operation 134 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i4, i2 } %call_ret11_i_i, 1" [test.cpp:519->test.cpp:534->test.cpp:578]   --->   Operation 135 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 136 [2/2] (2.34ns)   --->   "%call_ret12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_11, i2 %r_V_12) nounwind" [test.cpp:522->test.cpp:534->test.cpp:578]   --->   Operation 136 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 1.33>
ST_35 : Operation 137 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_11, i2 %r_V_12) nounwind" [test.cpp:522->test.cpp:534->test.cpp:578]   --->   Operation 137 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%r_V_13 = extractvalue { i4, i2 } %call_ret12_i_i, 1" [test.cpp:522->test.cpp:534->test.cpp:578]   --->   Operation 138 'extractvalue' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 139 [2/2] (2.34ns)   --->   "%call_ret13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_12, i2 %r_V_13) nounwind" [test.cpp:525->test.cpp:534->test.cpp:578]   --->   Operation 139 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.33>
ST_37 : Operation 140 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_12, i2 %r_V_13) nounwind" [test.cpp:525->test.cpp:534->test.cpp:578]   --->   Operation 140 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 141 [1/1] (0.00ns)   --->   "%r_V_14 = extractvalue { i4, i2 } %call_ret13_i_i, 1" [test.cpp:525->test.cpp:534->test.cpp:578]   --->   Operation 141 'extractvalue' 'r_V_14' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 142 [2/2] (2.34ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_13, i2 %r_V_14) nounwind" [test.cpp:528->test.cpp:534->test.cpp:578]   --->   Operation 142 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 2.03>
ST_39 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div6_1) nounwind"   --->   Operation 145 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0" [test.cpp:492->test.cpp:534->test.cpp:578]   --->   Operation 146 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0" [test.cpp:495->test.cpp:534->test.cpp:578]   --->   Operation 147 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:498->test.cpp:534->test.cpp:578]   --->   Operation 148 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0" [test.cpp:501->test.cpp:534->test.cpp:578]   --->   Operation 149 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0" [test.cpp:504->test.cpp:534->test.cpp:578]   --->   Operation 150 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret7_i_i, 0" [test.cpp:507->test.cpp:534->test.cpp:578]   --->   Operation 151 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i4, i2 } %call_ret8_i_i, 0" [test.cpp:510->test.cpp:534->test.cpp:578]   --->   Operation 152 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i4, i2 } %call_ret9_i_i, 0" [test.cpp:513->test.cpp:534->test.cpp:578]   --->   Operation 153 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i4, i2 } %call_ret10_i_i, 0" [test.cpp:516->test.cpp:534->test.cpp:578]   --->   Operation 154 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i4, i2 } %call_ret11_i_i, 0" [test.cpp:519->test.cpp:534->test.cpp:578]   --->   Operation 155 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i4, i2 } %call_ret12_i_i, 0" [test.cpp:522->test.cpp:534->test.cpp:578]   --->   Operation 156 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i4, i2 } %call_ret13_i_i, 0" [test.cpp:525->test.cpp:534->test.cpp:578]   --->   Operation 157 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 158 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_13, i2 %r_V_14) nounwind" [test.cpp:528->test.cpp:534->test.cpp:578]   --->   Operation 158 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_12 = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:528->test.cpp:534->test.cpp:578]   --->   Operation 159 'extractvalue' 'q_chunk_V_12' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5, i4 %q_chunk_V_6, i4 %q_chunk_V_7, i4 %q_chunk_V_8, i4 %q_chunk_V_9, i4 %q_chunk_V_10, i4 %q_chunk_V_11, i4 %q_chunk_V_12)" [test.cpp:578]   --->   Operation 160 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_39 : Operation 161 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i52 %new_mant_V_1, i52 %new_mant_V" [test.cpp:579]   --->   Operation 161 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:583]   --->   Operation 162 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 163 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [test.cpp:97->test.cpp:583]   --->   Operation 163 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 164 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:584]   --->   Operation 164 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0000000000000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 0000000000000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 0011111111111111111111111111111111111111]
new_exp_V_1       (partselect    ) [ 0010000000000000000000000000000000000000]
new_mant_V_1      (trunc         ) [ 0011111111111111111111111111111111111111]
tmp               (bitselect     ) [ 0010000000000000000000000000000000000000]
p_cast_cast       (select        ) [ 0010000000000000000000000000000000000000]
tmp_3             (icmp          ) [ 0011111111110000000000000000000000000000]
tmp_4             (icmp          ) [ 0010000000000000000000000000000000000000]
shift_V_1         (add           ) [ 0010000000000000000000000000000000000000]
tmp_1             (icmp          ) [ 0000000000000000000000000000000000000000]
new_exp_V         (sub           ) [ 0000000000000000000000000000000000000000]
shift_V_cast_cast (select        ) [ 0000000000000000000000000000000000000000]
tmp_6             (icmp          ) [ 0001111111100000000000000000000000000000]
shift_V           (sub           ) [ 0000000000000000000000000000000000000000]
sel_tmp           (xor           ) [ 0000000000000000000000000000000000000000]
sel_tmp1          (and           ) [ 0000000000000000000000000000000000000000]
shift_V_2         (select        ) [ 0000000000000000000000000000000000000000]
sel_tmp5_demorgan (or            ) [ 0000000000000000000000000000000000000000]
sel_tmp5          (xor           ) [ 0000000000000000000000000000000000000000]
sel_tmp6          (and           ) [ 0000000000000000000000000000000000000000]
shift_V_3         (select        ) [ 0000000000000000000000000000000000000000]
shift_V_4         (select        ) [ 0001000000000000000000000000000000000000]
tmp_5             (icmp          ) [ 0001111111111111111111111111111111111111]
p_1               (select        ) [ 0000000000000000000000000000000000000000]
tmp_2             (or            ) [ 0000000000000000000000000000000000000000]
p_Repl2_1         (select        ) [ 0001111111111111111111111111111111111111]
xf_V              (zext          ) [ 0000111111000000000000000000000000000000]
tmp_s             (zext          ) [ 0000111111000000000000000000000000000000]
tmp_cast          (zext          ) [ 0000111111000000000000000000000000000000]
r_V_15            (lshr          ) [ 0000000000100000000000000000000000000000]
r_V_16            (shl           ) [ 0000000000100000000000000000000000000000]
r_V_13_cast       (zext          ) [ 0000000000000000000000000000000000000000]
xf_V_7            (select        ) [ 0000000000010000000000000000000000000000]
p_Result_s        (bitset        ) [ 0000000000000000000000000000000000000000]
xf_V_5            (select        ) [ 0000000000000000000000000000000000000000]
xf_V_8            (add           ) [ 0000000000000000000000000000000000000000]
d_chunk_V         (partselect    ) [ 0000000000001100000000000000000000000000]
d_chunk_V_1       (partselect    ) [ 0000000000001111000000000000000000000000]
d_chunk_V_2       (partselect    ) [ 0000000000001111110000000000000000000000]
d_chunk_V_3       (partselect    ) [ 0000000000001111111100000000000000000000]
d_chunk_V_4       (partselect    ) [ 0000000000001111111111000000000000000000]
d_chunk_V_5       (partselect    ) [ 0000000000001111111111110000000000000000]
d_chunk_V_6       (partselect    ) [ 0000000000001111111111111100000000000000]
d_chunk_V_7       (partselect    ) [ 0000000000001111111111111111000000000000]
d_chunk_V_8       (partselect    ) [ 0000000000001111111111111111110000000000]
d_chunk_V_9       (partselect    ) [ 0000000000001111111111111111111100000000]
d_chunk_V_10      (partselect    ) [ 0000000000001111111111111111111111000000]
d_chunk_V_11      (partselect    ) [ 0000000000001111111111111111111111110000]
d_chunk_V_12      (partselect    ) [ 0000000000001111111111111111111111111100]
d_chunk_V_13      (trunc         ) [ 0000000000001111111111111111111111111111]
call_ret1_i_i     (call          ) [ 0000000000000000000000000000000000000000]
r_V               (extractvalue  ) [ 0000000000000011000000000000000000000000]
call_ret2_i_i     (call          ) [ 0000000000000000111111111111111111111111]
r_V_1             (extractvalue  ) [ 0000000000000000110000000000000000000000]
call_ret3_i_i     (call          ) [ 0000000000000000001111111111111111111111]
r_V_2             (extractvalue  ) [ 0000000000000000001100000000000000000000]
call_ret4_i_i     (call          ) [ 0000000000000000000011111111111111111111]
r_V_3             (extractvalue  ) [ 0000000000000000000011000000000000000000]
call_ret5_i_i     (call          ) [ 0000000000000000000000111111111111111111]
r_V_4             (extractvalue  ) [ 0000000000000000000000110000000000000000]
call_ret6_i_i     (call          ) [ 0000000000000000000000001111111111111111]
r_V_5             (extractvalue  ) [ 0000000000000000000000001100000000000000]
call_ret7_i_i     (call          ) [ 0000000000000000000000000011111111111111]
r_V_6             (extractvalue  ) [ 0000000000000000000000000011000000000000]
call_ret8_i_i     (call          ) [ 0000000000000000000000000000111111111111]
r_V_7             (extractvalue  ) [ 0000000000000000000000000000110000000000]
call_ret9_i_i     (call          ) [ 0000000000000000000000000000001111111111]
r_V_8             (extractvalue  ) [ 0000000000000000000000000000001100000000]
call_ret10_i_i    (call          ) [ 0000000000000000000000000000000011111111]
r_V_9             (extractvalue  ) [ 0000000000000000000000000000000011000000]
call_ret11_i_i    (call          ) [ 0000000000000000000000000000000000111111]
r_V_12            (extractvalue  ) [ 0000000000000000000000000000000000110000]
call_ret12_i_i    (call          ) [ 0000000000000000000000000000000000001111]
r_V_13            (extractvalue  ) [ 0000000000000000000000000000000000001100]
call_ret13_i_i    (call          ) [ 0000000000000000000000000000000000000011]
r_V_14            (extractvalue  ) [ 0000000000000000000000000000000000000011]
StgValue_143      (specbitsmap   ) [ 0000000000000000000000000000000000000000]
StgValue_144      (specbitsmap   ) [ 0000000000000000000000000000000000000000]
StgValue_145      (spectopmodule ) [ 0000000000000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_8       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_9       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_10      (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_11      (extractvalue  ) [ 0000000000000000000000000000000000000000]
call_ret_i_i      (call          ) [ 0000000000000000000000000000000000000000]
q_chunk_V_12      (extractvalue  ) [ 0000000000000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 0000000000000000000000000000000000000000]
p_Repl2_s         (select        ) [ 0000000000000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 0000000000000000000000000000000000000000]
out               (bitcast       ) [ 0000000000000000000000000000000000000000]
StgValue_164      (ret           ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i56.i56.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div6_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_lut_div3_chunk_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="1"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="1" slack="0"/>
<pin id="127" dir="0" index="8" bw="1" slack="0"/>
<pin id="128" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/12 call_ret2_i_i/14 call_ret3_i_i/16 call_ret4_i_i/18 call_ret5_i_i/20 call_ret6_i_i/22 call_ret7_i_i/24 call_ret8_i_i/26 call_ret9_i_i/28 call_ret10_i_i/30 call_ret11_i_i/32 call_ret12_i_i/34 call_ret13_i_i/36 call_ret_i_i/38 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/13 r_V_1/15 r_V_2/17 r_V_3/19 r_V_4/21 r_V_5/23 r_V_6/25 r_V_7/27 r_V_8/29 r_V_9/31 r_V_12/33 r_V_13/35 r_V_14/37 "/>
</bind>
</comp>

<comp id="141" class="1005" name="reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="1"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_12 r_V_13 r_V_14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Val2_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Repl2_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="new_exp_V_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="new_mant_V_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shift_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="1"/>
<pin id="208" dir="0" index="1" bw="11" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="new_exp_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="0" index="1" bw="11" slack="1"/>
<pin id="213" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shift_V_cast_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="11" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="1"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shift_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="1"/>
<pin id="229" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sel_tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sel_tmp1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shift_V_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="1"/>
<pin id="245" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sel_tmp5_demorgan_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="1" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sel_tmp5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sel_tmp6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shift_V_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shift_V_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="0" index="1" bw="11" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Repl2_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="11" slack="37"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xf_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="52" slack="2"/>
<pin id="308" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="1"/>
<pin id="311" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="52" slack="2"/>
<pin id="317" dir="0" index="1" bw="11" slack="0"/>
<pin id="318" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="52" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="r_V_13_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="52" slack="1"/>
<pin id="328" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_13_cast/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xf_V_7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="8"/>
<pin id="331" dir="0" index="1" bw="56" slack="0"/>
<pin id="332" dir="0" index="2" bw="56" slack="1"/>
<pin id="333" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="56" slack="0"/>
<pin id="337" dir="0" index="1" bw="56" slack="1"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="1" slack="0"/>
<pin id="340" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xf_V_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="10"/>
<pin id="346" dir="0" index="1" bw="56" slack="1"/>
<pin id="347" dir="0" index="2" bw="56" slack="0"/>
<pin id="348" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_5/11 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xf_V_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="56" slack="0"/>
<pin id="353" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_8/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="d_chunk_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="56" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="d_chunk_V_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="56" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="d_chunk_V_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="56" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="d_chunk_V_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="56" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="d_chunk_V_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="56" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="d_chunk_V_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="56" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="d_chunk_V_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="56" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/11 "/>
</bind>
</comp>

<comp id="426" class="1004" name="d_chunk_V_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="56" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="d_chunk_V_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="56" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="4" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="d_chunk_V_9_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="56" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="4" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="d_chunk_V_10_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="56" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="0" index="3" bw="5" slack="0"/>
<pin id="461" dir="1" index="4" bw="4" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="d_chunk_V_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="56" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="5" slack="0"/>
<pin id="471" dir="1" index="4" bw="4" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="d_chunk_V_12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="56" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="0" index="3" bw="4" slack="0"/>
<pin id="481" dir="1" index="4" bw="4" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="d_chunk_V_13_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="56" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="27"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_13/11 "/>
</bind>
</comp>

<comp id="490" class="1004" name="q_chunk_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="24"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/39 "/>
</bind>
</comp>

<comp id="493" class="1004" name="q_chunk_V_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="22"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/39 "/>
</bind>
</comp>

<comp id="496" class="1004" name="q_chunk_V_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="20"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/39 "/>
</bind>
</comp>

<comp id="499" class="1004" name="q_chunk_V_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="18"/>
<pin id="501" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/39 "/>
</bind>
</comp>

<comp id="502" class="1004" name="q_chunk_V_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="16"/>
<pin id="504" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/39 "/>
</bind>
</comp>

<comp id="505" class="1004" name="q_chunk_V_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="14"/>
<pin id="507" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/39 "/>
</bind>
</comp>

<comp id="508" class="1004" name="q_chunk_V_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="12"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/39 "/>
</bind>
</comp>

<comp id="511" class="1004" name="q_chunk_V_7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="10"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/39 "/>
</bind>
</comp>

<comp id="514" class="1004" name="q_chunk_V_8_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="8"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_8/39 "/>
</bind>
</comp>

<comp id="517" class="1004" name="q_chunk_V_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="6"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_9/39 "/>
</bind>
</comp>

<comp id="520" class="1004" name="q_chunk_V_10_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="4"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_10/39 "/>
</bind>
</comp>

<comp id="523" class="1004" name="q_chunk_V_11_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="2"/>
<pin id="525" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/39 "/>
</bind>
</comp>

<comp id="526" class="1004" name="q_chunk_V_12_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_12/39 "/>
</bind>
</comp>

<comp id="530" class="1004" name="new_mant_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="52" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="0" index="2" bw="4" slack="0"/>
<pin id="534" dir="0" index="3" bw="4" slack="0"/>
<pin id="535" dir="0" index="4" bw="4" slack="0"/>
<pin id="536" dir="0" index="5" bw="4" slack="0"/>
<pin id="537" dir="0" index="6" bw="4" slack="0"/>
<pin id="538" dir="0" index="7" bw="4" slack="0"/>
<pin id="539" dir="0" index="8" bw="4" slack="0"/>
<pin id="540" dir="0" index="9" bw="4" slack="0"/>
<pin id="541" dir="0" index="10" bw="4" slack="0"/>
<pin id="542" dir="0" index="11" bw="4" slack="0"/>
<pin id="543" dir="0" index="12" bw="4" slack="0"/>
<pin id="544" dir="0" index="13" bw="4" slack="0"/>
<pin id="545" dir="1" index="14" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/39 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Repl2_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="37"/>
<pin id="562" dir="0" index="1" bw="52" slack="38"/>
<pin id="563" dir="0" index="2" bw="52" slack="0"/>
<pin id="564" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/39 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="38"/>
<pin id="569" dir="0" index="2" bw="11" slack="37"/>
<pin id="570" dir="0" index="3" bw="52" slack="0"/>
<pin id="571" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/39 "/>
</bind>
</comp>

<comp id="574" class="1004" name="out_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/39 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_Repl2_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="38"/>
<pin id="580" dir="1" index="1" bw="1" slack="38"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="new_exp_V_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="1"/>
<pin id="585" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="new_mant_V_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="52" slack="2"/>
<pin id="594" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_cast_cast_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="1"/>
<pin id="606" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_3_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="624" class="1005" name="shift_V_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="1"/>
<pin id="626" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_6_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="634" class="1005" name="shift_V_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="1"/>
<pin id="636" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_5_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="37"/>
<pin id="642" dir="1" index="1" bw="1" slack="37"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="645" class="1005" name="p_Repl2_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="37"/>
<pin id="647" dir="1" index="1" bw="11" slack="37"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="xf_V_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="56" slack="1"/>
<pin id="652" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_s_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="56" slack="1"/>
<pin id="657" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_cast_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="52" slack="1"/>
<pin id="662" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="665" class="1005" name="r_V_15_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="52" slack="1"/>
<pin id="667" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="670" class="1005" name="r_V_16_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="56" slack="1"/>
<pin id="672" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="675" class="1005" name="xf_V_7_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="56" slack="1"/>
<pin id="677" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="681" class="1005" name="d_chunk_V_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="686" class="1005" name="d_chunk_V_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="3"/>
<pin id="688" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="d_chunk_V_2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="5"/>
<pin id="693" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="d_chunk_V_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="7"/>
<pin id="698" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="d_chunk_V_4_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="9"/>
<pin id="703" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="706" class="1005" name="d_chunk_V_5_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="11"/>
<pin id="708" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="711" class="1005" name="d_chunk_V_6_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="13"/>
<pin id="713" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="716" class="1005" name="d_chunk_V_7_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="15"/>
<pin id="718" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="721" class="1005" name="d_chunk_V_8_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="17"/>
<pin id="723" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="726" class="1005" name="d_chunk_V_9_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="19"/>
<pin id="728" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="731" class="1005" name="d_chunk_V_10_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="21"/>
<pin id="733" dir="1" index="1" bw="4" slack="21"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="736" class="1005" name="d_chunk_V_11_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="23"/>
<pin id="738" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="741" class="1005" name="d_chunk_V_12_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="25"/>
<pin id="743" dir="1" index="1" bw="4" slack="25"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="746" class="1005" name="d_chunk_V_13_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="27"/>
<pin id="748" dir="1" index="1" bw="4" slack="27"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="751" class="1005" name="call_ret2_i_i_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="24"/>
<pin id="753" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="756" class="1005" name="call_ret3_i_i_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="22"/>
<pin id="758" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="761" class="1005" name="call_ret4_i_i_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="20"/>
<pin id="763" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="766" class="1005" name="call_ret5_i_i_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="18"/>
<pin id="768" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="771" class="1005" name="call_ret6_i_i_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="16"/>
<pin id="773" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="call_ret7_i_i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="14"/>
<pin id="778" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="781" class="1005" name="call_ret8_i_i_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="12"/>
<pin id="783" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="786" class="1005" name="call_ret9_i_i_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="10"/>
<pin id="788" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

<comp id="791" class="1005" name="call_ret10_i_i_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="8"/>
<pin id="793" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret10_i_i "/>
</bind>
</comp>

<comp id="796" class="1005" name="call_ret11_i_i_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="6"/>
<pin id="798" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret11_i_i "/>
</bind>
</comp>

<comp id="801" class="1005" name="call_ret12_i_i_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="4"/>
<pin id="803" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret12_i_i "/>
</bind>
</comp>

<comp id="806" class="1005" name="call_ret13_i_i_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="2"/>
<pin id="808" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret13_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="129"><net_src comp="96" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="98" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="140"><net_src comp="118" pin="9"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="149"><net_src comp="112" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="146" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="146" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="146" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="158" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="180" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="158" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="158" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="214" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="256"><net_src comp="248" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="221" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="226" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="241" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="206" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="284" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="210" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="306" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="309" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="335" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="350" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="350" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="350" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="350" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="350" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="350" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="350" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="350" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="350" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="84" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="46" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="350" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="350" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="350" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="529"><net_src comp="118" pin="9"/><net_sink comp="526" pin=0"/></net>

<net id="546"><net_src comp="108" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="547"><net_src comp="490" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="548"><net_src comp="493" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="549"><net_src comp="496" pin="1"/><net_sink comp="530" pin=3"/></net>

<net id="550"><net_src comp="499" pin="1"/><net_sink comp="530" pin=4"/></net>

<net id="551"><net_src comp="502" pin="1"/><net_sink comp="530" pin=5"/></net>

<net id="552"><net_src comp="505" pin="1"/><net_sink comp="530" pin=6"/></net>

<net id="553"><net_src comp="508" pin="1"/><net_sink comp="530" pin=7"/></net>

<net id="554"><net_src comp="511" pin="1"/><net_sink comp="530" pin=8"/></net>

<net id="555"><net_src comp="514" pin="1"/><net_sink comp="530" pin=9"/></net>

<net id="556"><net_src comp="517" pin="1"/><net_sink comp="530" pin=10"/></net>

<net id="557"><net_src comp="520" pin="1"/><net_sink comp="530" pin=11"/></net>

<net id="558"><net_src comp="523" pin="1"/><net_sink comp="530" pin=12"/></net>

<net id="559"><net_src comp="526" pin="1"/><net_sink comp="530" pin=13"/></net>

<net id="565"><net_src comp="530" pin="14"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="110" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="560" pin="3"/><net_sink comp="566" pin=3"/></net>

<net id="577"><net_src comp="566" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="150" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="586"><net_src comp="158" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="595"><net_src comp="168" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="602"><net_src comp="172" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="607"><net_src comp="180" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="613"><net_src comp="188" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="621"><net_src comp="194" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="627"><net_src comp="200" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="632"><net_src comp="221" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="637"><net_src comp="272" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="643"><net_src comp="279" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="648"><net_src comp="298" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="653"><net_src comp="306" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="658"><net_src comp="309" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="663"><net_src comp="312" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="668"><net_src comp="315" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="673"><net_src comp="320" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="678"><net_src comp="329" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="684"><net_src comp="356" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="689"><net_src comp="366" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="694"><net_src comp="376" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="699"><net_src comp="386" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="704"><net_src comp="396" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="709"><net_src comp="406" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="714"><net_src comp="416" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="719"><net_src comp="426" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="724"><net_src comp="436" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="729"><net_src comp="446" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="734"><net_src comp="456" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="739"><net_src comp="466" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="744"><net_src comp="476" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="749"><net_src comp="486" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="754"><net_src comp="118" pin="9"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="759"><net_src comp="118" pin="9"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="764"><net_src comp="118" pin="9"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="769"><net_src comp="118" pin="9"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="774"><net_src comp="118" pin="9"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="779"><net_src comp="118" pin="9"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="784"><net_src comp="118" pin="9"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="789"><net_src comp="118" pin="9"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="794"><net_src comp="118" pin="9"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="799"><net_src comp="118" pin="9"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="804"><net_src comp="118" pin="9"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="809"><net_src comp="118" pin="9"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="523" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div6 : in_r | {1 }
	Port: operator_double_div6 : r0 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div6 : r1 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div6 : q0 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div6 : q1 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div6 : q2 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div6 : q3 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 1
		p_cast_cast : 2
		tmp_3 : 2
		tmp_4 : 3
		shift_V_1 : 2
	State 2
		shift_V_4 : 1
		p_1 : 1
		tmp_2 : 1
		p_Repl2_1 : 1
	State 3
		r_V_15 : 1
		r_V_16 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		xf_V_7 : 1
	State 11
		xf_V_5 : 1
		xf_V_8 : 2
		d_chunk_V : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
		d_chunk_V_10 : 3
		d_chunk_V_11 : 3
		d_chunk_V_12 : 3
		d_chunk_V_13 : 3
	State 12
	State 13
		r_V : 1
	State 14
	State 15
		r_V_1 : 1
	State 16
	State 17
		r_V_2 : 1
	State 18
	State 19
		r_V_3 : 1
	State 20
	State 21
		r_V_4 : 1
	State 22
	State 23
		r_V_5 : 1
	State 24
	State 25
		r_V_6 : 1
	State 26
	State 27
		r_V_7 : 1
	State 28
	State 29
		r_V_8 : 1
	State 30
	State 31
		r_V_9 : 1
	State 32
	State 33
		r_V_12 : 1
	State 34
	State 35
		r_V_13 : 1
	State 36
	State 37
		r_V_14 : 1
	State 38
	State 39
		q_chunk_V_12 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_164 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_315        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_320        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|          |     p_cast_cast_fu_180    |    0    |    0    |    11   |
|          |  shift_V_cast_cast_fu_214 |    0    |    0    |    11   |
|          |      shift_V_2_fu_241     |    0    |    0    |    11   |
|          |      shift_V_3_fu_264     |    0    |    0    |    11   |
|  select  |      shift_V_4_fu_272     |    0    |    0    |    11   |
|          |         p_1_fu_284        |    0    |    0    |    11   |
|          |      p_Repl2_1_fu_298     |    0    |    0    |    11   |
|          |       xf_V_7_fu_329       |    0    |    0    |    56   |
|          |       xf_V_5_fu_344       |    0    |    0    |    56   |
|          |      p_Repl2_s_fu_560     |    0    |    0    |    52   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_118 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_200     |    0    |    0    |    18   |
|          |       xf_V_8_fu_350       |    0    |    0    |    63   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_188       |    0    |    0    |    13   |
|          |        tmp_4_fu_194       |    0    |    0    |    13   |
|   icmp   |        tmp_1_fu_206       |    0    |    0    |    13   |
|          |        tmp_6_fu_221       |    0    |    0    |    13   |
|          |        tmp_5_fu_279       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |      new_exp_V_fu_210     |    0    |    0    |    18   |
|          |       shift_V_fu_226      |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|    xor   |       sel_tmp_fu_231      |    0    |    0    |    6    |
|          |      sel_tmp5_fu_252      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp1_fu_236      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_258      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp5_demorgan_fu_248 |    0    |    0    |    6    |
|          |        tmp_2_fu_292       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_112    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_137        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_490     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_493    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_496    |    0    |    0    |    0    |
|          |     q_chunk_V_3_fu_499    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_502    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_5_fu_505    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_508    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_511    |    0    |    0    |    0    |
|          |     q_chunk_V_8_fu_514    |    0    |    0    |    0    |
|          |     q_chunk_V_9_fu_517    |    0    |    0    |    0    |
|          |    q_chunk_V_10_fu_520    |    0    |    0    |    0    |
|          |    q_chunk_V_11_fu_523    |    0    |    0    |    0    |
|          |    q_chunk_V_12_fu_526    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_150     |    0    |    0    |    0    |
|          |         tmp_fu_172        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     new_exp_V_1_fu_158    |    0    |    0    |    0    |
|          |      d_chunk_V_fu_356     |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_366    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_376    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_386    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_396    |    0    |    0    |    0    |
|partselect|     d_chunk_V_5_fu_406    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_416    |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_426    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_436    |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_446    |    0    |    0    |    0    |
|          |    d_chunk_V_10_fu_456    |    0    |    0    |    0    |
|          |    d_chunk_V_11_fu_466    |    0    |    0    |    0    |
|          |    d_chunk_V_12_fu_476    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |    new_mant_V_1_fu_168    |    0    |    0    |    0    |
|          |    d_chunk_V_13_fu_486    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        xf_V_fu_306        |    0    |    0    |    0    |
|   zext   |        tmp_s_fu_309       |    0    |    0    |    0    |
|          |      tmp_cast_fu_312      |    0    |    0    |    0    |
|          |     r_V_13_cast_fu_326    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_335     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_530     |    0    |    0    |    0    |
|          |     p_Result_1_fu_566     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   1080  |   1387  |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|call_ret10_i_i_reg_791|    6   |
|call_ret11_i_i_reg_796|    6   |
|call_ret12_i_i_reg_801|    6   |
|call_ret13_i_i_reg_806|    6   |
| call_ret2_i_i_reg_751|    6   |
| call_ret3_i_i_reg_756|    6   |
| call_ret4_i_i_reg_761|    6   |
| call_ret5_i_i_reg_766|    6   |
| call_ret6_i_i_reg_771|    6   |
| call_ret7_i_i_reg_776|    6   |
| call_ret8_i_i_reg_781|    6   |
| call_ret9_i_i_reg_786|    6   |
| d_chunk_V_10_reg_731 |    4   |
| d_chunk_V_11_reg_736 |    4   |
| d_chunk_V_12_reg_741 |    4   |
| d_chunk_V_13_reg_746 |    4   |
|  d_chunk_V_1_reg_686 |    4   |
|  d_chunk_V_2_reg_691 |    4   |
|  d_chunk_V_3_reg_696 |    4   |
|  d_chunk_V_4_reg_701 |    4   |
|  d_chunk_V_5_reg_706 |    4   |
|  d_chunk_V_6_reg_711 |    4   |
|  d_chunk_V_7_reg_716 |    4   |
|  d_chunk_V_8_reg_721 |    4   |
|  d_chunk_V_9_reg_726 |    4   |
|   d_chunk_V_reg_681  |    4   |
|  new_exp_V_1_reg_583 |   11   |
| new_mant_V_1_reg_592 |   52   |
|   p_Repl2_1_reg_645  |   11   |
|   p_Repl2_2_reg_578  |    1   |
|  p_cast_cast_reg_604 |   11   |
|    r_V_15_reg_665    |   52   |
|    r_V_16_reg_670    |   56   |
|        reg_141       |    2   |
|   shift_V_1_reg_624  |   11   |
|   shift_V_4_reg_634  |   11   |
|     tmp_3_reg_610    |    1   |
|     tmp_4_reg_618    |    1   |
|     tmp_5_reg_640    |    1   |
|     tmp_6_reg_629    |    1   |
|   tmp_cast_reg_660   |   52   |
|      tmp_reg_599     |    1   |
|     tmp_s_reg_655    |   56   |
|    xf_V_7_reg_675    |   56   |
|     xf_V_reg_650     |   56   |
+----------------------+--------+
|         Total        |   571  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_118 |  p1  |  14  |   4  |   56   ||    59   |
| grp_lut_div3_chunk_fu_118 |  p2  |   2  |   2  |    4   ||    9    |
|         grp_fu_315        |  p1  |   2  |  11  |   22   ||    9    |
|         grp_fu_320        |  p0  |   2  |  52  |   104  ||    9    |
|         grp_fu_320        |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   208  ||  5.787  ||    95   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |  1080  |  1387  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   95   |
|  Register |    -   |    -   |   571  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  1657  |  1488  |
+-----------+--------+--------+--------+--------+
