[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncBinding/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 549
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncBinding/dut.sv
n<> u<548> t<Top_level_rule> c<1> l<1:1> el<54:1>
  n<> u<1> t<Null_rule> p<548> s<547> l<1:1>
  n<> u<547> t<Source_text> p<548> c<546> l<1:1> el<53:10>
    n<> u<546> t<Description> p<547> c<545> l<1:1> el<53:10>
      n<> u<545> t<Module_declaration> p<546> c<54> l<1:1> el<53:10>
        n<> u<54> t<Module_ansi_header> p<545> c<2> s<93> l<1:1> el<8:3>
          n<module> u<2> t<Module_keyword> p<54> s<3> l<1:1> el<1:7>
          n<fsm_using_function> u<3> t<STRING_CONST> p<54> s<4> l<1:8> el<1:26>
          n<> u<4> t<Package_import_declaration_list> p<54> s<53> l<1:27> el<1:27>
          n<> u<53> t<Port_declaration_list> p<54> c<12> l<1:27> el<8:2>
            n<> u<12> t<Ansi_port_declaration> p<53> c<10> s<20> l<2:1> el<2:16>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<2:1> el<2:10>
                n<> u<5> t<PortDir_Inp> p<10> s<9> l<2:1> el<2:6>
                n<> u<9> t<Net_port_type> p<10> c<8> l<2:7> el<2:10>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<2:7> el<2:10>
                    n<> u<7> t<Data_type> p<8> c<6> l<2:7> el<2:10>
                      n<> u<6> t<IntVec_TypeBit> p<7> l<2:7> el<2:10>
              n<clock> u<11> t<STRING_CONST> p<12> l<2:11> el<2:16>
            n<> u<20> t<Ansi_port_declaration> p<53> c<18> s<28> l<3:1> el<3:16>
              n<> u<18> t<Net_port_header> p<20> c<13> s<19> l<3:1> el<3:10>
                n<> u<13> t<PortDir_Inp> p<18> s<17> l<3:1> el<3:6>
                n<> u<17> t<Net_port_type> p<18> c<16> l<3:7> el<3:10>
                  n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<3:7> el<3:10>
                    n<> u<15> t<Data_type> p<16> c<14> l<3:7> el<3:10>
                      n<> u<14> t<IntVec_TypeBit> p<15> l<3:7> el<3:10>
              n<reset> u<19> t<STRING_CONST> p<20> l<3:11> el<3:16>
            n<> u<28> t<Ansi_port_declaration> p<53> c<26> s<36> l<4:1> el<4:16>
              n<> u<26> t<Net_port_header> p<28> c<21> s<27> l<4:1> el<4:10>
                n<> u<21> t<PortDir_Inp> p<26> s<25> l<4:1> el<4:6>
                n<> u<25> t<Net_port_type> p<26> c<24> l<4:7> el<4:10>
                  n<> u<24> t<Data_type_or_implicit> p<25> c<23> l<4:7> el<4:10>
                    n<> u<23> t<Data_type> p<24> c<22> l<4:7> el<4:10>
                      n<> u<22> t<IntVec_TypeBit> p<23> l<4:7> el<4:10>
              n<req_0> u<27> t<STRING_CONST> p<28> l<4:11> el<4:16>
            n<> u<36> t<Ansi_port_declaration> p<53> c<34> s<44> l<5:1> el<5:16>
              n<> u<34> t<Net_port_header> p<36> c<29> s<35> l<5:1> el<5:10>
                n<> u<29> t<PortDir_Inp> p<34> s<33> l<5:1> el<5:6>
                n<> u<33> t<Net_port_type> p<34> c<32> l<5:7> el<5:10>
                  n<> u<32> t<Data_type_or_implicit> p<33> c<31> l<5:7> el<5:10>
                    n<> u<31> t<Data_type> p<32> c<30> l<5:7> el<5:10>
                      n<> u<30> t<IntVec_TypeBit> p<31> l<5:7> el<5:10>
              n<req_1> u<35> t<STRING_CONST> p<36> l<5:11> el<5:16>
            n<> u<44> t<Ansi_port_declaration> p<53> c<42> s<52> l<6:1> el<6:17>
              n<> u<42> t<Net_port_header> p<44> c<37> s<43> l<6:1> el<6:11>
                n<> u<37> t<PortDir_Out> p<42> s<41> l<6:1> el<6:7>
                n<> u<41> t<Net_port_type> p<42> c<40> l<6:8> el<6:11>
                  n<> u<40> t<Data_type_or_implicit> p<41> c<39> l<6:8> el<6:11>
                    n<> u<39> t<Data_type> p<40> c<38> l<6:8> el<6:11>
                      n<> u<38> t<IntVec_TypeBit> p<39> l<6:8> el<6:11>
              n<gnt_0> u<43> t<STRING_CONST> p<44> l<6:12> el<6:17>
            n<> u<52> t<Ansi_port_declaration> p<53> c<50> l<7:1> el<7:17>
              n<> u<50> t<Net_port_header> p<52> c<45> s<51> l<7:1> el<7:11>
                n<> u<45> t<PortDir_Out> p<50> s<49> l<7:1> el<7:7>
                n<> u<49> t<Net_port_type> p<50> c<48> l<7:8> el<7:11>
                  n<> u<48> t<Data_type_or_implicit> p<49> c<47> l<7:8> el<7:11>
                    n<> u<47> t<Data_type> p<48> c<46> l<7:8> el<7:11>
                      n<> u<46> t<IntVec_TypeBit> p<47> l<7:8> el<7:11>
              n<gnt_1> u<51> t<STRING_CONST> p<52> l<7:12> el<7:17>
        n<> u<93> t<Non_port_module_item> p<545> c<92> s<105> l<11:1> el<11:61>
          n<> u<92> t<Module_or_generate_item> p<93> c<91> l<11:1> el<11:61>
            n<> u<91> t<Module_common_item> p<92> c<90> l<11:1> el<11:61>
              n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<11:1> el<11:61>
                n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<11:1> el<11:61>
                  n<> u<88> t<Data_declaration> p<89> c<87> l<11:1> el<11:61>
                    n<> u<87> t<Type_declaration> p<88> c<85> l<11:1> el<11:61>
                      n<> u<85> t<Data_type> p<87> c<66> s<86> l<11:9> el<11:54>
                        n<> u<66> t<Enum_base_type> p<85> c<55> s<72> l<11:14> el<11:25>
                          n<> u<55> t<IntVec_TypeLogic> p<66> s<65> l<11:14> el<11:19>
                          n<> u<65> t<Packed_dimension> p<66> c<64> l<11:20> el<11:25>
                            n<> u<64> t<Constant_range> p<65> c<59> l<11:21> el<11:24>
                              n<> u<59> t<Constant_expression> p<64> c<58> s<63> l<11:21> el<11:22>
                                n<> u<58> t<Constant_primary> p<59> c<57> l<11:21> el<11:22>
                                  n<> u<57> t<Primary_literal> p<58> c<56> l<11:21> el<11:22>
                                    n<1> u<56> t<INT_CONST> p<57> l<11:21> el<11:22>
                              n<> u<63> t<Constant_expression> p<64> c<62> l<11:23> el<11:24>
                                n<> u<62> t<Constant_primary> p<63> c<61> l<11:23> el<11:24>
                                  n<> u<61> t<Primary_literal> p<62> c<60> l<11:23> el<11:24>
                                    n<0> u<60> t<INT_CONST> p<61> l<11:23> el<11:24>
                        n<> u<72> t<Enum_name_declaration> p<85> c<67> s<78> l<11:27> el<11:35>
                          n<IDLE> u<67> t<STRING_CONST> p<72> s<71> l<11:27> el<11:31>
                          n<> u<71> t<Constant_expression> p<72> c<70> l<11:34> el<11:35>
                            n<> u<70> t<Constant_primary> p<71> c<69> l<11:34> el<11:35>
                              n<> u<69> t<Primary_literal> p<70> c<68> l<11:34> el<11:35>
                                n<1> u<68> t<INT_CONST> p<69> l<11:34> el<11:35>
                        n<> u<78> t<Enum_name_declaration> p<85> c<73> s<84> l<11:36> el<11:44>
                          n<GNT0> u<73> t<STRING_CONST> p<78> s<77> l<11:36> el<11:40>
                          n<> u<77> t<Constant_expression> p<78> c<76> l<11:43> el<11:44>
                            n<> u<76> t<Constant_primary> p<77> c<75> l<11:43> el<11:44>
                              n<> u<75> t<Primary_literal> p<76> c<74> l<11:43> el<11:44>
                                n<2> u<74> t<INT_CONST> p<75> l<11:43> el<11:44>
                        n<> u<84> t<Enum_name_declaration> p<85> c<79> l<11:45> el<11:53>
                          n<GNT1> u<79> t<STRING_CONST> p<84> s<83> l<11:45> el<11:49>
                          n<> u<83> t<Constant_expression> p<84> c<82> l<11:52> el<11:53>
                            n<> u<82> t<Constant_primary> p<83> c<81> l<11:52> el<11:53>
                              n<> u<81> t<Primary_literal> p<82> c<80> l<11:52> el<11:53>
                                n<3> u<80> t<INT_CONST> p<81> l<11:52> el<11:53>
                      n<state> u<86> t<STRING_CONST> p<87> l<11:55> el<11:60>
        n<> u<105> t<Non_port_module_item> p<545> c<104> s<162> l<12:1> el<12:30>
          n<> u<104> t<Module_or_generate_item> p<105> c<103> l<12:1> el<12:30>
            n<> u<103> t<Module_common_item> p<104> c<102> l<12:1> el<12:30>
              n<> u<102> t<Module_or_generate_item_declaration> p<103> c<101> l<12:1> el<12:30>
                n<> u<101> t<Package_or_generate_item_declaration> p<102> c<100> l<12:1> el<12:30>
                  n<> u<100> t<Net_declaration> p<101> c<94> l<12:1> el<12:30>
                    n<state> u<94> t<STRING_CONST> p<100> s<99> l<12:1> el<12:6>
                    n<> u<99> t<Net_decl_assignment_list> p<100> c<96> l<12:7> el<12:29>
                      n<> u<96> t<Net_decl_assignment> p<99> c<95> s<98> l<12:7> el<12:17>
                        n<curr_state> u<95> t<STRING_CONST> p<96> l<12:7> el<12:17>
                      n<> u<98> t<Net_decl_assignment> p<99> c<97> l<12:19> el<12:29>
                        n<next_state> u<97> t<STRING_CONST> p<98> l<12:19> el<12:29>
        n<> u<162> t<Non_port_module_item> p<545> c<161> s<463> l<15:1> el<18:4>
          n<> u<161> t<Module_or_generate_item> p<162> c<160> l<15:1> el<18:4>
            n<> u<160> t<Module_common_item> p<161> c<159> l<15:1> el<18:4>
              n<> u<159> t<Always_construct> p<160> c<106> l<15:1> el<18:4>
                n<> u<106> t<ALWAYS> p<159> s<158> l<15:1> el<15:7>
                n<> u<158> t<Statement> p<159> c<157> l<15:8> el<18:4>
                  n<> u<157> t<Statement_item> p<158> c<156> l<15:8> el<18:4>
                    n<> u<156> t<Procedural_timing_control_statement> p<157> c<114> l<15:8> el<18:4>
                      n<> u<114> t<Procedural_timing_control> p<156> c<113> s<155> l<15:8> el<15:25>
                        n<> u<113> t<Event_control> p<114> c<112> l<15:8> el<15:25>
                          n<> u<112> t<Event_expression> p<113> c<107> l<15:11> el<15:24>
                            n<> u<107> t<Edge_Posedge> p<112> s<111> l<15:11> el<15:18>
                            n<> u<111> t<Expression> p<112> c<110> l<15:19> el<15:24>
                              n<> u<110> t<Primary> p<111> c<109> l<15:19> el<15:24>
                                n<> u<109> t<Primary_literal> p<110> c<108> l<15:19> el<15:24>
                                  n<clock> u<108> t<STRING_CONST> p<109> l<15:19> el<15:24>
                      n<> u<155> t<Statement_or_null> p<156> c<154> l<16:1> el<18:4>
                        n<> u<154> t<Statement> p<155> c<153> l<16:1> el<18:4>
                          n<> u<153> t<Statement_item> p<154> c<152> l<16:1> el<18:4>
                            n<> u<152> t<Seq_block> p<153> c<115> l<16:1> el<18:4>
                              n<FUN> u<115> t<STRING_CONST> p<152> s<150> l<16:9> el<16:12>
                              n<> u<150> t<Statement_or_null> p<152> c<149> s<151> l<17:2> el<17:73>
                                n<> u<149> t<Statement> p<150> c<148> l<17:2> el<17:73>
                                  n<> u<148> t<Statement_item> p<149> c<147> l<17:2> el<17:73>
                                    n<> u<147> t<Procedural_continuous_assignment> p<148> c<146> l<17:2> el<17:72>
                                      n<> u<146> t<ASSIGN> p<147> s<145> l<17:2> el<17:8>
                                      n<> u<145> t<Variable_assignment> p<147> c<120> l<17:9> el<17:72>
                                        n<> u<120> t<Variable_lvalue> p<145> c<117> s<144> l<17:9> el<17:19>
                                          n<> u<117> t<Ps_or_hierarchical_identifier> p<120> c<116> s<119> l<17:9> el<17:19>
                                            n<next_state> u<116> t<STRING_CONST> p<117> l<17:9> el<17:19>
                                          n<> u<119> t<Select> p<120> c<118> l<17:20> el<17:20>
                                            n<> u<118> t<Bit_select> p<119> l<17:20> el<17:20>
                                        n<> u<144> t<Expression> p<145> c<143> l<17:22> el<17:72>
                                          n<> u<143> t<Primary> p<144> c<142> l<17:22> el<17:72>
                                            n<> u<142> t<Complex_func_call> p<143> c<121> l<17:22> el<17:72>
                                              n<fsm_function> u<121> t<STRING_CONST> p<142> s<141> l<17:22> el<17:34>
                                              n<> u<141> t<Argument_list> p<142> c<125> l<17:35> el<17:71>
                                                n<> u<125> t<Expression> p<141> c<124> s<130> l<17:35> el<17:45>
                                                  n<> u<124> t<Primary> p<125> c<123> l<17:35> el<17:45>
                                                    n<> u<123> t<Primary_literal> p<124> c<122> l<17:35> el<17:45>
                                                      n<curr_state> u<122> t<STRING_CONST> p<123> l<17:35> el<17:45>
                                                n<> u<130> t<Argument> p<141> c<129> s<135> l<17:47> el<17:52>
                                                  n<> u<129> t<Expression> p<130> c<128> l<17:47> el<17:52>
                                                    n<> u<128> t<Primary> p<129> c<127> l<17:47> el<17:52>
                                                      n<> u<127> t<Primary_literal> p<128> c<126> l<17:47> el<17:52>
                                                        n<req_0> u<126> t<STRING_CONST> p<127> l<17:47> el<17:52>
                                                n<> u<135> t<Argument> p<141> c<134> s<140> l<17:54> el<17:59>
                                                  n<> u<134> t<Expression> p<135> c<133> l<17:54> el<17:59>
                                                    n<> u<133> t<Primary> p<134> c<132> l<17:54> el<17:59>
                                                      n<> u<132> t<Primary_literal> p<133> c<131> l<17:54> el<17:59>
                                                        n<req_1> u<131> t<STRING_CONST> p<132> l<17:54> el<17:59>
                                                n<> u<140> t<Argument> p<141> c<139> l<17:61> el<17:71>
                                                  n<> u<139> t<Expression> p<140> c<138> l<17:61> el<17:71>
                                                    n<> u<138> t<Primary> p<139> c<137> l<17:61> el<17:71>
                                                      n<> u<137> t<Primary_literal> p<138> c<136> l<17:61> el<17:71>
                                                        n<next_state> u<136> t<STRING_CONST> p<137> l<17:61> el<17:71>
                              n<> u<151> t<END> p<152> l<18:1> el<18:4>
        n<> u<463> t<Non_port_module_item> p<545> c<462> s<543> l<21:1> el<42:12>
          n<> u<462> t<Module_or_generate_item> p<463> c<461> l<21:1> el<42:12>
            n<> u<461> t<Module_common_item> p<462> c<460> l<21:1> el<42:12>
              n<> u<460> t<Module_or_generate_item_declaration> p<461> c<459> l<21:1> el<42:12>
                n<> u<459> t<Package_or_generate_item_declaration> p<460> c<458> l<21:1> el<42:12>
                  n<> u<458> t<Function_declaration> p<459> c<457> l<21:1> el<42:12>
                    n<> u<457> t<Function_body_declaration> p<458> c<163> l<21:10> el<42:12>
                      n<> u<163> t<Function_data_type_or_implicit> p<457> s<164> l<21:10> el<21:10>
                      n<fsm_function> u<164> t<STRING_CONST> p<457> s<209> l<21:10> el<21:22>
                      n<> u<209> t<Tf_port_list> p<457> c<180> s<455> l<21:23> el<21:112>
                        n<> u<180> t<Tf_port_item> p<209> c<165> s<186> l<21:23> el<21:46>
                          n<> u<165> t<TfPortDir_Inp> p<180> s<178> l<21:23> el<21:28>
                          n<> u<178> t<Data_type_or_implicit> p<180> c<177> s<179> l<21:29> el<21:40>
                            n<> u<177> t<Data_type> p<178> c<166> l<21:29> el<21:40>
                              n<> u<166> t<IntVec_TypeLogic> p<177> s<176> l<21:29> el<21:34>
                              n<> u<176> t<Packed_dimension> p<177> c<175> l<21:35> el<21:40>
                                n<> u<175> t<Constant_range> p<176> c<170> l<21:36> el<21:39>
                                  n<> u<170> t<Constant_expression> p<175> c<169> s<174> l<21:36> el<21:37>
                                    n<> u<169> t<Constant_primary> p<170> c<168> l<21:36> el<21:37>
                                      n<> u<168> t<Primary_literal> p<169> c<167> l<21:36> el<21:37>
                                        n<1> u<167> t<INT_CONST> p<168> l<21:36> el<21:37>
                                  n<> u<174> t<Constant_expression> p<175> c<173> l<21:38> el<21:39>
                                    n<> u<173> t<Constant_primary> p<174> c<172> l<21:38> el<21:39>
                                      n<> u<172> t<Primary_literal> p<173> c<171> l<21:38> el<21:39>
                                        n<0> u<171> t<INT_CONST> p<172> l<21:38> el<21:39>
                          n<state> u<179> t<STRING_CONST> p<180> l<21:41> el<21:46>
                        n<> u<186> t<Tf_port_item> p<209> c<181> s<192> l<21:48> el<21:63>
                          n<> u<181> t<TfPortDir_Inp> p<186> s<184> l<21:48> el<21:53>
                          n<> u<184> t<Data_type_or_implicit> p<186> c<183> s<185> l<21:54> el<21:57>
                            n<> u<183> t<Data_type> p<184> c<182> l<21:54> el<21:57>
                              n<> u<182> t<IntVec_TypeBit> p<183> l<21:54> el<21:57>
                          n<req_0> u<185> t<STRING_CONST> p<186> l<21:58> el<21:63>
                        n<> u<192> t<Tf_port_item> p<209> c<187> s<208> l<21:64> el<21:79>
                          n<> u<187> t<TfPortDir_Inp> p<192> s<190> l<21:64> el<21:69>
                          n<> u<190> t<Data_type_or_implicit> p<192> c<189> s<191> l<21:70> el<21:73>
                            n<> u<189> t<Data_type> p<190> c<188> l<21:70> el<21:73>
                              n<> u<188> t<IntVec_TypeBit> p<189> l<21:70> el<21:73>
                          n<req_1> u<191> t<STRING_CONST> p<192> l<21:74> el<21:79>
                        n<> u<208> t<Tf_port_item> p<209> c<193> l<21:81> el<21:112>
                          n<> u<193> t<TfPortDir_Out> p<208> s<206> l<21:81> el<21:87>
                          n<> u<206> t<Data_type_or_implicit> p<208> c<205> s<207> l<21:88> el<21:99>
                            n<> u<205> t<Data_type> p<206> c<194> l<21:88> el<21:99>
                              n<> u<194> t<IntVec_TypeLogic> p<205> s<204> l<21:88> el<21:93>
                              n<> u<204> t<Packed_dimension> p<205> c<203> l<21:94> el<21:99>
                                n<> u<203> t<Constant_range> p<204> c<198> l<21:95> el<21:98>
                                  n<> u<198> t<Constant_expression> p<203> c<197> s<202> l<21:95> el<21:96>
                                    n<> u<197> t<Constant_primary> p<198> c<196> l<21:95> el<21:96>
                                      n<> u<196> t<Primary_literal> p<197> c<195> l<21:95> el<21:96>
                                        n<1> u<195> t<INT_CONST> p<196> l<21:95> el<21:96>
                                  n<> u<202> t<Constant_expression> p<203> c<201> l<21:97> el<21:98>
                                    n<> u<201> t<Constant_primary> p<202> c<200> l<21:97> el<21:98>
                                      n<> u<200> t<Primary_literal> p<201> c<199> l<21:97> el<21:98>
                                        n<0> u<199> t<INT_CONST> p<200> l<21:97> el<21:98>
                          n<future_state> u<207> t<STRING_CONST> p<208> l<21:100> el<21:112>
                      n<> u<455> t<Function_statement_or_null> p<457> c<454> s<456> l<22:1> el<41:8>
                        n<> u<454> t<Statement> p<455> c<453> l<22:1> el<41:8>
                          n<> u<453> t<Statement_item> p<454> c<452> l<22:1> el<41:8>
                            n<> u<452> t<Case_statement> p<453> c<211> l<22:1> el<41:8>
                              n<> u<211> t<Case_keyword> p<452> c<210> s<215> l<22:1> el<22:5>
                                n<> u<210> t<CASE> p<211> l<22:1> el<22:5>
                              n<> u<215> t<Expression> p<452> c<214> s<312> l<22:6> el<22:11>
                                n<> u<214> t<Primary> p<215> c<213> l<22:6> el<22:11>
                                  n<> u<213> t<Primary_literal> p<214> c<212> l<22:6> el<22:11>
                                    n<state> u<212> t<STRING_CONST> p<213> l<22:6> el<22:11>
                              n<> u<312> t<Case_item> p<452> c<219> s<373> l<23:3> el<29:13>
                                n<> u<219> t<Expression> p<312> c<218> s<311> l<23:3> el<23:7>
                                  n<> u<218> t<Primary> p<219> c<217> l<23:3> el<23:7>
                                    n<> u<217> t<Primary_literal> p<218> c<216> l<23:3> el<23:7>
                                      n<IDLE> u<216> t<STRING_CONST> p<217> l<23:3> el<23:7>
                                n<> u<311> t<Statement_or_null> p<312> c<310> l<23:10> el<29:13>
                                  n<> u<310> t<Statement> p<311> c<309> l<23:10> el<29:13>
                                    n<> u<309> t<Statement_item> p<310> c<308> l<23:10> el<29:13>
                                      n<> u<308> t<Conditional_statement> p<309> c<231> l<23:10> el<29:13>
                                        n<> u<231> t<Cond_predicate> p<308> c<230> s<251> l<23:14> el<23:27>
                                          n<> u<230> t<Expression_or_cond_pattern> p<231> c<229> l<23:14> el<23:27>
                                            n<> u<229> t<Expression> p<230> c<223> l<23:14> el<23:27>
                                              n<> u<223> t<Expression> p<229> c<222> s<228> l<23:14> el<23:19>
                                                n<> u<222> t<Primary> p<223> c<221> l<23:14> el<23:19>
                                                  n<> u<221> t<Primary_literal> p<222> c<220> l<23:14> el<23:19>
                                                    n<req_0> u<220> t<STRING_CONST> p<221> l<23:14> el<23:19>
                                              n<> u<228> t<BinOp_Equiv> p<229> s<227> l<23:20> el<23:22>
                                              n<> u<227> t<Expression> p<229> c<226> l<23:23> el<23:27>
                                                n<> u<226> t<Primary> p<227> c<225> l<23:23> el<23:27>
                                                  n<> u<225> t<Primary_literal> p<226> c<224> l<23:23> el<23:27>
                                                    n<> u<224> t<Number_1Tickb1> p<225> l<23:23> el<23:27>
                                        n<> u<251> t<Statement_or_null> p<308> c<250> s<307> l<23:29> el<25:13>
                                          n<> u<250> t<Statement> p<251> c<249> l<23:29> el<25:13>
                                            n<> u<249> t<Statement_item> p<250> c<248> l<23:29> el<25:13>
                                              n<> u<248> t<Seq_block> p<249> c<246> l<23:29> el<25:13>
                                                n<> u<246> t<Statement_or_null> p<248> c<245> s<247> l<24:12> el<24:32>
                                                  n<> u<245> t<Statement> p<246> c<244> l<24:12> el<24:32>
                                                    n<> u<244> t<Statement_item> p<245> c<243> l<24:12> el<24:32>
                                                      n<> u<243> t<Blocking_assignment> p<244> c<242> l<24:12> el<24:31>
                                                        n<> u<242> t<Operator_assignment> p<243> c<236> l<24:12> el<24:31>
                                                          n<> u<236> t<Variable_lvalue> p<242> c<233> s<237> l<24:12> el<24:24>
                                                            n<> u<233> t<Ps_or_hierarchical_identifier> p<236> c<232> s<235> l<24:12> el<24:24>
                                                              n<future_state> u<232> t<STRING_CONST> p<233> l<24:12> el<24:24>
                                                            n<> u<235> t<Select> p<236> c<234> l<24:25> el<24:25>
                                                              n<> u<234> t<Bit_select> p<235> l<24:25> el<24:25>
                                                          n<> u<237> t<AssignOp_Assign> p<242> s<241> l<24:25> el<24:26>
                                                          n<> u<241> t<Expression> p<242> c<240> l<24:27> el<24:31>
                                                            n<> u<240> t<Primary> p<241> c<239> l<24:27> el<24:31>
                                                              n<> u<239> t<Primary_literal> p<240> c<238> l<24:27> el<24:31>
                                                                n<GNT0> u<238> t<STRING_CONST> p<239> l<24:27> el<24:31>
                                                n<> u<247> t<END> p<248> l<25:10> el<25:13>
                                        n<> u<307> t<Statement_or_null> p<308> c<306> l<25:19> el<29:13>
                                          n<> u<306> t<Statement> p<307> c<305> l<25:19> el<29:13>
                                            n<> u<305> t<Statement_item> p<306> c<304> l<25:19> el<29:13>
                                              n<> u<304> t<Conditional_statement> p<305> c<263> l<25:19> el<29:13>
                                                n<> u<263> t<Cond_predicate> p<304> c<262> s<283> l<25:23> el<25:36>
                                                  n<> u<262> t<Expression_or_cond_pattern> p<263> c<261> l<25:23> el<25:36>
                                                    n<> u<261> t<Expression> p<262> c<255> l<25:23> el<25:36>
                                                      n<> u<255> t<Expression> p<261> c<254> s<260> l<25:23> el<25:28>
                                                        n<> u<254> t<Primary> p<255> c<253> l<25:23> el<25:28>
                                                          n<> u<253> t<Primary_literal> p<254> c<252> l<25:23> el<25:28>
                                                            n<req_1> u<252> t<STRING_CONST> p<253> l<25:23> el<25:28>
                                                      n<> u<260> t<BinOp_Equiv> p<261> s<259> l<25:29> el<25:31>
                                                      n<> u<259> t<Expression> p<261> c<258> l<25:32> el<25:36>
                                                        n<> u<258> t<Primary> p<259> c<257> l<25:32> el<25:36>
                                                          n<> u<257> t<Primary_literal> p<258> c<256> l<25:32> el<25:36>
                                                            n<> u<256> t<Number_1Tickb1> p<257> l<25:32> el<25:36>
                                                n<> u<283> t<Statement_or_null> p<304> c<282> s<303> l<25:38> el<27:13>
                                                  n<> u<282> t<Statement> p<283> c<281> l<25:38> el<27:13>
                                                    n<> u<281> t<Statement_item> p<282> c<280> l<25:38> el<27:13>
                                                      n<> u<280> t<Seq_block> p<281> c<278> l<25:38> el<27:13>
                                                        n<> u<278> t<Statement_or_null> p<280> c<277> s<279> l<26:12> el<26:31>
                                                          n<> u<277> t<Statement> p<278> c<276> l<26:12> el<26:31>
                                                            n<> u<276> t<Statement_item> p<277> c<275> l<26:12> el<26:31>
                                                              n<> u<275> t<Blocking_assignment> p<276> c<274> l<26:12> el<26:30>
                                                                n<> u<274> t<Operator_assignment> p<275> c<268> l<26:12> el<26:30>
                                                                  n<> u<268> t<Variable_lvalue> p<274> c<265> s<269> l<26:12> el<26:24>
                                                                    n<> u<265> t<Ps_or_hierarchical_identifier> p<268> c<264> s<267> l<26:12> el<26:24>
                                                                      n<future_state> u<264> t<STRING_CONST> p<265> l<26:12> el<26:24>
                                                                    n<> u<267> t<Select> p<268> c<266> l<26:24> el<26:24>
                                                                      n<> u<266> t<Bit_select> p<267> l<26:24> el<26:24>
                                                                  n<> u<269> t<AssignOp_Assign> p<274> s<273> l<26:24> el<26:25>
                                                                  n<> u<273> t<Expression> p<274> c<272> l<26:26> el<26:30>
                                                                    n<> u<272> t<Primary> p<273> c<271> l<26:26> el<26:30>
                                                                      n<> u<271> t<Primary_literal> p<272> c<270> l<26:26> el<26:30>
                                                                        n<GNT1> u<270> t<STRING_CONST> p<271> l<26:26> el<26:30>
                                                        n<> u<279> t<END> p<280> l<27:10> el<27:13>
                                                n<> u<303> t<Statement_or_null> p<304> c<302> l<27:19> el<29:13>
                                                  n<> u<302> t<Statement> p<303> c<301> l<27:19> el<29:13>
                                                    n<> u<301> t<Statement_item> p<302> c<300> l<27:19> el<29:13>
                                                      n<> u<300> t<Seq_block> p<301> c<298> l<27:19> el<29:13>
                                                        n<> u<298> t<Statement_or_null> p<300> c<297> s<299> l<28:12> el<28:32>
                                                          n<> u<297> t<Statement> p<298> c<296> l<28:12> el<28:32>
                                                            n<> u<296> t<Statement_item> p<297> c<295> l<28:12> el<28:32>
                                                              n<> u<295> t<Blocking_assignment> p<296> c<294> l<28:12> el<28:31>
                                                                n<> u<294> t<Operator_assignment> p<295> c<288> l<28:12> el<28:31>
                                                                  n<> u<288> t<Variable_lvalue> p<294> c<285> s<289> l<28:12> el<28:24>
                                                                    n<> u<285> t<Ps_or_hierarchical_identifier> p<288> c<284> s<287> l<28:12> el<28:24>
                                                                      n<future_state> u<284> t<STRING_CONST> p<285> l<28:12> el<28:24>
                                                                    n<> u<287> t<Select> p<288> c<286> l<28:25> el<28:25>
                                                                      n<> u<286> t<Bit_select> p<287> l<28:25> el<28:25>
                                                                  n<> u<289> t<AssignOp_Assign> p<294> s<293> l<28:25> el<28:26>
                                                                  n<> u<293> t<Expression> p<294> c<292> l<28:27> el<28:31>
                                                                    n<> u<292> t<Primary> p<293> c<291> l<28:27> el<28:31>
                                                                      n<> u<291> t<Primary_literal> p<292> c<290> l<28:27> el<28:31>
                                                                        n<IDLE> u<290> t<STRING_CONST> p<291> l<28:27> el<28:31>
                                                        n<> u<299> t<END> p<300> l<29:10> el<29:13>
                              n<> u<373> t<Case_item> p<452> c<316> s<434> l<30:3> el<34:13>
                                n<> u<316> t<Expression> p<373> c<315> s<372> l<30:3> el<30:7>
                                  n<> u<315> t<Primary> p<316> c<314> l<30:3> el<30:7>
                                    n<> u<314> t<Primary_literal> p<315> c<313> l<30:3> el<30:7>
                                      n<GNT0> u<313> t<STRING_CONST> p<314> l<30:3> el<30:7>
                                n<> u<372> t<Statement_or_null> p<373> c<371> l<30:10> el<34:13>
                                  n<> u<371> t<Statement> p<372> c<370> l<30:10> el<34:13>
                                    n<> u<370> t<Statement_item> p<371> c<369> l<30:10> el<34:13>
                                      n<> u<369> t<Conditional_statement> p<370> c<328> l<30:10> el<34:13>
                                        n<> u<328> t<Cond_predicate> p<369> c<327> s<348> l<30:14> el<30:27>
                                          n<> u<327> t<Expression_or_cond_pattern> p<328> c<326> l<30:14> el<30:27>
                                            n<> u<326> t<Expression> p<327> c<320> l<30:14> el<30:27>
                                              n<> u<320> t<Expression> p<326> c<319> s<325> l<30:14> el<30:19>
                                                n<> u<319> t<Primary> p<320> c<318> l<30:14> el<30:19>
                                                  n<> u<318> t<Primary_literal> p<319> c<317> l<30:14> el<30:19>
                                                    n<req_0> u<317> t<STRING_CONST> p<318> l<30:14> el<30:19>
                                              n<> u<325> t<BinOp_Equiv> p<326> s<324> l<30:20> el<30:22>
                                              n<> u<324> t<Expression> p<326> c<323> l<30:23> el<30:27>
                                                n<> u<323> t<Primary> p<324> c<322> l<30:23> el<30:27>
                                                  n<> u<322> t<Primary_literal> p<323> c<321> l<30:23> el<30:27>
                                                    n<> u<321> t<Number_1Tickb1> p<322> l<30:23> el<30:27>
                                        n<> u<348> t<Statement_or_null> p<369> c<347> s<368> l<30:29> el<32:13>
                                          n<> u<347> t<Statement> p<348> c<346> l<30:29> el<32:13>
                                            n<> u<346> t<Statement_item> p<347> c<345> l<30:29> el<32:13>
                                              n<> u<345> t<Seq_block> p<346> c<343> l<30:29> el<32:13>
                                                n<> u<343> t<Statement_or_null> p<345> c<342> s<344> l<31:12> el<31:32>
                                                  n<> u<342> t<Statement> p<343> c<341> l<31:12> el<31:32>
                                                    n<> u<341> t<Statement_item> p<342> c<340> l<31:12> el<31:32>
                                                      n<> u<340> t<Blocking_assignment> p<341> c<339> l<31:12> el<31:31>
                                                        n<> u<339> t<Operator_assignment> p<340> c<333> l<31:12> el<31:31>
                                                          n<> u<333> t<Variable_lvalue> p<339> c<330> s<334> l<31:12> el<31:24>
                                                            n<> u<330> t<Ps_or_hierarchical_identifier> p<333> c<329> s<332> l<31:12> el<31:24>
                                                              n<future_state> u<329> t<STRING_CONST> p<330> l<31:12> el<31:24>
                                                            n<> u<332> t<Select> p<333> c<331> l<31:25> el<31:25>
                                                              n<> u<331> t<Bit_select> p<332> l<31:25> el<31:25>
                                                          n<> u<334> t<AssignOp_Assign> p<339> s<338> l<31:25> el<31:26>
                                                          n<> u<338> t<Expression> p<339> c<337> l<31:27> el<31:31>
                                                            n<> u<337> t<Primary> p<338> c<336> l<31:27> el<31:31>
                                                              n<> u<336> t<Primary_literal> p<337> c<335> l<31:27> el<31:31>
                                                                n<GNT0> u<335> t<STRING_CONST> p<336> l<31:27> el<31:31>
                                                n<> u<344> t<END> p<345> l<32:10> el<32:13>
                                        n<> u<368> t<Statement_or_null> p<369> c<367> l<32:19> el<34:13>
                                          n<> u<367> t<Statement> p<368> c<366> l<32:19> el<34:13>
                                            n<> u<366> t<Statement_item> p<367> c<365> l<32:19> el<34:13>
                                              n<> u<365> t<Seq_block> p<366> c<363> l<32:19> el<34:13>
                                                n<> u<363> t<Statement_or_null> p<365> c<362> s<364> l<33:12> el<33:32>
                                                  n<> u<362> t<Statement> p<363> c<361> l<33:12> el<33:32>
                                                    n<> u<361> t<Statement_item> p<362> c<360> l<33:12> el<33:32>
                                                      n<> u<360> t<Blocking_assignment> p<361> c<359> l<33:12> el<33:31>
                                                        n<> u<359> t<Operator_assignment> p<360> c<353> l<33:12> el<33:31>
                                                          n<> u<353> t<Variable_lvalue> p<359> c<350> s<354> l<33:12> el<33:24>
                                                            n<> u<350> t<Ps_or_hierarchical_identifier> p<353> c<349> s<352> l<33:12> el<33:24>
                                                              n<future_state> u<349> t<STRING_CONST> p<350> l<33:12> el<33:24>
                                                            n<> u<352> t<Select> p<353> c<351> l<33:25> el<33:25>
                                                              n<> u<351> t<Bit_select> p<352> l<33:25> el<33:25>
                                                          n<> u<354> t<AssignOp_Assign> p<359> s<358> l<33:25> el<33:26>
                                                          n<> u<358> t<Expression> p<359> c<357> l<33:27> el<33:31>
                                                            n<> u<357> t<Primary> p<358> c<356> l<33:27> el<33:31>
                                                              n<> u<356> t<Primary_literal> p<357> c<355> l<33:27> el<33:31>
                                                                n<IDLE> u<355> t<STRING_CONST> p<356> l<33:27> el<33:31>
                                                n<> u<364> t<END> p<365> l<34:10> el<34:13>
                              n<> u<434> t<Case_item> p<452> c<377> s<450> l<35:3> el<39:13>
                                n<> u<377> t<Expression> p<434> c<376> s<433> l<35:3> el<35:7>
                                  n<> u<376> t<Primary> p<377> c<375> l<35:3> el<35:7>
                                    n<> u<375> t<Primary_literal> p<376> c<374> l<35:3> el<35:7>
                                      n<GNT1> u<374> t<STRING_CONST> p<375> l<35:3> el<35:7>
                                n<> u<433> t<Statement_or_null> p<434> c<432> l<35:10> el<39:13>
                                  n<> u<432> t<Statement> p<433> c<431> l<35:10> el<39:13>
                                    n<> u<431> t<Statement_item> p<432> c<430> l<35:10> el<39:13>
                                      n<> u<430> t<Conditional_statement> p<431> c<389> l<35:10> el<39:13>
                                        n<> u<389> t<Cond_predicate> p<430> c<388> s<409> l<35:14> el<35:27>
                                          n<> u<388> t<Expression_or_cond_pattern> p<389> c<387> l<35:14> el<35:27>
                                            n<> u<387> t<Expression> p<388> c<381> l<35:14> el<35:27>
                                              n<> u<381> t<Expression> p<387> c<380> s<386> l<35:14> el<35:19>
                                                n<> u<380> t<Primary> p<381> c<379> l<35:14> el<35:19>
                                                  n<> u<379> t<Primary_literal> p<380> c<378> l<35:14> el<35:19>
                                                    n<req_1> u<378> t<STRING_CONST> p<379> l<35:14> el<35:19>
                                              n<> u<386> t<BinOp_Equiv> p<387> s<385> l<35:20> el<35:22>
                                              n<> u<385> t<Expression> p<387> c<384> l<35:23> el<35:27>
                                                n<> u<384> t<Primary> p<385> c<383> l<35:23> el<35:27>
                                                  n<> u<383> t<Primary_literal> p<384> c<382> l<35:23> el<35:27>
                                                    n<> u<382> t<Number_1Tickb1> p<383> l<35:23> el<35:27>
                                        n<> u<409> t<Statement_or_null> p<430> c<408> s<429> l<35:29> el<37:13>
                                          n<> u<408> t<Statement> p<409> c<407> l<35:29> el<37:13>
                                            n<> u<407> t<Statement_item> p<408> c<406> l<35:29> el<37:13>
                                              n<> u<406> t<Seq_block> p<407> c<404> l<35:29> el<37:13>
                                                n<> u<404> t<Statement_or_null> p<406> c<403> s<405> l<36:12> el<36:32>
                                                  n<> u<403> t<Statement> p<404> c<402> l<36:12> el<36:32>
                                                    n<> u<402> t<Statement_item> p<403> c<401> l<36:12> el<36:32>
                                                      n<> u<401> t<Blocking_assignment> p<402> c<400> l<36:12> el<36:31>
                                                        n<> u<400> t<Operator_assignment> p<401> c<394> l<36:12> el<36:31>
                                                          n<> u<394> t<Variable_lvalue> p<400> c<391> s<395> l<36:12> el<36:24>
                                                            n<> u<391> t<Ps_or_hierarchical_identifier> p<394> c<390> s<393> l<36:12> el<36:24>
                                                              n<future_state> u<390> t<STRING_CONST> p<391> l<36:12> el<36:24>
                                                            n<> u<393> t<Select> p<394> c<392> l<36:25> el<36:25>
                                                              n<> u<392> t<Bit_select> p<393> l<36:25> el<36:25>
                                                          n<> u<395> t<AssignOp_Assign> p<400> s<399> l<36:25> el<36:26>
                                                          n<> u<399> t<Expression> p<400> c<398> l<36:27> el<36:31>
                                                            n<> u<398> t<Primary> p<399> c<397> l<36:27> el<36:31>
                                                              n<> u<397> t<Primary_literal> p<398> c<396> l<36:27> el<36:31>
                                                                n<GNT1> u<396> t<STRING_CONST> p<397> l<36:27> el<36:31>
                                                n<> u<405> t<END> p<406> l<37:10> el<37:13>
                                        n<> u<429> t<Statement_or_null> p<430> c<428> l<37:19> el<39:13>
                                          n<> u<428> t<Statement> p<429> c<427> l<37:19> el<39:13>
                                            n<> u<427> t<Statement_item> p<428> c<426> l<37:19> el<39:13>
                                              n<> u<426> t<Seq_block> p<427> c<424> l<37:19> el<39:13>
                                                n<> u<424> t<Statement_or_null> p<426> c<423> s<425> l<38:12> el<38:32>
                                                  n<> u<423> t<Statement> p<424> c<422> l<38:12> el<38:32>
                                                    n<> u<422> t<Statement_item> p<423> c<421> l<38:12> el<38:32>
                                                      n<> u<421> t<Blocking_assignment> p<422> c<420> l<38:12> el<38:31>
                                                        n<> u<420> t<Operator_assignment> p<421> c<414> l<38:12> el<38:31>
                                                          n<> u<414> t<Variable_lvalue> p<420> c<411> s<415> l<38:12> el<38:24>
                                                            n<> u<411> t<Ps_or_hierarchical_identifier> p<414> c<410> s<413> l<38:12> el<38:24>
                                                              n<future_state> u<410> t<STRING_CONST> p<411> l<38:12> el<38:24>
                                                            n<> u<413> t<Select> p<414> c<412> l<38:25> el<38:25>
                                                              n<> u<412> t<Bit_select> p<413> l<38:25> el<38:25>
                                                          n<> u<415> t<AssignOp_Assign> p<420> s<419> l<38:25> el<38:26>
                                                          n<> u<419> t<Expression> p<420> c<418> l<38:27> el<38:31>
                                                            n<> u<418> t<Primary> p<419> c<417> l<38:27> el<38:31>
                                                              n<> u<417> t<Primary_literal> p<418> c<416> l<38:27> el<38:31>
                                                                n<IDLE> u<416> t<STRING_CONST> p<417> l<38:27> el<38:31>
                                                n<> u<425> t<END> p<426> l<39:10> el<39:13>
                              n<> u<450> t<Case_item> p<452> c<449> s<451> l<40:3> el<40:33>
                                n<> u<449> t<Statement_or_null> p<450> c<448> l<40:13> el<40:33>
                                  n<> u<448> t<Statement> p<449> c<447> l<40:13> el<40:33>
                                    n<> u<447> t<Statement_item> p<448> c<446> l<40:13> el<40:33>
                                      n<> u<446> t<Blocking_assignment> p<447> c<445> l<40:13> el<40:32>
                                        n<> u<445> t<Operator_assignment> p<446> c<439> l<40:13> el<40:32>
                                          n<> u<439> t<Variable_lvalue> p<445> c<436> s<440> l<40:13> el<40:25>
                                            n<> u<436> t<Ps_or_hierarchical_identifier> p<439> c<435> s<438> l<40:13> el<40:25>
                                              n<future_state> u<435> t<STRING_CONST> p<436> l<40:13> el<40:25>
                                            n<> u<438> t<Select> p<439> c<437> l<40:26> el<40:26>
                                              n<> u<437> t<Bit_select> p<438> l<40:26> el<40:26>
                                          n<> u<440> t<AssignOp_Assign> p<445> s<444> l<40:26> el<40:27>
                                          n<> u<444> t<Expression> p<445> c<443> l<40:28> el<40:32>
                                            n<> u<443> t<Primary> p<444> c<442> l<40:28> el<40:32>
                                              n<> u<442> t<Primary_literal> p<443> c<441> l<40:28> el<40:32>
                                                n<IDLE> u<441> t<STRING_CONST> p<442> l<40:28> el<40:32>
                              n<> u<451> t<ENDCASE> p<452> l<41:1> el<41:8>
                      n<> u<456> t<ENDFUNCTION> p<457> l<42:1> el<42:12>
        n<> u<543> t<Non_port_module_item> p<545> c<542> s<544> l<45:1> el<52:4>
          n<> u<542> t<Module_or_generate_item> p<543> c<541> l<45:1> el<52:4>
            n<> u<541> t<Module_common_item> p<542> c<540> l<45:1> el<52:4>
              n<> u<540> t<Always_construct> p<541> c<464> l<45:1> el<52:4>
                n<> u<464> t<ALWAYS> p<540> s<539> l<45:1> el<45:7>
                n<> u<539> t<Statement> p<540> c<538> l<45:8> el<52:4>
                  n<> u<538> t<Statement_item> p<539> c<537> l<45:8> el<52:4>
                    n<> u<537> t<Procedural_timing_control_statement> p<538> c<472> l<45:8> el<52:4>
                      n<> u<472> t<Procedural_timing_control> p<537> c<471> s<536> l<45:8> el<45:25>
                        n<> u<471> t<Event_control> p<472> c<470> l<45:8> el<45:25>
                          n<> u<470> t<Event_expression> p<471> c<465> l<45:11> el<45:24>
                            n<> u<465> t<Edge_Posedge> p<470> s<469> l<45:11> el<45:18>
                            n<> u<469> t<Expression> p<470> c<468> l<45:19> el<45:24>
                              n<> u<468> t<Primary> p<469> c<467> l<45:19> el<45:24>
                                n<> u<467> t<Primary_literal> p<468> c<466> l<45:19> el<45:24>
                                  n<clock> u<466> t<STRING_CONST> p<467> l<45:19> el<45:24>
                      n<> u<536> t<Statement_or_null> p<537> c<535> l<46:1> el<52:4>
                        n<> u<535> t<Statement> p<536> c<534> l<46:1> el<52:4>
                          n<> u<534> t<Statement_item> p<535> c<533> l<46:1> el<52:4>
                            n<> u<533> t<Seq_block> p<534> c<473> l<46:1> el<52:4>
                              n<FSM_SEQ> u<473> t<STRING_CONST> p<533> s<531> l<46:9> el<46:16>
                              n<> u<531> t<Statement_or_null> p<533> c<530> s<532> l<47:2> el<51:5>
                                n<> u<530> t<Statement> p<531> c<529> l<47:2> el<51:5>
                                  n<> u<529> t<Statement_item> p<530> c<528> l<47:2> el<51:5>
                                    n<> u<528> t<Conditional_statement> p<529> c<485> l<47:2> el<51:5>
                                      n<> u<485> t<Cond_predicate> p<528> c<484> s<506> l<47:6> el<47:19>
                                        n<> u<484> t<Expression_or_cond_pattern> p<485> c<483> l<47:6> el<47:19>
                                          n<> u<483> t<Expression> p<484> c<477> l<47:6> el<47:19>
                                            n<> u<477> t<Expression> p<483> c<476> s<482> l<47:6> el<47:11>
                                              n<> u<476> t<Primary> p<477> c<475> l<47:6> el<47:11>
                                                n<> u<475> t<Primary_literal> p<476> c<474> l<47:6> el<47:11>
                                                  n<reset> u<474> t<STRING_CONST> p<475> l<47:6> el<47:11>
                                            n<> u<482> t<BinOp_Equiv> p<483> s<481> l<47:12> el<47:14>
                                            n<> u<481> t<Expression> p<483> c<480> l<47:15> el<47:19>
                                              n<> u<480> t<Primary> p<481> c<479> l<47:15> el<47:19>
                                                n<> u<479> t<Primary_literal> p<480> c<478> l<47:15> el<47:19>
                                                  n<> u<478> t<Number_1Tickb1> p<479> l<47:15> el<47:19>
                                      n<> u<506> t<Statement_or_null> p<528> c<505> s<527> l<47:21> el<49:5>
                                        n<> u<505> t<Statement> p<506> c<504> l<47:21> el<49:5>
                                          n<> u<504> t<Statement_item> p<505> c<503> l<47:21> el<49:5>
                                            n<> u<503> t<Seq_block> p<504> c<501> l<47:21> el<49:5>
                                              n<> u<501> t<Statement_or_null> p<503> c<500> s<502> l<48:5> el<48:27>
                                                n<> u<500> t<Statement> p<501> c<499> l<48:5> el<48:27>
                                                  n<> u<499> t<Statement_item> p<500> c<498> l<48:5> el<48:27>
                                                    n<> u<498> t<Nonblocking_assignment> p<499> c<490> l<48:5> el<48:26>
                                                      n<> u<490> t<Variable_lvalue> p<498> c<487> s<493> l<48:5> el<48:15>
                                                        n<> u<487> t<Ps_or_hierarchical_identifier> p<490> c<486> s<489> l<48:5> el<48:15>
                                                          n<curr_state> u<486> t<STRING_CONST> p<487> l<48:5> el<48:15>
                                                        n<> u<489> t<Select> p<490> c<488> l<48:16> el<48:16>
                                                          n<> u<488> t<Bit_select> p<489> l<48:16> el<48:16>
                                                      n<> u<493> t<Delay_or_event_control> p<498> c<492> s<497> l<48:19> el<48:21>
                                                        n<> u<492> t<Delay_control> p<493> c<491> l<48:19> el<48:21>
                                                          n<#1> u<491> t<INT_CONST> p<492> l<48:19> el<48:21>
                                                      n<> u<497> t<Expression> p<498> c<496> l<48:22> el<48:26>
                                                        n<> u<496> t<Primary> p<497> c<495> l<48:22> el<48:26>
                                                          n<> u<495> t<Primary_literal> p<496> c<494> l<48:22> el<48:26>
                                                            n<IDLE> u<494> t<STRING_CONST> p<495> l<48:22> el<48:26>
                                              n<> u<502> t<END> p<503> l<49:2> el<49:5>
                                      n<> u<527> t<Statement_or_null> p<528> c<526> l<49:11> el<51:5>
                                        n<> u<526> t<Statement> p<527> c<525> l<49:11> el<51:5>
                                          n<> u<525> t<Statement_item> p<526> c<524> l<49:11> el<51:5>
                                            n<> u<524> t<Seq_block> p<525> c<522> l<49:11> el<51:5>
                                              n<> u<522> t<Statement_or_null> p<524> c<521> s<523> l<50:5> el<50:33>
                                                n<> u<521> t<Statement> p<522> c<520> l<50:5> el<50:33>
                                                  n<> u<520> t<Statement_item> p<521> c<519> l<50:5> el<50:33>
                                                    n<> u<519> t<Nonblocking_assignment> p<520> c<511> l<50:5> el<50:32>
                                                      n<> u<511> t<Variable_lvalue> p<519> c<508> s<514> l<50:5> el<50:15>
                                                        n<> u<508> t<Ps_or_hierarchical_identifier> p<511> c<507> s<510> l<50:5> el<50:15>
                                                          n<curr_state> u<507> t<STRING_CONST> p<508> l<50:5> el<50:15>
                                                        n<> u<510> t<Select> p<511> c<509> l<50:16> el<50:16>
                                                          n<> u<509> t<Bit_select> p<510> l<50:16> el<50:16>
                                                      n<> u<514> t<Delay_or_event_control> p<519> c<513> s<518> l<50:19> el<50:21>
                                                        n<> u<513> t<Delay_control> p<514> c<512> l<50:19> el<50:21>
                                                          n<#1> u<512> t<INT_CONST> p<513> l<50:19> el<50:21>
                                                      n<> u<518> t<Expression> p<519> c<517> l<50:22> el<50:32>
                                                        n<> u<517> t<Primary> p<518> c<516> l<50:22> el<50:32>
                                                          n<> u<516> t<Primary_literal> p<517> c<515> l<50:22> el<50:32>
                                                            n<next_state> u<515> t<STRING_CONST> p<516> l<50:22> el<50:32>
                                              n<> u<523> t<END> p<524> l<51:2> el<51:5>
                              n<> u<532> t<END> p<533> l<52:1> el<52:4>
        n<> u<544> t<ENDMODULE> p<545> l<53:1> el<53:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncBinding/dut.sv:1:1: No timescale set for "fsm_using_function".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncBinding/dut.sv:1:1: Compile module "work@fsm_using_function".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
AssignStmt                                             1
Assignment                                            10
Begin                                                 11
BitTypespec                                           14
BitVar                                                 6
CaseItem                                               4
CaseStmt                                               1
Constant                                              17
DelayControl                                           2
Design                                                 1
EnumConst                                              3
EnumNet                                                2
EnumTypespec                                           1
EventControl                                           2
FuncCall                                               1
Function                                               1
IODecl                                                 4
Identifier                                             6
IfElse                                                 5
LogicTypespec                                          4
Module                                                 2
Operation                                              7
Port                                                   6
Range                                                  3
RefObj                                                36
RefTypespec                                           21
SourceFile                                             1
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncBinding/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/FuncBinding/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@fsm_using_function)
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:work@fsm_using_function
  |vpiVariables:
  \_BitVar: (work@fsm_using_function.clock), line:2:11, endln:2:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.clock), line:2:7, endln:2:10
      |vpiParent:
      \_BitVar: (work@fsm_using_function.clock), line:2:11, endln:2:16
      |vpiFullName:work@fsm_using_function.clock
      |vpiActual:
      \_BitTypespec: 
    |vpiName:clock
    |vpiFullName:work@fsm_using_function.clock
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@fsm_using_function.reset), line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.reset), line:3:7, endln:3:10
      |vpiParent:
      \_BitVar: (work@fsm_using_function.reset), line:3:11, endln:3:16
      |vpiFullName:work@fsm_using_function.reset
      |vpiActual:
      \_BitTypespec: 
    |vpiName:reset
    |vpiFullName:work@fsm_using_function.reset
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@fsm_using_function.req_0), line:4:11, endln:4:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.req_0), line:4:7, endln:4:10
      |vpiParent:
      \_BitVar: (work@fsm_using_function.req_0), line:4:11, endln:4:16
      |vpiFullName:work@fsm_using_function.req_0
      |vpiActual:
      \_BitTypespec: 
    |vpiName:req_0
    |vpiFullName:work@fsm_using_function.req_0
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@fsm_using_function.req_1), line:5:11, endln:5:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.req_1), line:5:7, endln:5:10
      |vpiParent:
      \_BitVar: (work@fsm_using_function.req_1), line:5:11, endln:5:16
      |vpiFullName:work@fsm_using_function.req_1
      |vpiActual:
      \_BitTypespec: 
    |vpiName:req_1
    |vpiFullName:work@fsm_using_function.req_1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@fsm_using_function.gnt_0), line:6:12, endln:6:17
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.gnt_0), line:6:8, endln:6:11
      |vpiParent:
      \_BitVar: (work@fsm_using_function.gnt_0), line:6:12, endln:6:17
      |vpiFullName:work@fsm_using_function.gnt_0
      |vpiActual:
      \_BitTypespec: 
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_function.gnt_0
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@fsm_using_function.gnt_1), line:7:12, endln:7:17
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.gnt_1), line:7:8, endln:7:11
      |vpiParent:
      \_BitVar: (work@fsm_using_function.gnt_1), line:7:12, endln:7:17
      |vpiFullName:work@fsm_using_function.gnt_1
      |vpiActual:
      \_BitTypespec: 
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_function.gnt_1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiInternalScope:
  \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:
    \_Identifier: (fsm_function)
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiName:fsm_function
    |vpiFullName:work@fsm_using_function.fsm_function
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiRange:
      \_Range: , line:21:35, endln:21:40
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Constant: , line:21:36, endln:21:37
          |vpiParent:
          \_Range: , line:21:35, endln:21:40
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:21:38, endln:21:39
          |vpiParent:
          \_Range: , line:21:35, endln:21:40
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_BitTypespec: 
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
    |vpiTypedef:
    \_BitTypespec: 
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiRange:
      \_Range: , line:21:94, endln:21:99
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Constant: , line:21:95, endln:21:96
          |vpiParent:
          \_Range: , line:21:94, endln:21:99
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:21:97, endln:21:98
          |vpiParent:
          \_Range: , line:21:94, endln:21:99
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_BitTypespec: 
    |vpiImportTypespec:
    \_BitTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@fsm_using_function.fsm_function)
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiFullName:work@fsm_using_function.fsm_function
      |vpiActual:
      \_LogicTypespec: 
    |vpiIODecl:
    \_IODecl: (state), line:21:41, endln:21:46
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiDirection:1
      |vpiName:state
      |vpiTypedef:
      \_RefTypespec: (work@fsm_using_function.fsm_function.state)
        |vpiParent:
        \_IODecl: (state), line:21:41, endln:21:46
        |vpiFullName:work@fsm_using_function.fsm_function.state
        |vpiActual:
        \_LogicTypespec: 
    |vpiIODecl:
    \_IODecl: (req_0), line:21:58, endln:21:63
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiDirection:1
      |vpiName:req_0
      |vpiTypedef:
      \_RefTypespec: (work@fsm_using_function.fsm_function.req_0)
        |vpiParent:
        \_IODecl: (req_0), line:21:58, endln:21:63
        |vpiFullName:work@fsm_using_function.fsm_function.req_0
        |vpiActual:
        \_BitTypespec: 
    |vpiIODecl:
    \_IODecl: (req_1), line:21:74, endln:21:79
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiDirection:1
      |vpiName:req_1
      |vpiTypedef:
      \_RefTypespec: (work@fsm_using_function.fsm_function.req_1)
        |vpiParent:
        \_IODecl: (req_1), line:21:74, endln:21:79
        |vpiFullName:work@fsm_using_function.fsm_function.req_1
        |vpiActual:
        \_BitTypespec: 
    |vpiIODecl:
    \_IODecl: (future_state), line:21:100, endln:21:112
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiDirection:2
      |vpiName:future_state
      |vpiTypedef:
      \_RefTypespec: (work@fsm_using_function.fsm_function.future_state)
        |vpiParent:
        \_IODecl: (future_state), line:21:100, endln:21:112
        |vpiFullName:work@fsm_using_function.fsm_function.future_state
        |vpiActual:
        \_LogicTypespec: 
    |vpiStmt:
    \_CaseStmt: , line:22:1, endln:41:8
      |vpiParent:
      \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
      |vpiCaseType:1
      |vpiCondition:
      \_RefObj: (work@fsm_using_function.fsm_function.state), line:22:6, endln:22:11
        |vpiParent:
        \_CaseStmt: , line:22:1, endln:41:8
        |vpiName:state
        |vpiFullName:work@fsm_using_function.fsm_function.state
        |vpiActual:
        \_IODecl: (state), line:21:41, endln:21:46
      |vpiCaseItem:
      \_CaseItem: , line:23:3, endln:29:13
        |vpiParent:
        \_CaseStmt: , line:22:1, endln:41:8
        |vpiExpr:
        \_RefObj: (work@fsm_using_function.fsm_function.IDLE), line:23:3, endln:23:7
          |vpiParent:
          \_CaseItem: , line:23:3, endln:29:13
          |vpiName:IDLE
          |vpiFullName:work@fsm_using_function.fsm_function.IDLE
          |vpiActual:
          \_EnumConst: (IDLE), line:11:27, endln:11:35
        |vpiStmt:
        \_IfElse: , line:23:10, endln:29:13
          |vpiParent:
          \_CaseItem: , line:23:3, endln:29:13
          |vpiCondition:
          \_Operation: , line:23:14, endln:23:27
            |vpiParent:
            \_IfElse: , line:23:10, endln:29:13
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@fsm_using_function.fsm_function.req_0), line:23:14, endln:23:19
              |vpiParent:
              \_Operation: , line:23:14, endln:23:27
              |vpiName:req_0
              |vpiFullName:work@fsm_using_function.fsm_function.req_0
              |vpiActual:
              \_IODecl: (req_0), line:21:58, endln:21:63
            |vpiOperand:
            \_Constant: , line:23:23, endln:23:27
              |vpiParent:
              \_Operation: , line:23:14, endln:23:27
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_Begin: (work@fsm_using_function.fsm_function), line:23:29, endln:25:13
            |vpiParent:
            \_IfElse: , line:23:10, endln:29:13
            |vpiFullName:work@fsm_using_function.fsm_function
            |vpiStmt:
            \_Assignment: , line:24:12, endln:24:31
              |vpiParent:
              \_Begin: (work@fsm_using_function.fsm_function), line:23:29, endln:25:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.fsm_function.GNT0), line:24:27, endln:24:31
                |vpiParent:
                \_Assignment: , line:24:12, endln:24:31
                |vpiName:GNT0
                |vpiFullName:work@fsm_using_function.fsm_function.GNT0
                |vpiActual:
                \_EnumConst: (GNT0), line:11:36, endln:11:44
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:24:12, endln:24:24
                |vpiParent:
                \_Assignment: , line:24:12, endln:24:31
                |vpiName:future_state
                |vpiFullName:work@fsm_using_function.fsm_function.future_state
                |vpiActual:
                \_IODecl: (future_state), line:21:100, endln:21:112
          |vpiElseStmt:
          \_IfElse: , line:25:19, endln:29:13
            |vpiParent:
            \_IfElse: , line:23:10, endln:29:13
            |vpiCondition:
            \_Operation: , line:25:23, endln:25:36
              |vpiParent:
              \_IfElse: , line:25:19, endln:29:13
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@fsm_using_function.fsm_function.req_1), line:25:23, endln:25:28
                |vpiParent:
                \_Operation: , line:25:23, endln:25:36
                |vpiName:req_1
                |vpiFullName:work@fsm_using_function.fsm_function.req_1
                |vpiActual:
                \_IODecl: (req_1), line:21:74, endln:21:79
              |vpiOperand:
              \_Constant: , line:25:32, endln:25:36
                |vpiParent:
                \_Operation: , line:25:23, endln:25:36
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@fsm_using_function.fsm_function), line:25:38, endln:27:13
              |vpiParent:
              \_IfElse: , line:25:19, endln:29:13
              |vpiFullName:work@fsm_using_function.fsm_function
              |vpiStmt:
              \_Assignment: , line:26:12, endln:26:30
                |vpiParent:
                \_Begin: (work@fsm_using_function.fsm_function), line:25:38, endln:27:13
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@fsm_using_function.fsm_function.GNT1), line:26:26, endln:26:30
                  |vpiParent:
                  \_Assignment: , line:26:12, endln:26:30
                  |vpiName:GNT1
                  |vpiFullName:work@fsm_using_function.fsm_function.GNT1
                  |vpiActual:
                  \_EnumConst: (GNT1), line:11:45, endln:11:53
                |vpiLhs:
                \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:26:12, endln:26:24
                  |vpiParent:
                  \_Assignment: , line:26:12, endln:26:30
                  |vpiName:future_state
                  |vpiFullName:work@fsm_using_function.fsm_function.future_state
                  |vpiActual:
                  \_IODecl: (future_state), line:21:100, endln:21:112
            |vpiElseStmt:
            \_Begin: (work@fsm_using_function.fsm_function), line:27:19, endln:29:13
              |vpiParent:
              \_IfElse: , line:25:19, endln:29:13
              |vpiFullName:work@fsm_using_function.fsm_function
              |vpiStmt:
              \_Assignment: , line:28:12, endln:28:31
                |vpiParent:
                \_Begin: (work@fsm_using_function.fsm_function), line:27:19, endln:29:13
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@fsm_using_function.fsm_function.IDLE), line:28:27, endln:28:31
                  |vpiParent:
                  \_Assignment: , line:28:12, endln:28:31
                  |vpiName:IDLE
                  |vpiFullName:work@fsm_using_function.fsm_function.IDLE
                  |vpiActual:
                  \_EnumConst: (IDLE), line:11:27, endln:11:35
                |vpiLhs:
                \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:28:12, endln:28:24
                  |vpiParent:
                  \_Assignment: , line:28:12, endln:28:31
                  |vpiName:future_state
                  |vpiFullName:work@fsm_using_function.fsm_function.future_state
                  |vpiActual:
                  \_IODecl: (future_state), line:21:100, endln:21:112
      |vpiCaseItem:
      \_CaseItem: , line:30:3, endln:34:13
        |vpiParent:
        \_CaseStmt: , line:22:1, endln:41:8
        |vpiExpr:
        \_RefObj: (work@fsm_using_function.fsm_function.GNT0), line:30:3, endln:30:7
          |vpiParent:
          \_CaseItem: , line:30:3, endln:34:13
          |vpiName:GNT0
          |vpiFullName:work@fsm_using_function.fsm_function.GNT0
          |vpiActual:
          \_EnumConst: (GNT0), line:11:36, endln:11:44
        |vpiStmt:
        \_IfElse: , line:30:10, endln:34:13
          |vpiParent:
          \_CaseItem: , line:30:3, endln:34:13
          |vpiCondition:
          \_Operation: , line:30:14, endln:30:27
            |vpiParent:
            \_IfElse: , line:30:10, endln:34:13
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@fsm_using_function.fsm_function.req_0), line:30:14, endln:30:19
              |vpiParent:
              \_Operation: , line:30:14, endln:30:27
              |vpiName:req_0
              |vpiFullName:work@fsm_using_function.fsm_function.req_0
              |vpiActual:
              \_IODecl: (req_0), line:21:58, endln:21:63
            |vpiOperand:
            \_Constant: , line:30:23, endln:30:27
              |vpiParent:
              \_Operation: , line:30:14, endln:30:27
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_Begin: (work@fsm_using_function.fsm_function), line:30:29, endln:32:13
            |vpiParent:
            \_IfElse: , line:30:10, endln:34:13
            |vpiFullName:work@fsm_using_function.fsm_function
            |vpiStmt:
            \_Assignment: , line:31:12, endln:31:31
              |vpiParent:
              \_Begin: (work@fsm_using_function.fsm_function), line:30:29, endln:32:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.fsm_function.GNT0), line:31:27, endln:31:31
                |vpiParent:
                \_Assignment: , line:31:12, endln:31:31
                |vpiName:GNT0
                |vpiFullName:work@fsm_using_function.fsm_function.GNT0
                |vpiActual:
                \_EnumConst: (GNT0), line:11:36, endln:11:44
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:31:12, endln:31:24
                |vpiParent:
                \_Assignment: , line:31:12, endln:31:31
                |vpiName:future_state
                |vpiFullName:work@fsm_using_function.fsm_function.future_state
                |vpiActual:
                \_IODecl: (future_state), line:21:100, endln:21:112
          |vpiElseStmt:
          \_Begin: (work@fsm_using_function.fsm_function), line:32:19, endln:34:13
            |vpiParent:
            \_IfElse: , line:30:10, endln:34:13
            |vpiFullName:work@fsm_using_function.fsm_function
            |vpiStmt:
            \_Assignment: , line:33:12, endln:33:31
              |vpiParent:
              \_Begin: (work@fsm_using_function.fsm_function), line:32:19, endln:34:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.fsm_function.IDLE), line:33:27, endln:33:31
                |vpiParent:
                \_Assignment: , line:33:12, endln:33:31
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_function.fsm_function.IDLE
                |vpiActual:
                \_EnumConst: (IDLE), line:11:27, endln:11:35
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:33:12, endln:33:24
                |vpiParent:
                \_Assignment: , line:33:12, endln:33:31
                |vpiName:future_state
                |vpiFullName:work@fsm_using_function.fsm_function.future_state
                |vpiActual:
                \_IODecl: (future_state), line:21:100, endln:21:112
      |vpiCaseItem:
      \_CaseItem: , line:35:3, endln:39:13
        |vpiParent:
        \_CaseStmt: , line:22:1, endln:41:8
        |vpiExpr:
        \_RefObj: (work@fsm_using_function.fsm_function.GNT1), line:35:3, endln:35:7
          |vpiParent:
          \_CaseItem: , line:35:3, endln:39:13
          |vpiName:GNT1
          |vpiFullName:work@fsm_using_function.fsm_function.GNT1
          |vpiActual:
          \_EnumConst: (GNT1), line:11:45, endln:11:53
        |vpiStmt:
        \_IfElse: , line:35:10, endln:39:13
          |vpiParent:
          \_CaseItem: , line:35:3, endln:39:13
          |vpiCondition:
          \_Operation: , line:35:14, endln:35:27
            |vpiParent:
            \_IfElse: , line:35:10, endln:39:13
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@fsm_using_function.fsm_function.req_1), line:35:14, endln:35:19
              |vpiParent:
              \_Operation: , line:35:14, endln:35:27
              |vpiName:req_1
              |vpiFullName:work@fsm_using_function.fsm_function.req_1
              |vpiActual:
              \_IODecl: (req_1), line:21:74, endln:21:79
            |vpiOperand:
            \_Constant: , line:35:23, endln:35:27
              |vpiParent:
              \_Operation: , line:35:14, endln:35:27
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_Begin: (work@fsm_using_function.fsm_function), line:35:29, endln:37:13
            |vpiParent:
            \_IfElse: , line:35:10, endln:39:13
            |vpiFullName:work@fsm_using_function.fsm_function
            |vpiStmt:
            \_Assignment: , line:36:12, endln:36:31
              |vpiParent:
              \_Begin: (work@fsm_using_function.fsm_function), line:35:29, endln:37:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.fsm_function.GNT1), line:36:27, endln:36:31
                |vpiParent:
                \_Assignment: , line:36:12, endln:36:31
                |vpiName:GNT1
                |vpiFullName:work@fsm_using_function.fsm_function.GNT1
                |vpiActual:
                \_EnumConst: (GNT1), line:11:45, endln:11:53
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:36:12, endln:36:24
                |vpiParent:
                \_Assignment: , line:36:12, endln:36:31
                |vpiName:future_state
                |vpiFullName:work@fsm_using_function.fsm_function.future_state
                |vpiActual:
                \_IODecl: (future_state), line:21:100, endln:21:112
          |vpiElseStmt:
          \_Begin: (work@fsm_using_function.fsm_function), line:37:19, endln:39:13
            |vpiParent:
            \_IfElse: , line:35:10, endln:39:13
            |vpiFullName:work@fsm_using_function.fsm_function
            |vpiStmt:
            \_Assignment: , line:38:12, endln:38:31
              |vpiParent:
              \_Begin: (work@fsm_using_function.fsm_function), line:37:19, endln:39:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.fsm_function.IDLE), line:38:27, endln:38:31
                |vpiParent:
                \_Assignment: , line:38:12, endln:38:31
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_function.fsm_function.IDLE
                |vpiActual:
                \_EnumConst: (IDLE), line:11:27, endln:11:35
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:38:12, endln:38:24
                |vpiParent:
                \_Assignment: , line:38:12, endln:38:31
                |vpiName:future_state
                |vpiFullName:work@fsm_using_function.fsm_function.future_state
                |vpiActual:
                \_IODecl: (future_state), line:21:100, endln:21:112
      |vpiCaseItem:
      \_CaseItem: , line:40:3, endln:40:33
        |vpiParent:
        \_CaseStmt: , line:22:1, endln:41:8
        |vpiStmt:
        \_Assignment: , line:40:13, endln:40:32
          |vpiParent:
          \_CaseItem: , line:40:3, endln:40:33
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@fsm_using_function.fsm_function.IDLE), line:40:28, endln:40:32
            |vpiParent:
            \_Assignment: , line:40:13, endln:40:32
            |vpiName:IDLE
            |vpiFullName:work@fsm_using_function.fsm_function.IDLE
            |vpiActual:
            \_EnumConst: (IDLE), line:11:27, endln:11:35
          |vpiLhs:
          \_RefObj: (work@fsm_using_function.fsm_function.future_state), line:40:13, endln:40:25
            |vpiParent:
            \_Assignment: , line:40:13, endln:40:32
            |vpiName:future_state
            |vpiFullName:work@fsm_using_function.fsm_function.future_state
            |vpiActual:
            \_IODecl: (future_state), line:21:100, endln:21:112
  |vpiTypedef:
  \_EnumTypespec: , line:11:9, endln:11:60
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@fsm_using_function), line:11:14, endln:11:25
      |vpiParent:
      \_EnumTypespec: , line:11:9, endln:11:60
      |vpiFullName:work@fsm_using_function
      |vpiActual:
      \_LogicTypespec: 
    |vpiEnumConst:
    \_EnumConst: (IDLE), line:11:27, endln:11:35
      |vpiParent:
      \_EnumTypespec: , line:11:9, endln:11:60
      |vpiName:IDLE
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (GNT0), line:11:36, endln:11:44
      |vpiParent:
      \_EnumTypespec: , line:11:9, endln:11:60
      |vpiName:GNT0
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (GNT1), line:11:45, endln:11:53
      |vpiParent:
      \_EnumTypespec: , line:11:9, endln:11:60
      |vpiName:GNT1
      |UINT:3
      |vpiDecompile:3
      |vpiSize:64
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiRange:
    \_Range: , line:11:20, endln:11:25
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:11:21, endln:11:22
        |vpiParent:
        \_Range: , line:11:20, endln:11:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:23, endln:11:24
        |vpiParent:
        \_Range: , line:11:20, endln:11:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (state), line:11:55, endln:11:60
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:
    \_Identifier: (state)
      |vpiParent:
      \_TypedefTypespec: (state), line:11:55, endln:11:60
      |vpiName:state
    |vpiTypedefAlias:
    \_RefTypespec: (work@fsm_using_function.state), line:11:9, endln:11:54
      |vpiParent:
      \_TypedefTypespec: (state), line:11:55, endln:11:60
      |vpiFullName:work@fsm_using_function.state
      |vpiActual:
      \_EnumTypespec: , line:11:9, endln:11:60
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
  |vpiImportTypespec:
  \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
  |vpiImportTypespec:
  \_EnumTypespec: , line:11:9, endln:11:60
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (state), line:11:55, endln:11:60
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@fsm_using_function.clock), line:2:11, endln:2:16
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@fsm_using_function.reset), line:3:11, endln:3:16
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@fsm_using_function.req_0), line:4:11, endln:4:16
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@fsm_using_function.req_1), line:5:11, endln:5:16
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@fsm_using_function.gnt_0), line:6:12, endln:6:17
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@fsm_using_function.gnt_1), line:7:12, endln:7:17
  |vpiImportTypespec:
  \_EnumNet: (work@fsm_using_function.curr_state), line:12:7, endln:12:17
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.curr_state.state), line:12:1, endln:12:6
      |vpiParent:
      \_EnumNet: (work@fsm_using_function.curr_state), line:12:7, endln:12:17
      |vpiName:state
      |vpiFullName:work@fsm_using_function.curr_state.state
      |vpiActual:
      \_TypedefTypespec: (state), line:11:55, endln:11:60
    |vpiName:curr_state
    |vpiFullName:work@fsm_using_function.curr_state
  |vpiImportTypespec:
  \_EnumNet: (work@fsm_using_function.next_state), line:12:19, endln:12:29
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.next_state.state), line:12:1, endln:12:6
      |vpiParent:
      \_EnumNet: (work@fsm_using_function.next_state), line:12:19, endln:12:29
      |vpiName:state
      |vpiFullName:work@fsm_using_function.next_state.state
      |vpiActual:
      \_TypedefTypespec: (state), line:11:55, endln:11:60
    |vpiName:next_state
    |vpiFullName:work@fsm_using_function.next_state
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiDefName:work@fsm_using_function
  |vpiTaskFunc:
  \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
  |vpiNet:
  \_EnumNet: (work@fsm_using_function.curr_state), line:12:7, endln:12:17
  |vpiNet:
  \_EnumNet: (work@fsm_using_function.next_state), line:12:19, endln:12:29
  |vpiPort:
  \_Port: (clock), line:2:11, endln:2:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:clock
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.clock), line:2:7, endln:2:10
      |vpiParent:
      \_Port: (clock), line:2:11, endln:2:16
      |vpiFullName:work@fsm_using_function.clock
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (reset), line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:reset
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.reset), line:3:7, endln:3:10
      |vpiParent:
      \_Port: (reset), line:3:11, endln:3:16
      |vpiFullName:work@fsm_using_function.reset
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (req_0), line:4:11, endln:4:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:req_0
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.req_0), line:4:7, endln:4:10
      |vpiParent:
      \_Port: (req_0), line:4:11, endln:4:16
      |vpiFullName:work@fsm_using_function.req_0
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (req_1), line:5:11, endln:5:16
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:req_1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.req_1), line:5:7, endln:5:10
      |vpiParent:
      \_Port: (req_1), line:5:11, endln:5:16
      |vpiFullName:work@fsm_using_function.req_1
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (gnt_0), line:6:12, endln:6:17
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.gnt_0), line:6:8, endln:6:11
      |vpiParent:
      \_Port: (gnt_0), line:6:12, endln:6:17
      |vpiFullName:work@fsm_using_function.gnt_0
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (gnt_1), line:7:12, endln:7:17
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_function.gnt_1), line:7:8, endln:7:11
      |vpiParent:
      \_Port: (gnt_1), line:7:12, endln:7:17
      |vpiFullName:work@fsm_using_function.gnt_1
      |vpiActual:
      \_BitTypespec: 
  |vpiProcess:
  \_Always: , line:15:1, endln:18:4
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiStmt:
    \_EventControl: , line:15:8, endln:15:25
      |vpiParent:
      \_Always: , line:15:1, endln:18:4
      |vpiCondition:
      \_Operation: , line:15:11, endln:15:24
        |vpiParent:
        \_EventControl: , line:15:8, endln:15:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@fsm_using_function.clock), line:15:19, endln:15:24
          |vpiParent:
          \_Operation: , line:15:11, endln:15:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_function.clock
          |vpiActual:
          \_BitVar: (work@fsm_using_function.clock), line:2:11, endln:2:16
      |vpiStmt:
      \_Begin: (work@fsm_using_function.FUN), line:16:1, endln:18:4
        |vpiParent:
        \_EventControl: , line:15:8, endln:15:25
        |vpiName:
        \_Identifier: (FUN)
          |vpiParent:
          \_Begin: (work@fsm_using_function.FUN), line:16:1, endln:18:4
          |vpiName:FUN
        |vpiFullName:work@fsm_using_function.FUN
        |vpiStmt:
        \_AssignStmt: , line:17:2, endln:17:72
          |vpiParent:
          \_Begin: (work@fsm_using_function.FUN), line:16:1, endln:18:4
          |vpiRhs:
          \_FuncCall: (fsm_function), line:17:22, endln:17:72
            |vpiParent:
            \_AssignStmt: , line:17:2, endln:17:72
            |vpiArgument:
            \_RefObj: (work@fsm_using_function.FUN.curr_state), line:17:35, endln:17:45
              |vpiParent:
              \_FuncCall: (fsm_function), line:17:22, endln:17:72
              |vpiName:curr_state
              |vpiFullName:work@fsm_using_function.FUN.curr_state
              |vpiActual:
              \_EnumNet: (work@fsm_using_function.curr_state), line:12:7, endln:12:17
            |vpiArgument:
            \_RefObj: (work@fsm_using_function.FUN.req_0), line:17:47, endln:17:52
              |vpiParent:
              \_FuncCall: (fsm_function), line:17:22, endln:17:72
              |vpiName:req_0
              |vpiFullName:work@fsm_using_function.FUN.req_0
              |vpiActual:
              \_BitVar: (work@fsm_using_function.req_0), line:4:11, endln:4:16
            |vpiArgument:
            \_RefObj: (work@fsm_using_function.FUN.req_1), line:17:54, endln:17:59
              |vpiParent:
              \_FuncCall: (fsm_function), line:17:22, endln:17:72
              |vpiName:req_1
              |vpiFullName:work@fsm_using_function.FUN.req_1
              |vpiActual:
              \_BitVar: (work@fsm_using_function.req_1), line:5:11, endln:5:16
            |vpiArgument:
            \_RefObj: (work@fsm_using_function.FUN.next_state), line:17:61, endln:17:71
              |vpiParent:
              \_FuncCall: (fsm_function), line:17:22, endln:17:72
              |vpiName:next_state
              |vpiFullName:work@fsm_using_function.FUN.next_state
              |vpiActual:
              \_EnumNet: (work@fsm_using_function.next_state), line:12:19, endln:12:29
            |vpiName:
            \_Identifier: (fsm_function)
              |vpiParent:
              \_FuncCall: (fsm_function), line:17:22, endln:17:72
              |vpiName:fsm_function
            |vpiFunction:
            \_Function: (work@fsm_using_function.fsm_function), line:21:1, endln:42:12
          |vpiLhs:
          \_RefObj: (work@fsm_using_function.FUN.next_state), line:17:9, endln:17:19
            |vpiParent:
            \_AssignStmt: , line:17:2, endln:17:72
            |vpiName:next_state
            |vpiFullName:work@fsm_using_function.FUN.next_state
            |vpiActual:
            \_EnumNet: (work@fsm_using_function.next_state), line:12:19, endln:12:29
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:45:1, endln:52:4
    |vpiParent:
    \_Module: work@fsm_using_function (work@fsm_using_function), file:${SURELOG_DIR}/tests/FuncBinding/dut.sv, line:1:1, endln:53:10
    |vpiStmt:
    \_EventControl: , line:45:8, endln:45:25
      |vpiParent:
      \_Always: , line:45:1, endln:52:4
      |vpiCondition:
      \_Operation: , line:45:11, endln:45:24
        |vpiParent:
        \_EventControl: , line:45:8, endln:45:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@fsm_using_function.clock), line:45:19, endln:45:24
          |vpiParent:
          \_Operation: , line:45:11, endln:45:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_function.clock
          |vpiActual:
          \_BitVar: (work@fsm_using_function.clock), line:2:11, endln:2:16
      |vpiStmt:
      \_Begin: (work@fsm_using_function.FSM_SEQ), line:46:1, endln:52:4
        |vpiParent:
        \_EventControl: , line:45:8, endln:45:25
        |vpiName:
        \_Identifier: (FSM_SEQ)
          |vpiParent:
          \_Begin: (work@fsm_using_function.FSM_SEQ), line:46:1, endln:52:4
          |vpiName:FSM_SEQ
        |vpiFullName:work@fsm_using_function.FSM_SEQ
        |vpiStmt:
        \_IfElse: , line:47:2, endln:51:5
          |vpiParent:
          \_Begin: (work@fsm_using_function.FSM_SEQ), line:46:1, endln:52:4
          |vpiCondition:
          \_Operation: , line:47:6, endln:47:19
            |vpiParent:
            \_IfElse: , line:47:2, endln:51:5
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@fsm_using_function.FSM_SEQ.reset), line:47:6, endln:47:11
              |vpiParent:
              \_Operation: , line:47:6, endln:47:19
              |vpiName:reset
              |vpiFullName:work@fsm_using_function.FSM_SEQ.reset
              |vpiActual:
              \_BitVar: (work@fsm_using_function.reset), line:3:11, endln:3:16
            |vpiOperand:
            \_Constant: , line:47:15, endln:47:19
              |vpiParent:
              \_Operation: , line:47:6, endln:47:19
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_Begin: (work@fsm_using_function.FSM_SEQ), line:47:21, endln:49:5
            |vpiParent:
            \_IfElse: , line:47:2, endln:51:5
            |vpiFullName:work@fsm_using_function.FSM_SEQ
            |vpiStmt:
            \_Assignment: , line:48:5, endln:48:26
              |vpiParent:
              \_Begin: (work@fsm_using_function.FSM_SEQ), line:47:21, endln:49:5
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.FSM_SEQ.IDLE), line:48:22, endln:48:26
                |vpiParent:
                \_Assignment: , line:48:5, endln:48:26
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_function.FSM_SEQ.IDLE
                |vpiActual:
                \_EnumConst: (IDLE), line:11:27, endln:11:35
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.FSM_SEQ.curr_state), line:48:5, endln:48:15
                |vpiParent:
                \_Assignment: , line:48:5, endln:48:26
                |vpiName:curr_state
                |vpiFullName:work@fsm_using_function.FSM_SEQ.curr_state
                |vpiActual:
                \_EnumNet: (work@fsm_using_function.curr_state), line:12:7, endln:12:17
              |vpiDelayControl:
              \_DelayControl: , line:48:19, endln:48:21
                |vpiParent:
                \_Assignment: , line:48:5, endln:48:26
                |#1
          |vpiElseStmt:
          \_Begin: (work@fsm_using_function.FSM_SEQ), line:49:11, endln:51:5
            |vpiParent:
            \_IfElse: , line:47:2, endln:51:5
            |vpiFullName:work@fsm_using_function.FSM_SEQ
            |vpiStmt:
            \_Assignment: , line:50:5, endln:50:32
              |vpiParent:
              \_Begin: (work@fsm_using_function.FSM_SEQ), line:49:11, endln:51:5
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@fsm_using_function.FSM_SEQ.next_state), line:50:22, endln:50:32
                |vpiParent:
                \_Assignment: , line:50:5, endln:50:32
                |vpiName:next_state
                |vpiFullName:work@fsm_using_function.FSM_SEQ.next_state
                |vpiActual:
                \_EnumNet: (work@fsm_using_function.next_state), line:12:19, endln:12:29
              |vpiLhs:
              \_RefObj: (work@fsm_using_function.FSM_SEQ.curr_state), line:50:5, endln:50:15
                |vpiParent:
                \_Assignment: , line:50:5, endln:50:32
                |vpiName:curr_state
                |vpiFullName:work@fsm_using_function.FSM_SEQ.curr_state
                |vpiActual:
                \_EnumNet: (work@fsm_using_function.curr_state), line:12:7, endln:12:17
              |vpiDelayControl:
              \_DelayControl: , line:50:19, endln:50:21
                |vpiParent:
                \_Assignment: , line:50:5, endln:50:32
                |#1
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
