Analysis & Synthesis report for multicore
Tue May 16 02:14:22 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize
 12. State Machine - |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize
 13. State Machine - |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize
 14. State Machine - |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize
 15. State Machine - |multicore|multicore_sdram_controller:sdram_controller|i_state
 16. State Machine - |multicore|multicore_sdram_controller:sdram_controller|i_next
 17. State Machine - |multicore|multicore_sdram_controller:sdram_controller|m_state
 18. State Machine - |multicore|multicore_sdram_controller:sdram_controller|m_next
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated
 29. Source assignments for multicore_sdram_controller:sdram_controller
 30. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002
 33. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003
 34. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004
 35. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005
 36. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006
 37. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007
 38. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_001
 40. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 41. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 42. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 43. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 44. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 45. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_007
 46. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008
 47. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_009
 48. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010
 49. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011
 50. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_012
 51. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013
 52. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_014
 53. Source assignments for altera_reset_controller:rst_controller
 54. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 57. Parameter Settings for User Entity Instance: multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo
 58. Parameter Settings for User Entity Instance: multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo
 59. Parameter Settings for User Entity Instance: multicore_onchip_memory2_0:onchip_memory2_0
 60. Parameter Settings for User Entity Instance: multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: multicore_pll:pll|altera_pll:altera_pll_i
 62. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator
 63. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_data_master_translator
 64. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_data_master_translator
 65. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_data_master_translator
 66. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_instruction_master_translator
 67. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_instruction_master_translator
 68. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator
 69. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_instruction_master_translator
 70. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 71. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator
 72. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 73. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator
 74. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 75. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 76. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator
 77. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator
 78. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator
 79. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator
 80. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator
 81. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator
 82. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator
 83. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator
 84. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator
 85. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent
 86. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent
 87. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent
 88. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent
 89. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent
 90. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent
 91. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent
 92. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent
 93. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 94. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent
 97. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
100. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent
103. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
106. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
109. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
110. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent
113. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent
116. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent
119. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent
122. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent
125. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent
128. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent
131. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent
134. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent
137. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_009|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_014|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_015|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter
163. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter
164. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter
165. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter
166. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter
167. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter
168. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter
169. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter
170. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
171. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
172. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb
197. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
198. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb
199. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
200. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005|altera_merlin_arbitrator:arb
201. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
202. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006|altera_merlin_arbitrator:arb
203. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
204. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007|altera_merlin_arbitrator:arb
205. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
206. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
207. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
208. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
209. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
210. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
211. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
212. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
213. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
214. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
215. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
216. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
217. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
218. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
219. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
220. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
221. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
222. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
223. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
224. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
225. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
226. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
227. Parameter Settings for Inferred Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
228. scfifo Parameter Settings by Entity Instance
229. altsyncram Parameter Settings by Entity Instance
230. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
231. Port Connectivity Checks: "altera_reset_controller:rst_controller"
232. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
233. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
234. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
235. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
236. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
237. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
238. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
239. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
240. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
241. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode"
242. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode"
243. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode"
244. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode"
245. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode"
246. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode"
247. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode"
248. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode"
249. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode"
250. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode"
251. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode"
252. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode"
253. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode"
254. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode"
255. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode"
256. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode"
257. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode"
258. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode"
259. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode"
260. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode"
261. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent"
263. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo"
264. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent"
265. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent"
267. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo"
268. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent"
269. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo"
270. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent"
271. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo"
272. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent"
273. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo"
274. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent"
275. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo"
276. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent"
277. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo"
278. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent"
279. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
280. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
281. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
282. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
283. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
284. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo"
285. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent"
286. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
287. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
288. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo"
289. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent"
290. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
291. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
292. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent"
293. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent"
294. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent"
295. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent"
296. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent"
297. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent"
298. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent"
299. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent"
300. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator"
301. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator"
302. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator"
303. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator"
304. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator"
305. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator"
306. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator"
307. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator"
308. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator"
309. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
310. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
311. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator"
312. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
313. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator"
314. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
315. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_instruction_master_translator"
316. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator"
317. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_instruction_master_translator"
318. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_instruction_master_translator"
319. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_data_master_translator"
320. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_data_master_translator"
321. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_data_master_translator"
322. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator"
323. Port Connectivity Checks: "multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module"
324. Port Connectivity Checks: "multicore_pll:pll|altera_pll:altera_pll_i"
325. Port Connectivity Checks: "multicore_pll:pll"
326. Port Connectivity Checks: "multicore_jtag_uart:jtag_uart"
327. Port Connectivity Checks: "multicore_cpu_4:cpu_4"
328. Port Connectivity Checks: "multicore_cpu_3:cpu_3"
329. Port Connectivity Checks: "multicore_cpu_2:cpu_2"
330. Port Connectivity Checks: "multicore_cpu_1:cpu_1"
331. Post-Synthesis Netlist Statistics for Top Partition
332. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
333. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
334. Elapsed Time Per Partition
335. Analysis & Synthesis Messages
336. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 16 02:14:21 2017       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; multicore                                   ;
; Top-level Entity Name           ; multicore                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 9709                                        ;
; Total pins                      ; 41                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,518,208                                   ;
; Total DSP Blocks                ; 16                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; multicore          ; multicore          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; multicore/synthesis/multicore.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd                                                                   ; multicore   ;
; multicore/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v                                            ; multicore   ;
; multicore/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_synchronizer.v                                          ; multicore   ;
; multicore/synthesis/submodules/multicore_irq_mapper_001.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_irq_mapper_001.sv                                          ; multicore   ;
; multicore/synthesis/submodules/multicore_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_irq_mapper.sv                                              ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v                                        ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v                  ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v                      ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv                           ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv                           ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv                               ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv                             ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv                           ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv                           ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv                           ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv                               ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv                             ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; multicore   ;
; multicore/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv                                ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_master_agent.sv                                        ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_master_translator.sv                                   ; multicore   ;
; multicore/synthesis/submodules/multicore_timer1.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_timer1.v                                                   ; multicore   ;
; multicore/synthesis/submodules/multicore_sysid.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sysid.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_sdram_controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v                                         ; multicore   ;
; multicore/synthesis/submodules/multicore_pll.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v                                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_performance_counter.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_performance_counter.v                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.hex                                       ; multicore   ;
; multicore/synthesis/submodules/multicore_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v                                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mutex.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mutex.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v                                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4_cpu.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v                                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v                             ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v                            ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v                                     ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3_cpu.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v                                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v                             ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v                            ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v                                     ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2_cpu.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v                                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v                             ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v                            ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v                                     ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1_cpu.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v                                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v                             ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v                                ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v                            ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v                                     ; multicore   ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; aglobal151.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                                    ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_cqj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_cqj1.tdf                                                                              ;             ;
; db/altsyncram_tgj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_tgj1.tdf                                                                              ;             ;
; db/altsyncram_pdj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_pdj1.tdf                                                                              ;             ;
; db/altsyncram_voi1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_voi1.tdf                                                                              ;             ;
; altera_mult_add.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                               ;             ;
; db/altera_mult_add_20u2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_20u2.v                                                                           ;             ;
; altera_mult_add_rtl.v                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                             ;             ;
; db/altera_mult_add_iau2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_iau2.v                                                                           ;             ;
; db/altera_mult_add_hau2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_hau2.v                                                                           ;             ;
; db/altera_mult_add_1lu2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_1lu2.v                                                                           ;             ;
; db/altsyncram_lsi1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_lsi1.tdf                                                                              ;             ;
; db/altsyncram_ipl1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_ipl1.tdf                                                                              ;             ;
; db/altsyncram_baj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_baj1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                         ;             ;
; db/altsyncram_kg91.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_kg91.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                        ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                     ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                      ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                      ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                      ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                      ;             ;
; db/scfifo_3291.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/scfifo_3291.tdf                                                                                  ;             ;
; db/a_dpfifo_5771.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_vg7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/cntr_vg7.tdf                                                                                     ;             ;
; db/altsyncram_7pu1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_7pu1.tdf                                                                              ;             ;
; db/cntr_jgb.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/cntr_jgb.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                               ;             ;
; altera_sld_agent_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                     ;             ;
; altera_fabric_endpoint.vhd                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                        ;             ;
; db/altsyncram_o2a2.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf                                                                              ;             ;
; db/decode_8la.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/decode_8la.tdf                                                                                   ;             ;
; db/mux_5hb.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/mux_5hb.tdf                                                                                      ;             ;
; altera_pll.v                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v                                                                                      ;             ;
; pzdyqx.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                        ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld914ad918/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; db/altsyncram_40n1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_40n1.tdf                                                                              ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                            ;
+---------------------------------------------+----------------------------------------------------------+
; Resource                                    ; Usage                                                    ;
+---------------------------------------------+----------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6754                                                     ;
;                                             ;                                                          ;
; Combinational ALUT usage for logic          ; 10259                                                    ;
;     -- 7 input functions                    ; 116                                                      ;
;     -- 6 input functions                    ; 2133                                                     ;
;     -- 5 input functions                    ; 2165                                                     ;
;     -- 4 input functions                    ; 1813                                                     ;
;     -- <=3 input functions                  ; 4032                                                     ;
;                                             ;                                                          ;
; Dedicated logic registers                   ; 9709                                                     ;
;                                             ;                                                          ;
; I/O pins                                    ; 41                                                       ;
; Total MLAB memory bits                      ; 0                                                        ;
; Total block memory bits                     ; 1518208                                                  ;
;                                             ;                                                          ;
; Total DSP Blocks                            ; 16                                                       ;
;                                             ;                                                          ;
; Total PLLs                                  ; 2                                                        ;
;     -- PLLs                                 ; 2                                                        ;
;                                             ;                                                          ;
; Maximum fan-out node                        ; multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 10398                                                    ;
; Total fan-out                               ; 101257                                                   ;
; Average fan-out                             ; 4.78                                                     ;
+---------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |multicore                                                                                                                              ; 10259 (1)         ; 9709 (0)     ; 1518208           ; 16         ; 41   ; 0            ; |multicore                                                                                                                                                                                                                                                                                                                                            ; multicore    ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; multicore    ;
;    |multicore_cpu_1:cpu_1|                                                                                                              ; 1685 (1)          ; 1885 (39)    ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_1_cpu:cpu|                                                                                                         ; 1684 (1509)       ; 1846 (1449)  ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|                                                                       ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|                                                               ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|                                                           ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|                                                               ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|                                                              ; 2 (0)             ; 128 (0)      ; 0                 ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;          |multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|                                                              ; 173 (10)          ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|                                       ; 64 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|                                      ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|                                            ; 54 (54)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy|                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|                                             ; 9 (9)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|                                               ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|                                               ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|                                                     ; 82 (82)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_cpu_2:cpu_2|                                                                                                              ; 1683 (1)          ; 1881 (39)    ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_2_cpu:cpu|                                                                                                         ; 1682 (1512)       ; 1842 (1446)  ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|                                                                       ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|                                                               ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|                                                           ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|                                                               ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|                                                              ; 2 (0)             ; 128 (0)      ; 0                 ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;          |multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|                                                              ; 168 (5)           ; 268 (80)     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|                                       ; 64 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|                                      ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|                                            ; 54 (54)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_2_cpu_debug_slave_phy|                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_2_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|                                             ; 8 (8)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|                                               ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug|                                               ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|                                                     ; 83 (83)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_cpu_3:cpu_3|                                                                                                              ; 1684 (1)          ; 1881 (39)    ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_3_cpu:cpu|                                                                                                         ; 1683 (1513)       ; 1842 (1446)  ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|                                                                       ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|                                                               ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|                                                           ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|                                                               ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|                                                              ; 2 (0)             ; 128 (0)      ; 0                 ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;          |multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|                                                              ; 168 (5)           ; 268 (80)     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|                                       ; 64 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|                                      ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|                                            ; 54 (54)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_3_cpu_debug_slave_phy|                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_3_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|                                             ; 8 (8)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|                                               ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|                                               ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|                                                     ; 83 (83)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_cpu_4:cpu_4|                                                                                                              ; 1680 (1)          ; 1880 (39)    ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_4_cpu:cpu|                                                                                                         ; 1679 (1508)       ; 1841 (1445)  ; 117120            ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|                                                                       ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|                                                               ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2176              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|                                                           ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|                                                               ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|                                                              ; 2 (0)             ; 128 (0)      ; 0                 ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 1 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; work         ;
;          |multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|                                                              ; 169 (5)           ; 268 (80)     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|                                       ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|                                      ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|                                            ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_4_cpu_debug_slave_phy|                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_4_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|                                             ; 8 (8)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|                                               ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|                                               ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|                                                     ; 85 (85)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_jtag_uart:jtag_uart|                                                                                                      ; 113 (34)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                              ; multicore    ;
;       |alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|                                                                         ; 33 (33)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                      ; work         ;
;       |multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|                                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r                                                                                                                                                                                                                                                ; multicore    ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                   ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                        ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                   ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                           ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                      ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                             ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                   ; work         ;
;       |multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|                                                                   ; 22 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w                                                                                                                                                                                                                                                ; multicore    ;
;          |scfifo:wfifo|                                                                                                                 ; 22 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                   ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 22 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                        ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 22 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                   ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 10 (4)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                           ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                      ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                             ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                   ; work         ;
;    |multicore_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 1741 (0)          ; 686 (0)      ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                      ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|                                                                      ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|                                                                      ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|                                                                      ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; multicore    ;
;       |altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|                                                                                   ; 6 (6)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; multicore    ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 5 (5)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                        ; 5 (5)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|                                                          ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; multicore    ;
;       |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                      ; 14 (14)           ; 26 (26)      ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                   ; multicore    ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                              ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                               ; work         ;
;       |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                        ; 32 (32)           ; 80 (80)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                        ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|                                                                                  ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; multicore    ;
;       |altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|                                                                                 ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|                                                                                 ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|                                                                                 ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_master_agent:cpu_2_data_master_agent|                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_master_agent:cpu_3_data_master_agent|                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_master_agent:cpu_4_data_master_agent|                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:mutex_s1_agent|                                                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s2_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                             ; 15 (9)            ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 6 (6)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; multicore    ;
;       |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_agent:timer1_s1_agent|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent                                                                                                                                                                                                                                                    ; multicore    ;
;       |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                                 ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator|                                                                 ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator|                                                                 ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator|                                                                 ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_translator:mutex_s1_translator|                                                                              ; 6 (6)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                ; multicore    ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                                ; multicore    ;
;       |altera_merlin_slave_translator:performance_counter_control_slave_translator|                                                     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator                                                                                                                                                                                                                  ; multicore    ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                   ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                ; multicore    ;
;       |altera_merlin_slave_translator:timer1_s1_translator|                                                                             ; 5 (5)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_translator:timer_2_s1_translator|                                                                            ; 5 (5)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator                                                                                                                                                                                                                                         ; multicore    ;
;       |altera_merlin_slave_translator:timer_3_s1_translator|                                                                            ; 5 (5)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator                                                                                                                                                                                                                                         ; multicore    ;
;       |altera_merlin_slave_translator:timer_4_s1_translator|                                                                            ; 4 (4)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator                                                                                                                                                                                                                                         ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                         ; 14 (14)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                                  ; 11 (11)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_2_data_master_limiter|                                                                         ; 13 (13)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|                                                                  ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_3_data_master_limiter|                                                                         ; 13 (13)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|                                                                  ; 12 (12)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_4_data_master_limiter|                                                                         ; 18 (18)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|                                                                  ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                               ; 63 (63)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                            ; multicore    ;
;       |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                               ; 51 (51)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 20 (20)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 20 (20)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                         ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003|                                                                         ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004|                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005|                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006|                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007|                                                                         ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                             ; 25 (14)           ; 9 (5)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 11 (9)            ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                             ; 89 (78)           ; 9 (5)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 11 (9)            ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 52 (48)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                             ; 58 (54)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                                                             ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|                                                                             ; 58 (54)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                                                             ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|                                                                             ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                             ; 191 (163)         ; 17 (9)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 28 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; multicore    ;
;       |multicore_mm_interconnect_0_router:router|                                                                                       ; 26 (26)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router                                                                                                                                                                                                                                                    ; multicore    ;
;       |multicore_mm_interconnect_0_router_001:router_001|                                                                               ; 20 (20)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_002:router_002|                                                                               ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_003:router_003|                                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_004:router_004|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_005:router_005|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_006:router_006|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_007:router_007|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_012:router_012|                                                                               ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                         ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 102 (102)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 76 (76)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                             ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                             ; 74 (74)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|                                                                             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005|                                                                             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006|                                                                             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007|                                                                             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007                                                                                                                                                                                                                                          ; multicore    ;
;    |multicore_mutex:mutex|                                                                                                              ; 18 (18)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mutex:mutex                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;    |multicore_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 78 (2)            ; 4 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                ; multicore    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 76 (0)            ; 4 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_o2a2:auto_generated|                                                                                               ; 76 (0)            ; 4 (4)        ; 1048576           ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated                                                                                                                                                                                                                                       ; work         ;
;             |decode_8la:decode2|                                                                                                        ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2                                                                                                                                                                                                                    ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode3                                                                                                                                                                                                                    ; work         ;
;             |mux_5hb:mux4|                                                                                                              ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux4                                                                                                                                                                                                                          ; work         ;
;             |mux_5hb:mux5|                                                                                                              ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux5                                                                                                                                                                                                                          ; work         ;
;    |multicore_performance_counter:performance_counter|                                                                                  ; 635 (635)         ; 420 (420)    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_performance_counter:performance_counter                                                                                                                                                                                                                                                                                          ; multicore    ;
;    |multicore_pll:pll|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_pll:pll                                                                                                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                  ; work         ;
;    |multicore_sdram_controller:sdram_controller|                                                                                        ; 218 (166)         ; 252 (160)    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                ; multicore    ;
;       |multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module|                                 ; 52 (52)           ; 92 (92)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module                                                                                                                                                                                                ; multicore    ;
;    |multicore_timer1:timer1|                                                                                                            ; 111 (111)         ; 120 (120)    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer1                                                                                                                                                                                                                                                                                                                    ; multicore    ;
;    |multicore_timer1:timer_2|                                                                                                           ; 111 (111)         ; 120 (120)    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer_2                                                                                                                                                                                                                                                                                                                   ; multicore    ;
;    |multicore_timer1:timer_3|                                                                                                           ; 111 (111)         ; 120 (120)    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer_3                                                                                                                                                                                                                                                                                                                   ; multicore    ;
;    |multicore_timer1:timer_4|                                                                                                           ; 111 (111)         ; 120 (120)    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer_4                                                                                                                                                                                                                                                                                                                   ; multicore    ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 179 (1)           ; 106 (0)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 178 (0)           ; 106 (0)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 178 (0)           ; 106 (0)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 178 (1)           ; 106 (10)     ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 177 (0)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 177 (130)         ; 96 (67)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------+
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632    ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632    ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632    ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632    ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                           ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                           ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; multicore_onchip_memory2_0.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18                 ; 16          ;
; Total number of DSP blocks        ; 16          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 8           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 15.1    ; N/A          ; N/A           ; |multicore                                                                                                                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                               ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                           ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                               ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                 ;                 ;
; Altera ; altera_nios2_gen2                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_cpu_1:cpu_1                                                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace|multicore_cpu_1_cpu_nios2_oci_td_mode:multicore_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo|multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo|multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo|multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_im:the_multicore_cpu_1_cpu_nios2_oci_im                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_itrace:the_multicore_cpu_1_cpu_nios2_oci_itrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_pib:the_multicore_cpu_1_cpu_nios2_oci_pib                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_nios2_gen2                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_cpu_2:cpu_2                                                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace|multicore_cpu_2_cpu_nios2_oci_td_mode:multicore_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo|multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo|multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo|multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_im:the_multicore_cpu_2_cpu_nios2_oci_im                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_itrace:the_multicore_cpu_2_cpu_nios2_oci_itrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_pib:the_multicore_cpu_2_cpu_nios2_oci_pib                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_nios2_gen2                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_cpu_3:cpu_3                                                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace|multicore_cpu_3_cpu_nios2_oci_td_mode:multicore_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo|multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo|multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo|multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_im:the_multicore_cpu_3_cpu_nios2_oci_im                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_itrace:the_multicore_cpu_3_cpu_nios2_oci_itrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_pib:the_multicore_cpu_3_cpu_nios2_oci_pib                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_nios2_gen2                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_cpu_4:cpu_4                                                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace|multicore_cpu_4_cpu_nios2_oci_td_mode:multicore_cpu_4_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo|multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo|multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo|multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_im:the_multicore_cpu_4_cpu_nios2_oci_im                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_itrace:the_multicore_cpu_4_cpu_nios2_oci_itrace                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_pib:the_multicore_cpu_4_cpu_nios2_oci_pib                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_irq_mapper                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_irq_mapper                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_irq_mapper                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_irq_mapper_001:irq_mapper_002                                                                                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_irq_mapper                  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_irq_mapper_001:irq_mapper_003                                                                                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_avalon_jtag_uart            ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_mm_interconnect             ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                       ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                                           ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                         ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                  ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                                                        ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                      ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent                                                                                                                                                                                                  ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_data_master_translator                                                                                                                                                                                        ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent                                                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter                                                                                                                                                                                      ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_instruction_master_translator                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent                                                                                                                                                                                                  ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_data_master_translator                                                                                                                                                                                        ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent                                                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter                                                                                                                                                                                      ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_instruction_master_translator                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent                                                                                                                                                                                                  ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_data_master_translator                                                                                                                                                                                        ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent                                                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter                                                                                                                                                                                      ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_instruction_master_translator                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                         ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                    ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                                                  ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo                                                                                                                                                                              ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator                                                                                                                                                                         ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router                                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_009                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_014                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_015                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                         ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_merlin_burst_adapter        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_width_adapter        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_width_adapter        ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent                                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo                                                                                                                                                                                                      ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent                                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator                                                                                                                                                                                                ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent                                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator                                                                                                                                                                                                ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent                                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator                                                                                                                                                                                                ; multicore.qsys  ;
; Altera ; altera_avalon_mutex                ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_mutex:mutex                                                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_avalon_onchip_memory2       ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_avalon_performance_counter  ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_performance_counter:performance_counter                                                                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_pll                         ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_pll:pll                                                                                                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_reset_controller            ; 15.1    ; N/A          ; N/A           ; |multicore|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_avalon_new_sdram_controller ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_sdram_controller:sdram_controller                                                                                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_avalon_sysid_qsys           ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_sysid:sysid                                                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_avalon_timer                ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_timer1:timer1                                                                                                                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_avalon_timer                ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_timer1:timer_2                                                                                                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_timer                ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_timer1:timer_3                                                                                                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_timer                ; 15.1    ; N/A          ; N/A           ; |multicore|multicore_timer1:timer_4                                                                                                                                                                                                                                                                          ; multicore.qsys  ;
+--------+------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram_controller:sdram_controller|i_state                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+---------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                ;
+------------+------------+------------+------------+---------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                         ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                         ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                         ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                         ;
+------------+------------+------------+------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram_controller:sdram_controller|m_state                                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram_controller:sdram_controller|m_next                ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0..7]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|av_chipselect_pre                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|av_chipselect_pre                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,4,6..9,11,14..16,18,21..23,25,26,29,31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_im:the_multicore_cpu_1_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_im:the_multicore_cpu_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_im:the_multicore_cpu_2_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_im:the_multicore_cpu_2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_im:the_multicore_cpu_3_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_im:the_multicore_cpu_3_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[1,3..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_im:the_multicore_cpu_4_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_im:the_multicore_cpu_4_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|last_dest_id[2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[1,2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|last_dest_id[1,2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_dest_id[2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0..7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[1]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[10] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[11] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[12] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[13] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[14] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[15] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[16] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[17] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[18] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[19] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[20] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[21] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[22] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[23] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[24] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[25] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[26] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[27] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[28] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[29] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[30] ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[31] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[10] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[11] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[12] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[13] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[14] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[15] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[16] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[17] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[1]  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[1]                                                                               ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[19] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[20] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[21] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[22] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[23] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[24] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[18] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[26] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[27] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[28] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[29] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[30] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[31] ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[25] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[10] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[11] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[12] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[13] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[14] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[15] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[16] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[17] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[18] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[19] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[20] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[21] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[22] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[23] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[24] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[25] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[26] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[27] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[28] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[29] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[30] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[31] ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[1]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31] ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                            ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                               ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|last_channel[0]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|last_dest_id[3]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|last_channel[1]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|last_dest_id[1]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[0]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[3]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_channel[1]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[3]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|last_channel[0]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|last_dest_id[3]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_dest_id[0]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_dest_id[3]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_channel[0]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_dest_id[3]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_channel[1]                                                                                                                                                             ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|last_dest_id[1]                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][106]                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][106]                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][71]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][70]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][106]                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][106]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][70]                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][70]                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][106]                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][70]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][70]                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][70]                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,2,5,10,12,13,17,19,20,24,27,28]                                                                                                                            ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                             ;
; multicore_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                                                                           ; Merged with multicore_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                      ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mul_s3[17..30]                                                                                                                                                                                                                           ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mul_s3[31]                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                 ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|trigger_state                                                                                  ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|trigger_state     ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|trigger_state                                                                                  ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|trigger_state     ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|trigger_state                                                                                  ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|trigger_state     ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mul_s3[17..30]                                                                                                                                                                                                                           ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mul_s3[31]                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                 ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mul_s3[17..30]                                                                                                                                                                                                                           ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mul_s3[31]                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                 ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mul_s3[17..30]                                                                                                                                                                                                                           ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mul_s3[31]                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                 ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][106]                                                                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent|hold_waitrequest                                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent|hold_waitrequest                                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent|hold_waitrequest                                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent|hold_waitrequest                                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                           ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63]                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][106]                                                                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][63]                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][63]                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][106]                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][106]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][63]                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][63]                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][106]                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][71]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][106]                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][70]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][87]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][63]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][106]                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][63]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][63]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][106]                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][63]                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][63]                                                                                                    ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_ctrl_a_not_src                                                                                                                                              ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                               ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                              ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                               ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_a_not_src                                                                                                                                              ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                               ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_ctrl_a_not_src                                                                                                                                              ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                               ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][54]                                                                                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                          ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                      ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                          ; Merged with multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                      ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                          ; Merged with multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                      ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[1,5..9,11..26]                                                                                                                                                                                                        ; Merged with multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                      ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|clr_break_line                                                                                                                                                                                                                             ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|clr_break_line                                                                                                                                                                                                                             ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|clr_break_line                                                                                                                                                                                                                             ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][54]                                                                                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ; Merged with multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][54]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][63]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator|end_begintransfer                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..26]                                                                                                   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_performance_counter:performance_counter|event_counter_1[32..63]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_performance_counter:performance_counter|event_counter_2[32..63]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_performance_counter:performance_counter|event_counter_3[32..63]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                        ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57]                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                  ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                   ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                       ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                           ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                 ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_performance_counter:performance_counter|event_counter_0[32..63]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                      ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                       ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                       ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                         ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                               ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                      ; Lost fanout                                                                                                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                  ;
; Total Number of Removed Registers = 1772                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                             ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[6],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                        ;
; multicore_performance_counter:performance_counter|event_counter_3[63]                                                                                                                                                                                                                  ; Lost Fanouts                   ; multicore_performance_counter:performance_counter|event_counter_3[62],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[61],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[60],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[59],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[58],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[57],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[55],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[54],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[53],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[52],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[51],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[50],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[49],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[48],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[47],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[46],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[45],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[44],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_3[32]                                                                                                                                                                                                                    ;
; multicore_performance_counter:performance_counter|event_counter_1[63]                                                                                                                                                                                                                  ; Lost Fanouts                   ; multicore_performance_counter:performance_counter|event_counter_1[62],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[61],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[60],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[59],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[58],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[57],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[55],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[54],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[53],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[52],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[51],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[50],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[49],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[48],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[47],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[46],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[45],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[44],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_1[32]                                                                                                                                                                                                                    ;
; multicore_performance_counter:performance_counter|event_counter_2[63]                                                                                                                                                                                                                  ; Lost Fanouts                   ; multicore_performance_counter:performance_counter|event_counter_2[62],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[61],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[60],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[59],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[58],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[57],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[55],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[54],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[53],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[52],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[51],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[50],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[49],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[48],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[47],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[46],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[45],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[44],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_2[32]                                                                                                                                                                                                                    ;
; multicore_performance_counter:performance_counter|event_counter_0[63]                                                                                                                                                                                                                  ; Lost Fanouts                   ; multicore_performance_counter:performance_counter|event_counter_0[62],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[61],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[60],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[59],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[58],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[57],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[55],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[54],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[53],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[52],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[51],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[50],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[49],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[48],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[47],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[46],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[45],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[44],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_performance_counter:performance_counter|event_counter_0[32]                                                                                                                                                                                                                    ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                      ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                          ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                          ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                        ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                        ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][87],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                              ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                        ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                  ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                        ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                        ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                              ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                              ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                              ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                               ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                    ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                               ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                    ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][63]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                               ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                    ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                    ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                              ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                              ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][105]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                              ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                               ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                       ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                             ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                     ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                          ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|DRsize.101 ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|DRsize.101 ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|DRsize.101 ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9709  ;
; Number of registers using Synchronous Clear  ; 1336  ;
; Number of registers using Synchronous Load   ; 1001  ;
; Number of registers using Asynchronous Clear ; 8386  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7335  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; multicore_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                       ; 2       ;
; multicore_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                       ; 1       ;
; multicore_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                       ; 2       ;
; multicore_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                       ; 2       ;
; multicore_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                     ; 11      ;
; multicore_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                       ; 2       ;
; multicore_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                       ; 2       ;
; multicore_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                       ; 2       ;
; multicore_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                       ; 2       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                             ; 11      ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                 ; 1       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                             ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                                                             ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                            ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                                                            ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                            ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                             ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                                                             ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                                                             ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                             ; 2       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                                                             ; 2       ;
; multicore_jtag_uart:jtag_uart|t_dav                                                                                                                                                                        ; 3       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_pipe_flush                                                                                                                                                 ; 8       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_pipe_flush                                                                                                                                                 ; 8       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_pipe_flush                                                                                                                                                 ; 8       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_pipe_flush                                                                                                                                                 ; 8       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                 ; 45      ;
; multicore_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                               ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                              ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                 ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                              ; 4       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                 ; 3       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 1       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 3       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 3       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                 ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                              ; 1       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                       ; 1       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                        ; 1       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                        ; 1       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                       ; 1       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                        ; 1       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_pipe_flush_waddr[23]                                                                                                                                       ; 1       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                        ; 1       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_pipe_flush_waddr[23]                                                                                                                                       ; 1       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                             ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; 1       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 1       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|clr_break_line                                                                                                                                               ; 36      ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 1       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 1       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 1       ;
; multicore_timer1:timer_3|internal_counter[7]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_3|internal_counter[17]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_3|internal_counter[13]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_3|internal_counter[11]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_3|internal_counter[10]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_3|internal_counter[9]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_3|internal_counter[4]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_3|internal_counter[2]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_3|internal_counter[1]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_3|internal_counter[0]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_4|internal_counter[7]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_4|internal_counter[17]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_4|internal_counter[13]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_4|internal_counter[11]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_4|internal_counter[10]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_4|internal_counter[9]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_4|internal_counter[4]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_4|internal_counter[2]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_4|internal_counter[1]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_4|internal_counter[0]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer1|internal_counter[7]                                                                                                                                                                ; 3       ;
; multicore_timer1:timer1|internal_counter[17]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer1|internal_counter[13]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer1|internal_counter[11]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer1|internal_counter[10]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer1|internal_counter[9]                                                                                                                                                                ; 3       ;
; multicore_timer1:timer1|internal_counter[4]                                                                                                                                                                ; 3       ;
; multicore_timer1:timer1|internal_counter[2]                                                                                                                                                                ; 3       ;
; multicore_timer1:timer1|internal_counter[1]                                                                                                                                                                ; 3       ;
; multicore_timer1:timer1|internal_counter[0]                                                                                                                                                                ; 3       ;
; multicore_timer1:timer_2|internal_counter[7]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_2|internal_counter[17]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_2|internal_counter[13]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_2|internal_counter[11]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_2|internal_counter[10]                                                                                                                                                              ; 3       ;
; multicore_timer1:timer_2|internal_counter[9]                                                                                                                                                               ; 3       ;
; multicore_timer1:timer_2|internal_counter[4]                                                                                                                                                               ; 3       ;
; Total number of inverted registers = 150*                                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                        ; Megafunction                                                                                                       ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_payload[0..15] ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|src_channel[2]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_data_rd_port_addr[9]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|src_data[88]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|src_data[90]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|src_channel[5]                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|src_data[90]                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_logic_result[22]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_logic_result[22]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_logic_result[13]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|src_data[91]                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|src_channel[1]                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_src2_reg[4]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_src2_reg[20]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_src2_reg[31]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_src2_reg[31]                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|src_data[91]                                                                                                                                                                                                                                                     ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux4|l2_w31_n0_mux_dataout                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux5|l2_w31_n0_mux_dataout                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[1]                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_tag_wraddress[7]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|d_byteenable[3]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|d_writedata[8]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_pipe_flush_waddr[22]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|d_byteenable[2]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|d_writedata[26]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|d_byteenable[2]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|d_writedata[26]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|d_byteenable[2]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|d_writedata[26]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot[3]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_rot_step1[23]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012|src_channel[1]                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |multicore|multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[34]                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[4]                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[30]                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[33]                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[13]                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[32]                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[36]                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[33]                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[4]                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[17]                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[36]                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[33]                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[14]                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[30]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_rot[16]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_rot_step1[22]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_rot[16]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_rot_step1[22]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_rot[16]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_rot_step1[22]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|m_data[12]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|m_addr[10]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|active_dqm[1]                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore|multicore_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |multicore|multicore_sdram_controller:sdram_controller|Selector36                                                                                                                                                                                                                                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |multicore|multicore_sdram_controller:sdram_controller|Selector32                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |multicore|multicore_sdram_controller:sdram_controller|Selector29                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 60:1               ; 4 bits    ; 160 LEs       ; 108 LEs              ; 52 LEs                 ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for multicore_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+-----------------------+
; Assignment                  ; Value ; From ; To                    ;
+-----------------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0       ;
+-----------------------------+-------+------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+----------------------------------------+
; Parameter Name ; Value                          ; Type                                   ;
+----------------+--------------------------------+----------------------------------------+
; INIT_FILE      ; multicore_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                         ;
+------------------------------------+--------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                ; Untyped                                      ;
; WIDTH_A                            ; 32                             ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                               ;
; NUMWORDS_A                         ; 32768                          ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                      ;
; WIDTH_B                            ; 32                             ; Signed Integer                               ;
; WIDTHAD_B                          ; 15                             ; Signed Integer                               ;
; NUMWORDS_B                         ; 32768                          ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 4                              ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                      ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                      ;
; INIT_FILE                          ; multicore_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 32768                          ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_o2a2                ; Untyped                                      ;
+------------------------------------+--------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------+
; Parameter Name                       ; Value                  ; Type                   ;
+--------------------------------------+------------------------+------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                 ;
; fractional_vco_multiplier            ; false                  ; String                 ;
; pll_type                             ; General                ; String                 ;
; pll_subtype                          ; General                ; String                 ;
; number_of_clocks                     ; 2                      ; Signed Integer         ;
; operation_mode                       ; normal                 ; String                 ;
; deserialization_factor               ; 4                      ; Signed Integer         ;
; data_rate                            ; 0                      ; Signed Integer         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer         ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                 ;
; phase_shift0                         ; 0 ps                   ; String                 ;
; duty_cycle0                          ; 50                     ; Signed Integer         ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                 ;
; phase_shift1                         ; -3758 ps               ; String                 ;
; duty_cycle1                          ; 50                     ; Signed Integer         ;
; output_clock_frequency2              ; 0 MHz                  ; String                 ;
; phase_shift2                         ; 0 ps                   ; String                 ;
; duty_cycle2                          ; 50                     ; Signed Integer         ;
; output_clock_frequency3              ; 0 MHz                  ; String                 ;
; phase_shift3                         ; 0 ps                   ; String                 ;
; duty_cycle3                          ; 50                     ; Signed Integer         ;
; output_clock_frequency4              ; 0 MHz                  ; String                 ;
; phase_shift4                         ; 0 ps                   ; String                 ;
; duty_cycle4                          ; 50                     ; Signed Integer         ;
; output_clock_frequency5              ; 0 MHz                  ; String                 ;
; phase_shift5                         ; 0 ps                   ; String                 ;
; duty_cycle5                          ; 50                     ; Signed Integer         ;
; output_clock_frequency6              ; 0 MHz                  ; String                 ;
; phase_shift6                         ; 0 ps                   ; String                 ;
; duty_cycle6                          ; 50                     ; Signed Integer         ;
; output_clock_frequency7              ; 0 MHz                  ; String                 ;
; phase_shift7                         ; 0 ps                   ; String                 ;
; duty_cycle7                          ; 50                     ; Signed Integer         ;
; output_clock_frequency8              ; 0 MHz                  ; String                 ;
; phase_shift8                         ; 0 ps                   ; String                 ;
; duty_cycle8                          ; 50                     ; Signed Integer         ;
; output_clock_frequency9              ; 0 MHz                  ; String                 ;
; phase_shift9                         ; 0 ps                   ; String                 ;
; duty_cycle9                          ; 50                     ; Signed Integer         ;
; output_clock_frequency10             ; 0 MHz                  ; String                 ;
; phase_shift10                        ; 0 ps                   ; String                 ;
; duty_cycle10                         ; 50                     ; Signed Integer         ;
; output_clock_frequency11             ; 0 MHz                  ; String                 ;
; phase_shift11                        ; 0 ps                   ; String                 ;
; duty_cycle11                         ; 50                     ; Signed Integer         ;
; output_clock_frequency12             ; 0 MHz                  ; String                 ;
; phase_shift12                        ; 0 ps                   ; String                 ;
; duty_cycle12                         ; 50                     ; Signed Integer         ;
; output_clock_frequency13             ; 0 MHz                  ; String                 ;
; phase_shift13                        ; 0 ps                   ; String                 ;
; duty_cycle13                         ; 50                     ; Signed Integer         ;
; output_clock_frequency14             ; 0 MHz                  ; String                 ;
; phase_shift14                        ; 0 ps                   ; String                 ;
; duty_cycle14                         ; 50                     ; Signed Integer         ;
; output_clock_frequency15             ; 0 MHz                  ; String                 ;
; phase_shift15                        ; 0 ps                   ; String                 ;
; duty_cycle15                         ; 50                     ; Signed Integer         ;
; output_clock_frequency16             ; 0 MHz                  ; String                 ;
; phase_shift16                        ; 0 ps                   ; String                 ;
; duty_cycle16                         ; 50                     ; Signed Integer         ;
; output_clock_frequency17             ; 0 MHz                  ; String                 ;
; phase_shift17                        ; 0 ps                   ; String                 ;
; duty_cycle17                         ; 50                     ; Signed Integer         ;
; clock_name_0                         ;                        ; String                 ;
; clock_name_1                         ;                        ; String                 ;
; clock_name_2                         ;                        ; String                 ;
; clock_name_3                         ;                        ; String                 ;
; clock_name_4                         ;                        ; String                 ;
; clock_name_5                         ;                        ; String                 ;
; clock_name_6                         ;                        ; String                 ;
; clock_name_7                         ;                        ; String                 ;
; clock_name_8                         ;                        ; String                 ;
; clock_name_global_0                  ; false                  ; String                 ;
; clock_name_global_1                  ; false                  ; String                 ;
; clock_name_global_2                  ; false                  ; String                 ;
; clock_name_global_3                  ; false                  ; String                 ;
; clock_name_global_4                  ; false                  ; String                 ;
; clock_name_global_5                  ; false                  ; String                 ;
; clock_name_global_6                  ; false                  ; String                 ;
; clock_name_global_7                  ; false                  ; String                 ;
; clock_name_global_8                  ; false                  ; String                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; m_cnt_bypass_en                      ; false                  ; String                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; n_cnt_bypass_en                      ; false                  ; String                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en0                     ; false                  ; String                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en1                     ; false                  ; String                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en2                     ; false                  ; String                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en3                     ; false                  ; String                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en4                     ; false                  ; String                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en5                     ; false                  ; String                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en6                     ; false                  ; String                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en7                     ; false                  ; String                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en8                     ; false                  ; String                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en9                     ; false                  ; String                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en10                    ; false                  ; String                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en11                    ; false                  ; String                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en12                    ; false                  ; String                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en13                    ; false                  ; String                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en14                    ; false                  ; String                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en15                    ; false                  ; String                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en16                    ; false                  ; String                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en17                    ; false                  ; String                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer         ;
; pll_vco_div                          ; 1                      ; Signed Integer         ;
; pll_slf_rst                          ; false                  ; String                 ;
; pll_bw_sel                           ; low                    ; String                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                 ;
; pll_cp_current                       ; 0                      ; Signed Integer         ;
; pll_bwctrl                           ; 0                      ; Signed Integer         ;
; pll_fractional_division              ; 1                      ; Signed Integer         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                 ;
; mimic_fbclk_type                     ; gclk                   ; String                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer         ;
; refclk1_frequency                    ; 0 MHz                  ; String                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
+--------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 2     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 4     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 6     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 5     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 3     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 7     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_009|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_014|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_015|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                 ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                 ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                 ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                 ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                       ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                       ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 15    ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                       ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                       ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                       ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                       ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                       ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                        ;
; Entity Instance            ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
; Entity Instance            ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                             ;
; Entity Instance                           ; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_3_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_4_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_4_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_2_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_pll:pll|altera_pll:altera_pll_i"                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_pll:pll"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_jtag_uart:jtag_uart"                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_cpu_4:cpu_4"                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_cpu_3:cpu_3"                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_cpu_2:cpu_2"                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_cpu_1:cpu_1"                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 9531                        ;
;     CLR               ; 1713                        ;
;     CLR SCLR          ; 76                          ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 381                         ;
;     ENA CLR           ; 5022                        ;
;     ENA CLR SCLR      ; 751                         ;
;     ENA CLR SCLR SLD  ; 172                         ;
;     ENA CLR SLD       ; 558                         ;
;     ENA SCLR          ; 244                         ;
;     ENA SCLR SLD      ; 68                          ;
;     ENA SLD           ; 36                          ;
;     SLD               ; 126                         ;
;     plain             ; 358                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 9991                        ;
;     arith             ; 1538                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 932                         ;
;         2 data inputs ; 447                         ;
;         3 data inputs ; 129                         ;
;         4 data inputs ; 17                          ;
;     extend            ; 110                         ;
;         7 data inputs ; 110                         ;
;     normal            ; 8343                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 156                         ;
;         2 data inputs ; 814                         ;
;         3 data inputs ; 1419                        ;
;         4 data inputs ; 1753                        ;
;         5 data inputs ; 2116                        ;
;         6 data inputs ; 2082                        ;
; arriav_mac            ; 16                          ;
; boundary_port         ; 177                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 1092                        ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 3.06                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 106                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 32                                       ;
;     ENA CLR           ; 45                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 179                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 176                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 46                                       ;
;         4 data inputs ; 25                                       ;
;         5 data inputs ; 34                                       ;
;         6 data inputs ; 38                                       ;
; boundary_port         ; 340                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.60                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:10     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue May 16 02:11:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicore -c multicore
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file multicore/synthesis/multicore.vhd
    Info (12022): Found design unit 1: multicore-rtl File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 26
    Info (12023): Found entity 1: multicore File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper_001.sv
    Info (12023): Found entity 1: multicore_irq_mapper_001 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper.sv
    Info (12023): Found entity 1: multicore_irq_mapper File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0.v
    Info (12023): Found entity 1: multicore_mm_interconnect_0 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_mux_004 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_mux_001 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_mux File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_demux_004 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_demux_003 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_demux_002 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_demux File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_mux_004 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_mux_003 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_mux_002 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_mux File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_demux_004 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_demux_001 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_demux File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_022_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_022 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_021_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_021 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_020_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_020 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_019_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_019 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_018_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_018 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_017_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_017 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_016_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_016 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_013_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_013 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_012_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_012 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_011_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_011 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_010_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_010 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_008_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_008 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_007_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_007 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_006_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_006 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_005_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_005 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_004_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_004 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_003_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_003 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_002_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_002 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_001_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_001 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_default_decode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_timer1.v
    Info (12023): Found entity 1: multicore_timer1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_timer1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_sysid.v
    Info (12023): Found entity 1: multicore_sysid File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sysid.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram_controller.v
    Info (12023): Found entity 1: multicore_sdram_controller_input_efifo_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v Line: 21
    Info (12023): Found entity 2: multicore_sdram_controller File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_pll.v
    Info (12023): Found entity 1: multicore_pll File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_performance_counter.v
    Info (12023): Found entity 1: multicore_performance_counter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_performance_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_onchip_memory2_0.v
    Info (12023): Found entity 1: multicore_onchip_memory2_0 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mutex.v
    Info (12023): Found entity 1: multicore_mutex File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mutex.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/multicore_jtag_uart.v
    Info (12023): Found entity 1: multicore_jtag_uart_sim_scfifo_w File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 21
    Info (12023): Found entity 2: multicore_jtag_uart_scfifo_w File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 77
    Info (12023): Found entity 3: multicore_jtag_uart_sim_scfifo_r File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 162
    Info (12023): Found entity 4: multicore_jtag_uart_scfifo_r File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 240
    Info (12023): Found entity 5: multicore_jtag_uart File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4.v
    Info (12023): Found entity 1: multicore_cpu_4 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu.v
    Info (12023): Found entity 1: multicore_cpu_4_cpu_ic_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 21
    Info (12023): Found entity 2: multicore_cpu_4_cpu_ic_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 88
    Info (12023): Found entity 3: multicore_cpu_4_cpu_bht_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 156
    Info (12023): Found entity 4: multicore_cpu_4_cpu_register_bank_a_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 224
    Info (12023): Found entity 5: multicore_cpu_4_cpu_register_bank_b_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 289
    Info (12023): Found entity 6: multicore_cpu_4_cpu_dc_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 354
    Info (12023): Found entity 7: multicore_cpu_4_cpu_dc_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 419
    Info (12023): Found entity 8: multicore_cpu_4_cpu_dc_victim_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 487
    Info (12023): Found entity 9: multicore_cpu_4_cpu_nios2_oci_debug File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 554
    Info (12023): Found entity 10: multicore_cpu_4_cpu_nios2_oci_break File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 699
    Info (12023): Found entity 11: multicore_cpu_4_cpu_nios2_oci_xbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 991
    Info (12023): Found entity 12: multicore_cpu_4_cpu_nios2_oci_dbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 1251
    Info (12023): Found entity 13: multicore_cpu_4_cpu_nios2_oci_itrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 1439
    Info (12023): Found entity 14: multicore_cpu_4_cpu_nios2_oci_td_mode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 1803
    Info (12023): Found entity 15: multicore_cpu_4_cpu_nios2_oci_dtrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 1870
    Info (12023): Found entity 16: multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 1951
    Info (12023): Found entity 17: multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2022
    Info (12023): Found entity 18: multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2064
    Info (12023): Found entity 19: multicore_cpu_4_cpu_nios2_oci_fifo File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2110
    Info (12023): Found entity 20: multicore_cpu_4_cpu_nios2_oci_pib File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2595
    Info (12023): Found entity 21: multicore_cpu_4_cpu_nios2_oci_im File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2617
    Info (12023): Found entity 22: multicore_cpu_4_cpu_nios2_performance_monitors File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2686
    Info (12023): Found entity 23: multicore_cpu_4_cpu_nios2_avalon_reg File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2702
    Info (12023): Found entity 24: multicore_cpu_4_cpu_ociram_sp_ram_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2794
    Info (12023): Found entity 25: multicore_cpu_4_cpu_nios2_ocimem File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2857
    Info (12023): Found entity 26: multicore_cpu_4_cpu_nios2_oci File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3035
    Info (12023): Found entity 27: multicore_cpu_4_cpu File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3580
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: multicore_cpu_4_cpu_debug_slave_sysclk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: multicore_cpu_4_cpu_debug_slave_tck File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: multicore_cpu_4_cpu_debug_slave_wrapper File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v
    Info (12023): Found entity 1: multicore_cpu_4_cpu_mult_cell File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v
    Info (12023): Found entity 1: multicore_cpu_4_cpu_test_bench File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3.v
    Info (12023): Found entity 1: multicore_cpu_3 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu.v
    Info (12023): Found entity 1: multicore_cpu_3_cpu_ic_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 21
    Info (12023): Found entity 2: multicore_cpu_3_cpu_ic_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 88
    Info (12023): Found entity 3: multicore_cpu_3_cpu_bht_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 156
    Info (12023): Found entity 4: multicore_cpu_3_cpu_register_bank_a_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 224
    Info (12023): Found entity 5: multicore_cpu_3_cpu_register_bank_b_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 289
    Info (12023): Found entity 6: multicore_cpu_3_cpu_dc_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 354
    Info (12023): Found entity 7: multicore_cpu_3_cpu_dc_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 419
    Info (12023): Found entity 8: multicore_cpu_3_cpu_dc_victim_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 487
    Info (12023): Found entity 9: multicore_cpu_3_cpu_nios2_oci_debug File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 554
    Info (12023): Found entity 10: multicore_cpu_3_cpu_nios2_oci_break File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 699
    Info (12023): Found entity 11: multicore_cpu_3_cpu_nios2_oci_xbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 991
    Info (12023): Found entity 12: multicore_cpu_3_cpu_nios2_oci_dbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 1251
    Info (12023): Found entity 13: multicore_cpu_3_cpu_nios2_oci_itrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 1439
    Info (12023): Found entity 14: multicore_cpu_3_cpu_nios2_oci_td_mode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 1803
    Info (12023): Found entity 15: multicore_cpu_3_cpu_nios2_oci_dtrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 1870
    Info (12023): Found entity 16: multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 1951
    Info (12023): Found entity 17: multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2022
    Info (12023): Found entity 18: multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2064
    Info (12023): Found entity 19: multicore_cpu_3_cpu_nios2_oci_fifo File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2110
    Info (12023): Found entity 20: multicore_cpu_3_cpu_nios2_oci_pib File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2595
    Info (12023): Found entity 21: multicore_cpu_3_cpu_nios2_oci_im File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2617
    Info (12023): Found entity 22: multicore_cpu_3_cpu_nios2_performance_monitors File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2686
    Info (12023): Found entity 23: multicore_cpu_3_cpu_nios2_avalon_reg File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2702
    Info (12023): Found entity 24: multicore_cpu_3_cpu_ociram_sp_ram_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2794
    Info (12023): Found entity 25: multicore_cpu_3_cpu_nios2_ocimem File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2857
    Info (12023): Found entity 26: multicore_cpu_3_cpu_nios2_oci File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3035
    Info (12023): Found entity 27: multicore_cpu_3_cpu File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3580
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: multicore_cpu_3_cpu_debug_slave_sysclk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: multicore_cpu_3_cpu_debug_slave_tck File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: multicore_cpu_3_cpu_debug_slave_wrapper File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v
    Info (12023): Found entity 1: multicore_cpu_3_cpu_mult_cell File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v
    Info (12023): Found entity 1: multicore_cpu_3_cpu_test_bench File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2.v
    Info (12023): Found entity 1: multicore_cpu_2 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu.v
    Info (12023): Found entity 1: multicore_cpu_2_cpu_ic_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 21
    Info (12023): Found entity 2: multicore_cpu_2_cpu_ic_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 88
    Info (12023): Found entity 3: multicore_cpu_2_cpu_bht_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 156
    Info (12023): Found entity 4: multicore_cpu_2_cpu_register_bank_a_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 224
    Info (12023): Found entity 5: multicore_cpu_2_cpu_register_bank_b_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 289
    Info (12023): Found entity 6: multicore_cpu_2_cpu_dc_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 354
    Info (12023): Found entity 7: multicore_cpu_2_cpu_dc_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 419
    Info (12023): Found entity 8: multicore_cpu_2_cpu_dc_victim_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 487
    Info (12023): Found entity 9: multicore_cpu_2_cpu_nios2_oci_debug File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 554
    Info (12023): Found entity 10: multicore_cpu_2_cpu_nios2_oci_break File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 699
    Info (12023): Found entity 11: multicore_cpu_2_cpu_nios2_oci_xbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 991
    Info (12023): Found entity 12: multicore_cpu_2_cpu_nios2_oci_dbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 1251
    Info (12023): Found entity 13: multicore_cpu_2_cpu_nios2_oci_itrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 1439
    Info (12023): Found entity 14: multicore_cpu_2_cpu_nios2_oci_td_mode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 1803
    Info (12023): Found entity 15: multicore_cpu_2_cpu_nios2_oci_dtrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 1870
    Info (12023): Found entity 16: multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 1951
    Info (12023): Found entity 17: multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2022
    Info (12023): Found entity 18: multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2064
    Info (12023): Found entity 19: multicore_cpu_2_cpu_nios2_oci_fifo File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2110
    Info (12023): Found entity 20: multicore_cpu_2_cpu_nios2_oci_pib File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2595
    Info (12023): Found entity 21: multicore_cpu_2_cpu_nios2_oci_im File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2617
    Info (12023): Found entity 22: multicore_cpu_2_cpu_nios2_performance_monitors File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2686
    Info (12023): Found entity 23: multicore_cpu_2_cpu_nios2_avalon_reg File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2702
    Info (12023): Found entity 24: multicore_cpu_2_cpu_ociram_sp_ram_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2794
    Info (12023): Found entity 25: multicore_cpu_2_cpu_nios2_ocimem File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2857
    Info (12023): Found entity 26: multicore_cpu_2_cpu_nios2_oci File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3035
    Info (12023): Found entity 27: multicore_cpu_2_cpu File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3580
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: multicore_cpu_2_cpu_debug_slave_sysclk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: multicore_cpu_2_cpu_debug_slave_tck File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: multicore_cpu_2_cpu_debug_slave_wrapper File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v
    Info (12023): Found entity 1: multicore_cpu_2_cpu_mult_cell File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v
    Info (12023): Found entity 1: multicore_cpu_2_cpu_test_bench File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1.v
    Info (12023): Found entity 1: multicore_cpu_1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu.v
    Info (12023): Found entity 1: multicore_cpu_1_cpu_ic_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 21
    Info (12023): Found entity 2: multicore_cpu_1_cpu_ic_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 88
    Info (12023): Found entity 3: multicore_cpu_1_cpu_bht_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 156
    Info (12023): Found entity 4: multicore_cpu_1_cpu_register_bank_a_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 224
    Info (12023): Found entity 5: multicore_cpu_1_cpu_register_bank_b_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 289
    Info (12023): Found entity 6: multicore_cpu_1_cpu_dc_tag_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 354
    Info (12023): Found entity 7: multicore_cpu_1_cpu_dc_data_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 419
    Info (12023): Found entity 8: multicore_cpu_1_cpu_dc_victim_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 487
    Info (12023): Found entity 9: multicore_cpu_1_cpu_nios2_oci_debug File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 554
    Info (12023): Found entity 10: multicore_cpu_1_cpu_nios2_oci_break File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 699
    Info (12023): Found entity 11: multicore_cpu_1_cpu_nios2_oci_xbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 991
    Info (12023): Found entity 12: multicore_cpu_1_cpu_nios2_oci_dbrk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 1251
    Info (12023): Found entity 13: multicore_cpu_1_cpu_nios2_oci_itrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 1439
    Info (12023): Found entity 14: multicore_cpu_1_cpu_nios2_oci_td_mode File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 1803
    Info (12023): Found entity 15: multicore_cpu_1_cpu_nios2_oci_dtrace File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 1870
    Info (12023): Found entity 16: multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 1951
    Info (12023): Found entity 17: multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2022
    Info (12023): Found entity 18: multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2064
    Info (12023): Found entity 19: multicore_cpu_1_cpu_nios2_oci_fifo File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2110
    Info (12023): Found entity 20: multicore_cpu_1_cpu_nios2_oci_pib File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2595
    Info (12023): Found entity 21: multicore_cpu_1_cpu_nios2_oci_im File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2617
    Info (12023): Found entity 22: multicore_cpu_1_cpu_nios2_performance_monitors File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2686
    Info (12023): Found entity 23: multicore_cpu_1_cpu_nios2_avalon_reg File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2702
    Info (12023): Found entity 24: multicore_cpu_1_cpu_ociram_sp_ram_module File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2794
    Info (12023): Found entity 25: multicore_cpu_1_cpu_nios2_ocimem File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2857
    Info (12023): Found entity 26: multicore_cpu_1_cpu_nios2_oci File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3035
    Info (12023): Found entity 27: multicore_cpu_1_cpu File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3580
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: multicore_cpu_1_cpu_debug_slave_sysclk File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: multicore_cpu_1_cpu_debug_slave_tck File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: multicore_cpu_1_cpu_debug_slave_wrapper File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v
    Info (12023): Found entity 1: multicore_cpu_1_cpu_mult_cell File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v
    Info (12023): Found entity 1: multicore_cpu_1_cpu_test_bench File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/block1.bdf
    Info (12023): Found entity 1: Block1
Info (12127): Elaborating entity "multicore" for the top level hierarchy
Info (12128): Elaborating entity "multicore_cpu_1" for hierarchy "multicore_cpu_1:cpu_1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 701
Info (12128): Elaborating entity "multicore_cpu_1_cpu" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1.v Line: 69
Info (12128): Elaborating entity "multicore_cpu_1_cpu_test_bench" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_test_bench:the_multicore_cpu_1_cpu_test_bench" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 6167
Info (12128): Elaborating entity "multicore_cpu_1_cpu_ic_data_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 7169
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cqj1.tdf
    Info (12023): Found entity 1: altsyncram_cqj1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_cqj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cqj1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_ic_tag_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 7235
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf
    Info (12023): Found entity 1: altsyncram_tgj1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_tgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tgj1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_bht_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 7433
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_register_bank_a_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 8373
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_register_bank_b_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 8391
Info (12128): Elaborating entity "multicore_cpu_1_cpu_mult_cell" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 9028
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_20u2.v
    Info (12023): Found entity 1: altera_mult_add_20u2 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_20u2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_20u2" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_20u2.v Line: 113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 803
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 838
Info (12128): Elaborating entity "ama_register_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 846
Info (12128): Elaborating entity "ama_register_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2235
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12128): Elaborating entity "ama_register_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2080
Info (12128): Elaborating entity "ama_register_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2083
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 898
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_register_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 947
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_iau2.v
    Info (12023): Found entity 1: altera_mult_add_iau2 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_iau2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_iau2" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_iau2.v Line: 116
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 842
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 846
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2235
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2064
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v Line: 157
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_hau2.v
    Info (12023): Found entity 1: altera_mult_add_hau2 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_hau2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_hau2" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_hau2.v Line: 116
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2235
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_1lu2.v
    Info (12023): Found entity 1: altera_mult_add_1lu2 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_1lu2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_1lu2" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_1lu2.v Line: 119
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12128): Elaborating entity "multicore_cpu_1_cpu_dc_tag_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 9450
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsi1.tdf
    Info (12023): Found entity 1: altsyncram_lsi1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_lsi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lsi1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_dc_data_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 9516
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ipl1.tdf
    Info (12023): Found entity 1: altsyncram_ipl1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_ipl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ipl1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_dc_victim_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 9628
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 526
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 10407
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_debug" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3251
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 623
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_break" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3281
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_xbrk" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3304
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_dbrk" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3331
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_itrace" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_itrace:the_multicore_cpu_1_cpu_nios2_oci_itrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3370
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_dtrace" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3385
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_td_mode" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace|multicore_cpu_1_cpu_nios2_oci_td_mode:multicore_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 1919
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_fifo" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3400
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo|multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2228
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo|multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2237
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo|multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2246
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_pib" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_pib:the_multicore_cpu_1_cpu_nios2_oci_pib" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3405
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_oci_im" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_im:the_multicore_cpu_1_cpu_nios2_oci_im" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3419
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_avalon_reg" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3438
Info (12128): Elaborating entity "multicore_cpu_1_cpu_nios2_ocimem" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3458
Info (12128): Elaborating entity "multicore_cpu_1_cpu_ociram_sp_ram_module" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3005
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 2833
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf
    Info (12023): Found entity 1: altsyncram_kg91 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_kg91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kg91" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_cpu_1_cpu_debug_slave_wrapper" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3560
Info (12128): Elaborating entity "multicore_cpu_1_cpu_debug_slave_tck" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "multicore_cpu_1_cpu_debug_slave_sysclk" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v Line: 206
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "multicore_cpu_2" for hierarchy "multicore_cpu_2:cpu_2" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 733
Info (12128): Elaborating entity "multicore_cpu_2_cpu" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2.v Line: 69
Info (12128): Elaborating entity "multicore_cpu_2_cpu_test_bench" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_test_bench:the_multicore_cpu_2_cpu_test_bench" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 6160
Info (12128): Elaborating entity "multicore_cpu_2_cpu_ic_data_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 7162
Info (12128): Elaborating entity "multicore_cpu_2_cpu_ic_tag_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 7228
Info (12128): Elaborating entity "multicore_cpu_2_cpu_bht_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 7426
Info (12128): Elaborating entity "multicore_cpu_2_cpu_register_bank_a_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 8366
Info (12128): Elaborating entity "multicore_cpu_2_cpu_register_bank_b_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 8384
Info (12128): Elaborating entity "multicore_cpu_2_cpu_mult_cell" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 9021
Info (12128): Elaborating entity "multicore_cpu_2_cpu_dc_tag_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 9443
Info (12128): Elaborating entity "multicore_cpu_2_cpu_dc_data_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 9509
Info (12128): Elaborating entity "multicore_cpu_2_cpu_dc_victim_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 9621
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 10374
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_debug" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3251
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_break" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3281
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_xbrk" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3304
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_dbrk" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3331
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_itrace" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_itrace:the_multicore_cpu_2_cpu_nios2_oci_itrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3370
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_dtrace" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3385
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_td_mode" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace|multicore_cpu_2_cpu_nios2_oci_td_mode:multicore_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 1919
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_fifo" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3400
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo|multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2228
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo|multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2237
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo|multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 2246
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_pib" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_pib:the_multicore_cpu_2_cpu_nios2_oci_pib" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3405
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_oci_im" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_im:the_multicore_cpu_2_cpu_nios2_oci_im" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3419
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_avalon_reg" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3438
Info (12128): Elaborating entity "multicore_cpu_2_cpu_nios2_ocimem" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3458
Info (12128): Elaborating entity "multicore_cpu_2_cpu_ociram_sp_ram_module" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3005
Info (12128): Elaborating entity "multicore_cpu_2_cpu_debug_slave_wrapper" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3560
Info (12128): Elaborating entity "multicore_cpu_2_cpu_debug_slave_tck" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "multicore_cpu_2_cpu_debug_slave_sysclk" for hierarchy "multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "multicore_cpu_3" for hierarchy "multicore_cpu_3:cpu_3" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 765
Info (12128): Elaborating entity "multicore_cpu_3_cpu" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3.v Line: 69
Info (12128): Elaborating entity "multicore_cpu_3_cpu_test_bench" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_test_bench:the_multicore_cpu_3_cpu_test_bench" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 6160
Info (12128): Elaborating entity "multicore_cpu_3_cpu_ic_data_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 7162
Info (12128): Elaborating entity "multicore_cpu_3_cpu_ic_tag_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 7228
Info (12128): Elaborating entity "multicore_cpu_3_cpu_bht_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 7426
Info (12128): Elaborating entity "multicore_cpu_3_cpu_register_bank_a_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 8366
Info (12128): Elaborating entity "multicore_cpu_3_cpu_register_bank_b_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 8384
Info (12128): Elaborating entity "multicore_cpu_3_cpu_mult_cell" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 9021
Info (12128): Elaborating entity "multicore_cpu_3_cpu_dc_tag_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 9443
Info (12128): Elaborating entity "multicore_cpu_3_cpu_dc_data_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 9509
Info (12128): Elaborating entity "multicore_cpu_3_cpu_dc_victim_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 9621
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 10374
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_debug" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3251
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_break" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3281
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_xbrk" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3304
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_dbrk" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3331
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_itrace" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_itrace:the_multicore_cpu_3_cpu_nios2_oci_itrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3370
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_dtrace" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3385
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_td_mode" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace|multicore_cpu_3_cpu_nios2_oci_td_mode:multicore_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 1919
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_fifo" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3400
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo|multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2228
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo|multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2237
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo|multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 2246
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_pib" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_pib:the_multicore_cpu_3_cpu_nios2_oci_pib" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3405
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_oci_im" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_im:the_multicore_cpu_3_cpu_nios2_oci_im" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3419
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_avalon_reg" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3438
Info (12128): Elaborating entity "multicore_cpu_3_cpu_nios2_ocimem" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3458
Info (12128): Elaborating entity "multicore_cpu_3_cpu_ociram_sp_ram_module" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3005
Info (12128): Elaborating entity "multicore_cpu_3_cpu_debug_slave_wrapper" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3560
Info (12128): Elaborating entity "multicore_cpu_3_cpu_debug_slave_tck" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "multicore_cpu_3_cpu_debug_slave_sysclk" for hierarchy "multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "multicore_cpu_4" for hierarchy "multicore_cpu_4:cpu_4" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 797
Info (12128): Elaborating entity "multicore_cpu_4_cpu" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4.v Line: 69
Info (12128): Elaborating entity "multicore_cpu_4_cpu_test_bench" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_test_bench:the_multicore_cpu_4_cpu_test_bench" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 6160
Info (12128): Elaborating entity "multicore_cpu_4_cpu_ic_data_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 7162
Info (12128): Elaborating entity "multicore_cpu_4_cpu_ic_tag_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 7228
Info (12128): Elaborating entity "multicore_cpu_4_cpu_bht_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 7426
Info (12128): Elaborating entity "multicore_cpu_4_cpu_register_bank_a_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 8366
Info (12128): Elaborating entity "multicore_cpu_4_cpu_register_bank_b_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 8384
Info (12128): Elaborating entity "multicore_cpu_4_cpu_mult_cell" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 9021
Info (12128): Elaborating entity "multicore_cpu_4_cpu_dc_tag_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 9443
Info (12128): Elaborating entity "multicore_cpu_4_cpu_dc_data_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 9509
Info (12128): Elaborating entity "multicore_cpu_4_cpu_dc_victim_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 9621
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 10374
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_debug" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3251
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_break" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3281
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_xbrk" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3304
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_dbrk" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3331
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_itrace" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_itrace:the_multicore_cpu_4_cpu_nios2_oci_itrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3370
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_dtrace" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3385
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_td_mode" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace|multicore_cpu_4_cpu_nios2_oci_td_mode:multicore_cpu_4_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 1919
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_fifo" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3400
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo|multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2228
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo|multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2237
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo|multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 2246
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_pib" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_pib:the_multicore_cpu_4_cpu_nios2_oci_pib" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3405
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_oci_im" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_im:the_multicore_cpu_4_cpu_nios2_oci_im" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3419
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_avalon_reg" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3438
Info (12128): Elaborating entity "multicore_cpu_4_cpu_nios2_ocimem" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3458
Info (12128): Elaborating entity "multicore_cpu_4_cpu_ociram_sp_ram_module" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3005
Info (12128): Elaborating entity "multicore_cpu_4_cpu_debug_slave_wrapper" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3560
Info (12128): Elaborating entity "multicore_cpu_4_cpu_debug_slave_tck" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "multicore_cpu_4_cpu_debug_slave_sysclk" for hierarchy "multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "multicore_jtag_uart" for hierarchy "multicore_jtag_uart:jtag_uart" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 829
Info (12128): Elaborating entity "multicore_jtag_uart_scfifo_w" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "multicore_jtag_uart_scfifo_r" for hierarchy "multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "multicore_mutex" for hierarchy "multicore_mutex:mutex" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 843
Info (12128): Elaborating entity "multicore_onchip_memory2_0" for hierarchy "multicore_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 855
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v Line: 98
Info (12130): Elaborated megafunction instantiation "multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v Line: 98
Info (12133): Instantiated megafunction "multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "multicore_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2a2.tdf
    Info (12023): Found entity 1: altsyncram_o2a2 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_o2a2" for hierarchy "multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux4" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf Line: 54
Info (12128): Elaborating entity "multicore_performance_counter" for hierarchy "multicore_performance_counter:performance_counter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 879
Info (12128): Elaborating entity "multicore_pll" for hierarchy "multicore_pll:pll" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 890
Info (12128): Elaborating entity "altera_pll" for hierarchy "multicore_pll:pll|altera_pll:altera_pll_i" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "multicore_pll:pll|altera_pll:altera_pll_i" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v Line: 88
Info (12133): Instantiated megafunction "multicore_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3758 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "multicore_sdram_controller" for hierarchy "multicore_sdram_controller:sdram_controller" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 899
Info (12128): Elaborating entity "multicore_sdram_controller_input_efifo_module" for hierarchy "multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v Line: 296
Info (12128): Elaborating entity "multicore_sysid" for hierarchy "multicore_sysid:sysid" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 923
Info (12128): Elaborating entity "multicore_timer1" for hierarchy "multicore_timer1:timer1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 931
Info (12128): Elaborating entity "multicore_mm_interconnect_0" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 979
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1648
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_3_instruction_master_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1888
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2132
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2196
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2260
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2324
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2388
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2452
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2516
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2580
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3109
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3190
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3271
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3352
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3433
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3514
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3595
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_instruction_master_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3676
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3760
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 3801
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 4260
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 4301
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 4342
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5608
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5624
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_001_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv Line: 189
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_002" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5640
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_002_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv Line: 189
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_003" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5656
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_003_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv Line: 189
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5672
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_004_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv Line: 180
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_005" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5688
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_005_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv Line: 180
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_006" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5704
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_006_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv Line: 180
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_007" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5720
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_007_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv Line: 180
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_008" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5736
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_008_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_008:router_008|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_010" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5768
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_010_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_010:router_010|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_011" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5784
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_011_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_011:router_011|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv Line: 178
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_012" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5800
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_012_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv Line: 178
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_013" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5816
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_013_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_013:router_013|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_016" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5864
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_016_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_016:router_016|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv Line: 178
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_017" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5880
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_017_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_017:router_017|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_018" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5896
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_018_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_018:router_018|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_019" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5912
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_019_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_019:router_019|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv Line: 178
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_020" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5928
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_020_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_020:router_020|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_021" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5944
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_021_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_021:router_021|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv Line: 178
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_022" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 5960
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_022_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_022:router_022|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6010
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6410
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_demux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6469
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_demux_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6516
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_demux_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6633
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_mux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6719
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_mux_002" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6771
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_mux_003" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6794
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_mux_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 6853
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv Line: 371
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_demux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7088
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_demux_002" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7140
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_demux_003" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7163
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_demux_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7222
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_mux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_mux_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7546
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_mux_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7663
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7798
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7864
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 7893
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 8009
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "multicore_irq_mapper" for hierarchy "multicore_irq_mapper:irq_mapper" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 1136
Info (12128): Elaborating entity "multicore_irq_mapper_001" for hierarchy "multicore_irq_mapper_001:irq_mapper_001" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 1145
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 1169
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_multicore_cpu_4_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v Line: 3370
Warning (12020): Port "jdo" on the entity instantiation of "the_multicore_cpu_3_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v Line: 3370
Warning (12020): Port "jdo" on the entity instantiation of "the_multicore_cpu_2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v Line: 3370
Warning (12020): Port "jdo" on the entity instantiation of "the_multicore_cpu_1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v Line: 3370
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.05.16.02:12:30 Progress: Loading sld914ad918/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 277
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_40n1.tdf Line: 28
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
        Warning (265074): The reset input will be asserted when the evaluation time expires
        Warning (265074): The reset input will be asserted when the evaluation time expires
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_controller_wire_cke" is stuck at VCC File: C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 494 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16876 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 15720 logic cells
    Info (21064): Implemented 1092 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 1399 megabytes
    Info: Processing ended: Tue May 16 02:14:22 2017
    Info: Elapsed time: 00:03:12
    Info: Total CPU time (on all processors): 00:04:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.map.smsg.


