
Time_Delay_Relay_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000503c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080051c4  080051c4  000061c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051d4  080051d4  00007004  2**0
                  CONTENTS
  4 .ARM          00000000  080051d4  080051d4  00007004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051d4  080051d4  00007004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051d4  080051d4  000061d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080051d8  080051d8  000061d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080051dc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007004  2**0
                  CONTENTS
 10 .bss          000001b0  20000004  20000004  00007004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001b4  200001b4  00007004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007004  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a554  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000fc6  00000000  00000000  00011588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000450  00000000  00000000  00012550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000359  00000000  00000000  000129a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000e25  00000000  00000000  00012cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008148  00000000  00000000  00013b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000906a6  00000000  00000000  0001bc66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac30c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000105c  00000000  00000000  000ac350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  000ad3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080051ac 	.word	0x080051ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080051ac 	.word	0x080051ac

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <DMA1_Stream0_IRQHandler>:
volatile uint32_t DMA_LISR = 0;
volatile uint32_t DMA_HISR = 0;


void DMA1_Stream0_IRQHandler(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8000208:	4b60      	ldr	r3, [pc, #384]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a60      	ldr	r2, [pc, #384]	@ (8000390 <DMA1_Stream0_IRQHandler+0x18c>)
 800020e:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8000210:	4b5f      	ldr	r3, [pc, #380]	@ (8000390 <DMA1_Stream0_IRQHandler+0x18c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	f003 0301 	and.w	r3, r3, #1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d015      	beq.n	8000248 <DMA1_Stream0_IRQHandler+0x44>
	{

		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 800021c:	4b5d      	ldr	r3, [pc, #372]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	69db      	ldr	r3, [r3, #28]
 8000222:	2280      	movs	r2, #128	@ 0x80
 8000224:	4013      	ands	r3, r2
 8000226:	2b00      	cmp	r3, #0
 8000228:	d00e      	beq.n	8000248 <DMA1_Stream0_IRQHandler+0x44>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800022a:	4b5a      	ldr	r3, [pc, #360]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000230:	2b00      	cmp	r3, #0
 8000232:	d009      	beq.n	8000248 <DMA1_Stream0_IRQHandler+0x44>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000234:	4b57      	ldr	r3, [pc, #348]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800023a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 800023c:	4b53      	ldr	r3, [pc, #332]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	4a52      	ldr	r2, [pc, #328]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8000248:	4b51      	ldr	r3, [pc, #324]	@ (8000390 <DMA1_Stream0_IRQHandler+0x18c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	f003 0304 	and.w	r3, r3, #4
 8000250:	2b00      	cmp	r3, #0
 8000252:	d015      	beq.n	8000280 <DMA1_Stream0_IRQHandler+0x7c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000254:	4b4f      	ldr	r3, [pc, #316]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	69db      	ldr	r3, [r3, #28]
 800025a:	2202      	movs	r2, #2
 800025c:	4013      	ands	r3, r2
 800025e:	2b00      	cmp	r3, #0
 8000260:	d00e      	beq.n	8000280 <DMA1_Stream0_IRQHandler+0x7c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000262:	4b4c      	ldr	r3, [pc, #304]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000268:	2b00      	cmp	r3, #0
 800026a:	d009      	beq.n	8000280 <DMA1_Stream0_IRQHandler+0x7c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800026c:	4b49      	ldr	r3, [pc, #292]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000272:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000274:	4b45      	ldr	r3, [pc, #276]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 8000276:	689b      	ldr	r3, [r3, #8]
 8000278:	4a44      	ldr	r2, [pc, #272]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 800027a:	f043 0304 	orr.w	r3, r3, #4
 800027e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8000280:	4b43      	ldr	r3, [pc, #268]	@ (8000390 <DMA1_Stream0_IRQHandler+0x18c>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f003 0308 	and.w	r3, r3, #8
 8000288:	2b00      	cmp	r3, #0
 800028a:	d015      	beq.n	80002b8 <DMA1_Stream0_IRQHandler+0xb4>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 800028c:	4b41      	ldr	r3, [pc, #260]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	69db      	ldr	r3, [r3, #28]
 8000292:	2204      	movs	r2, #4
 8000294:	4013      	ands	r3, r2
 8000296:	2b00      	cmp	r3, #0
 8000298:	d00e      	beq.n	80002b8 <DMA1_Stream0_IRQHandler+0xb4>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800029a:	4b3e      	ldr	r3, [pc, #248]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d009      	beq.n	80002b8 <DMA1_Stream0_IRQHandler+0xb4>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80002a4:	4b3b      	ldr	r3, [pc, #236]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002aa:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 80002ac:	4b37      	ldr	r3, [pc, #220]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	4a36      	ldr	r2, [pc, #216]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 80002b2:	f043 0308 	orr.w	r3, r3, #8
 80002b6:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 80002b8:	4b35      	ldr	r3, [pc, #212]	@ (8000390 <DMA1_Stream0_IRQHandler+0x18c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f003 0310 	and.w	r3, r3, #16
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d02d      	beq.n	8000320 <DMA1_Stream0_IRQHandler+0x11c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80002c4:	4b33      	ldr	r3, [pc, #204]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	2208      	movs	r2, #8
 80002cc:	4013      	ands	r3, r2
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d026      	beq.n	8000320 <DMA1_Stream0_IRQHandler+0x11c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80002d2:	4b30      	ldr	r3, [pc, #192]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d021      	beq.n	8000320 <DMA1_Stream0_IRQHandler+0x11c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80002dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80002e2:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 80002e4:	4b29      	ldr	r3, [pc, #164]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	4a28      	ldr	r2, [pc, #160]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 80002ea:	f043 0310 	orr.w	r3, r3, #16
 80002ee:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80002f0:	4b28      	ldr	r3, [pc, #160]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80002f6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d110      	bne.n	8000320 <DMA1_Stream0_IRQHandler+0x11c>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80002fe:	4b25      	ldr	r3, [pc, #148]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	685b      	ldr	r3, [r3, #4]
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800030a:	2b00      	cmp	r3, #0
 800030c:	d004      	beq.n	8000318 <DMA1_Stream0_IRQHandler+0x114>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800030e:	4b21      	ldr	r3, [pc, #132]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000314:	4798      	blx	r3
 8000316:	e003      	b.n	8000320 <DMA1_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000318:	4b1e      	ldr	r3, [pc, #120]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800031e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8000320:	4b1b      	ldr	r3, [pc, #108]	@ (8000390 <DMA1_Stream0_IRQHandler+0x18c>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	f003 0320 	and.w	r3, r3, #32
 8000328:	2b00      	cmp	r3, #0
 800032a:	d02d      	beq.n	8000388 <DMA1_Stream0_IRQHandler+0x184>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 800032c:	4b19      	ldr	r3, [pc, #100]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	69db      	ldr	r3, [r3, #28]
 8000332:	2210      	movs	r2, #16
 8000334:	4013      	ands	r3, r2
 8000336:	2b00      	cmp	r3, #0
 8000338:	d026      	beq.n	8000388 <DMA1_Stream0_IRQHandler+0x184>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800033a:	4b16      	ldr	r3, [pc, #88]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000340:	2b00      	cmp	r3, #0
 8000342:	d021      	beq.n	8000388 <DMA1_Stream0_IRQHandler+0x184>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000344:	4b13      	ldr	r3, [pc, #76]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800034a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800034c:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 800034e:	689b      	ldr	r3, [r3, #8]
 8000350:	4a0e      	ldr	r2, [pc, #56]	@ (800038c <DMA1_Stream0_IRQHandler+0x188>)
 8000352:	f043 0320 	orr.w	r3, r3, #32
 8000356:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000358:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800035e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000362:	4293      	cmp	r3, r2
 8000364:	d110      	bne.n	8000388 <DMA1_Stream0_IRQHandler+0x184>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000366:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	685b      	ldr	r3, [r3, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000372:	2b00      	cmp	r3, #0
 8000374:	d004      	beq.n	8000380 <DMA1_Stream0_IRQHandler+0x17c>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000376:	4b07      	ldr	r3, [pc, #28]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800037c:	4798      	blx	r3
				}
			}
		}

	}
}
 800037e:	e003      	b.n	8000388 <DMA1_Stream0_IRQHandler+0x184>
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000380:	4b04      	ldr	r3, [pc, #16]	@ (8000394 <DMA1_Stream0_IRQHandler+0x190>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000386:	4798      	blx	r3
}
 8000388:	bf00      	nop
 800038a:	bd80      	pop	{r7, pc}
 800038c:	40026000 	.word	0x40026000
 8000390:	20000060 	.word	0x20000060
 8000394:	20000020 	.word	0x20000020

08000398 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 800039c:	4b60      	ldr	r3, [pc, #384]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a60      	ldr	r2, [pc, #384]	@ (8000524 <DMA1_Stream1_IRQHandler+0x18c>)
 80003a2:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 80003a4:	4b5f      	ldr	r3, [pc, #380]	@ (8000524 <DMA1_Stream1_IRQHandler+0x18c>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d015      	beq.n	80003dc <DMA1_Stream1_IRQHandler+0x44>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80003b0:	4b5d      	ldr	r3, [pc, #372]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	2280      	movs	r2, #128	@ 0x80
 80003b8:	4013      	ands	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d00e      	beq.n	80003dc <DMA1_Stream1_IRQHandler+0x44>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80003be:	4b5a      	ldr	r3, [pc, #360]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d009      	beq.n	80003dc <DMA1_Stream1_IRQHandler+0x44>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80003c8:	4b57      	ldr	r3, [pc, #348]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80003ce:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80003d0:	4b53      	ldr	r3, [pc, #332]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 80003d2:	689b      	ldr	r3, [r3, #8]
 80003d4:	4a52      	ldr	r2, [pc, #328]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 80003d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003da:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 80003dc:	4b51      	ldr	r3, [pc, #324]	@ (8000524 <DMA1_Stream1_IRQHandler+0x18c>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d015      	beq.n	8000414 <DMA1_Stream1_IRQHandler+0x7c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 80003e8:	4b4f      	ldr	r3, [pc, #316]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	69db      	ldr	r3, [r3, #28]
 80003ee:	2202      	movs	r2, #2
 80003f0:	4013      	ands	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d00e      	beq.n	8000414 <DMA1_Stream1_IRQHandler+0x7c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80003f6:	4b4c      	ldr	r3, [pc, #304]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d009      	beq.n	8000414 <DMA1_Stream1_IRQHandler+0x7c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000400:	4b49      	ldr	r3, [pc, #292]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000406:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000408:	4b45      	ldr	r3, [pc, #276]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 800040a:	689b      	ldr	r3, [r3, #8]
 800040c:	4a44      	ldr	r2, [pc, #272]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 800040e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000412:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8000414:	4b43      	ldr	r3, [pc, #268]	@ (8000524 <DMA1_Stream1_IRQHandler+0x18c>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800041c:	2b00      	cmp	r3, #0
 800041e:	d015      	beq.n	800044c <DMA1_Stream1_IRQHandler+0xb4>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000420:	4b41      	ldr	r3, [pc, #260]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	69db      	ldr	r3, [r3, #28]
 8000426:	2204      	movs	r2, #4
 8000428:	4013      	ands	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	d00e      	beq.n	800044c <DMA1_Stream1_IRQHandler+0xb4>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800042e:	4b3e      	ldr	r3, [pc, #248]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000434:	2b00      	cmp	r3, #0
 8000436:	d009      	beq.n	800044c <DMA1_Stream1_IRQHandler+0xb4>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000438:	4b3b      	ldr	r3, [pc, #236]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800043e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000440:	4b37      	ldr	r3, [pc, #220]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 8000442:	689b      	ldr	r3, [r3, #8]
 8000444:	4a36      	ldr	r2, [pc, #216]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 8000446:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800044a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 800044c:	4b35      	ldr	r3, [pc, #212]	@ (8000524 <DMA1_Stream1_IRQHandler+0x18c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000454:	2b00      	cmp	r3, #0
 8000456:	d02d      	beq.n	80004b4 <DMA1_Stream1_IRQHandler+0x11c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000458:	4b33      	ldr	r3, [pc, #204]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	2208      	movs	r2, #8
 8000460:	4013      	ands	r3, r2
 8000462:	2b00      	cmp	r3, #0
 8000464:	d026      	beq.n	80004b4 <DMA1_Stream1_IRQHandler+0x11c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000466:	4b30      	ldr	r3, [pc, #192]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800046c:	2b00      	cmp	r3, #0
 800046e:	d021      	beq.n	80004b4 <DMA1_Stream1_IRQHandler+0x11c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000470:	4b2d      	ldr	r3, [pc, #180]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000476:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000478:	4b29      	ldr	r3, [pc, #164]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	4a28      	ldr	r2, [pc, #160]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 800047e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000482:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000484:	4b28      	ldr	r3, [pc, #160]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800048a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800048e:	4293      	cmp	r3, r2
 8000490:	d110      	bne.n	80004b4 <DMA1_Stream1_IRQHandler+0x11c>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000492:	4b25      	ldr	r3, [pc, #148]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d004      	beq.n	80004ac <DMA1_Stream1_IRQHandler+0x114>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80004a2:	4b21      	ldr	r3, [pc, #132]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80004a8:	4798      	blx	r3
 80004aa:	e003      	b.n	80004b4 <DMA1_Stream1_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80004ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80004b2:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 80004b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000524 <DMA1_Stream1_IRQHandler+0x18c>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d02d      	beq.n	800051c <DMA1_Stream1_IRQHandler+0x184>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80004c0:	4b19      	ldr	r3, [pc, #100]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	2210      	movs	r2, #16
 80004c8:	4013      	ands	r3, r2
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d026      	beq.n	800051c <DMA1_Stream1_IRQHandler+0x184>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80004ce:	4b16      	ldr	r3, [pc, #88]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d021      	beq.n	800051c <DMA1_Stream1_IRQHandler+0x184>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80004d8:	4b13      	ldr	r3, [pc, #76]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80004de:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80004e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000520 <DMA1_Stream1_IRQHandler+0x188>)
 80004e6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80004ea:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80004ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80004f2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d110      	bne.n	800051c <DMA1_Stream1_IRQHandler+0x184>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80004fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000506:	2b00      	cmp	r3, #0
 8000508:	d004      	beq.n	8000514 <DMA1_Stream1_IRQHandler+0x17c>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800050a:	4b07      	ldr	r3, [pc, #28]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000510:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8000512:	e003      	b.n	800051c <DMA1_Stream1_IRQHandler+0x184>
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000514:	4b04      	ldr	r3, [pc, #16]	@ (8000528 <DMA1_Stream1_IRQHandler+0x190>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800051a:	4798      	blx	r3
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40026000 	.word	0x40026000
 8000524:	20000060 	.word	0x20000060
 8000528:	20000024 	.word	0x20000024

0800052c <DMA1_Stream2_IRQHandler>:


void DMA1_Stream2_IRQHandler(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8000530:	4b64      	ldr	r3, [pc, #400]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a64      	ldr	r2, [pc, #400]	@ (80006c8 <DMA1_Stream2_IRQHandler+0x19c>)
 8000536:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8000538:	4b63      	ldr	r3, [pc, #396]	@ (80006c8 <DMA1_Stream2_IRQHandler+0x19c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000540:	2b00      	cmp	r3, #0
 8000542:	d015      	beq.n	8000570 <DMA1_Stream2_IRQHandler+0x44>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000544:	4b61      	ldr	r3, [pc, #388]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	69db      	ldr	r3, [r3, #28]
 800054a:	2280      	movs	r2, #128	@ 0x80
 800054c:	4013      	ands	r3, r2
 800054e:	2b00      	cmp	r3, #0
 8000550:	d00e      	beq.n	8000570 <DMA1_Stream2_IRQHandler+0x44>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000552:	4b5e      	ldr	r3, [pc, #376]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000558:	2b00      	cmp	r3, #0
 800055a:	d009      	beq.n	8000570 <DMA1_Stream2_IRQHandler+0x44>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800055c:	4b5b      	ldr	r3, [pc, #364]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000562:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000564:	4b57      	ldr	r3, [pc, #348]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 8000566:	689b      	ldr	r3, [r3, #8]
 8000568:	4a56      	ldr	r2, [pc, #344]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 800056a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800056e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8000570:	4b55      	ldr	r3, [pc, #340]	@ (80006c8 <DMA1_Stream2_IRQHandler+0x19c>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000578:	2b00      	cmp	r3, #0
 800057a:	d015      	beq.n	80005a8 <DMA1_Stream2_IRQHandler+0x7c>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 800057c:	4b53      	ldr	r3, [pc, #332]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	2202      	movs	r2, #2
 8000584:	4013      	ands	r3, r2
 8000586:	2b00      	cmp	r3, #0
 8000588:	d00e      	beq.n	80005a8 <DMA1_Stream2_IRQHandler+0x7c>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800058a:	4b50      	ldr	r3, [pc, #320]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000590:	2b00      	cmp	r3, #0
 8000592:	d009      	beq.n	80005a8 <DMA1_Stream2_IRQHandler+0x7c>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000594:	4b4d      	ldr	r3, [pc, #308]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800059a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 800059c:	4b49      	ldr	r3, [pc, #292]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	4a48      	ldr	r2, [pc, #288]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 80005a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005a6:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 80005a8:	4b47      	ldr	r3, [pc, #284]	@ (80006c8 <DMA1_Stream2_IRQHandler+0x19c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d01c      	beq.n	80005ee <DMA1_Stream2_IRQHandler+0xc2>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80005b4:	4b45      	ldr	r3, [pc, #276]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	2204      	movs	r2, #4
 80005bc:	4013      	ands	r3, r2
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d015      	beq.n	80005ee <DMA1_Stream2_IRQHandler+0xc2>
		{
			if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80005c2:	4b42      	ldr	r3, [pc, #264]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	69db      	ldr	r3, [r3, #28]
 80005c8:	2204      	movs	r2, #4
 80005ca:	4013      	ands	r3, r2
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d00e      	beq.n	80005ee <DMA1_Stream2_IRQHandler+0xc2>
			{
				if (__DMA1_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80005d0:	4b3e      	ldr	r3, [pc, #248]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d009      	beq.n	80005ee <DMA1_Stream2_IRQHandler+0xc2>
				{
					__DMA1_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80005da:	4b3c      	ldr	r3, [pc, #240]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005e0:	4798      	blx	r3
					DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 80005e2:	4b38      	ldr	r3, [pc, #224]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	4a37      	ldr	r2, [pc, #220]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 80005e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80005ec:	6093      	str	r3, [r2, #8]
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 80005ee:	4b36      	ldr	r3, [pc, #216]	@ (80006c8 <DMA1_Stream2_IRQHandler+0x19c>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d02d      	beq.n	8000656 <DMA1_Stream2_IRQHandler+0x12a>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80005fa:	4b34      	ldr	r3, [pc, #208]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	69db      	ldr	r3, [r3, #28]
 8000600:	2208      	movs	r2, #8
 8000602:	4013      	ands	r3, r2
 8000604:	2b00      	cmp	r3, #0
 8000606:	d026      	beq.n	8000656 <DMA1_Stream2_IRQHandler+0x12a>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000608:	4b30      	ldr	r3, [pc, #192]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800060e:	2b00      	cmp	r3, #0
 8000610:	d021      	beq.n	8000656 <DMA1_Stream2_IRQHandler+0x12a>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000612:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000618:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 800061a:	4b2a      	ldr	r3, [pc, #168]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 800061c:	689b      	ldr	r3, [r3, #8]
 800061e:	4a29      	ldr	r2, [pc, #164]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 8000620:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000624:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000626:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800062c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000630:	4293      	cmp	r3, r2
 8000632:	d110      	bne.n	8000656 <DMA1_Stream2_IRQHandler+0x12a>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000634:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000640:	2b00      	cmp	r3, #0
 8000642:	d004      	beq.n	800064e <DMA1_Stream2_IRQHandler+0x122>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800064a:	4798      	blx	r3
 800064c:	e003      	b.n	8000656 <DMA1_Stream2_IRQHandler+0x12a>
					}
					else
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800064e:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000654:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8000656:	4b1c      	ldr	r3, [pc, #112]	@ (80006c8 <DMA1_Stream2_IRQHandler+0x19c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800065e:	2b00      	cmp	r3, #0
 8000660:	d02d      	beq.n	80006be <DMA1_Stream2_IRQHandler+0x192>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	2208      	movs	r2, #8
 800066a:	4013      	ands	r3, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	d026      	beq.n	80006be <DMA1_Stream2_IRQHandler+0x192>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000670:	4b16      	ldr	r3, [pc, #88]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000676:	2b00      	cmp	r3, #0
 8000678:	d021      	beq.n	80006be <DMA1_Stream2_IRQHandler+0x192>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000680:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000682:	4b10      	ldr	r3, [pc, #64]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 8000684:	689b      	ldr	r3, [r3, #8]
 8000686:	4a0f      	ldr	r2, [pc, #60]	@ (80006c4 <DMA1_Stream2_IRQHandler+0x198>)
 8000688:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800068c:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800068e:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000694:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000698:	4293      	cmp	r3, r2
 800069a:	d110      	bne.n	80006be <DMA1_Stream2_IRQHandler+0x192>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800069c:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d004      	beq.n	80006b6 <DMA1_Stream2_IRQHandler+0x18a>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80006ac:	4b07      	ldr	r3, [pc, #28]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80006b2:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 80006b4:	e003      	b.n	80006be <DMA1_Stream2_IRQHandler+0x192>
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80006b6:	4b05      	ldr	r3, [pc, #20]	@ (80006cc <DMA1_Stream2_IRQHandler+0x1a0>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80006bc:	4798      	blx	r3
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40026000 	.word	0x40026000
 80006c8:	20000060 	.word	0x20000060
 80006cc:	20000028 	.word	0x20000028

080006d0 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 80006d4:	4b60      	ldr	r3, [pc, #384]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a60      	ldr	r2, [pc, #384]	@ (800085c <DMA1_Stream3_IRQHandler+0x18c>)
 80006da:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 80006dc:	4b5f      	ldr	r3, [pc, #380]	@ (800085c <DMA1_Stream3_IRQHandler+0x18c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d015      	beq.n	8000714 <DMA1_Stream3_IRQHandler+0x44>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80006e8:	4b5d      	ldr	r3, [pc, #372]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	69db      	ldr	r3, [r3, #28]
 80006ee:	2280      	movs	r2, #128	@ 0x80
 80006f0:	4013      	ands	r3, r2
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d00e      	beq.n	8000714 <DMA1_Stream3_IRQHandler+0x44>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80006f6:	4b5a      	ldr	r3, [pc, #360]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d009      	beq.n	8000714 <DMA1_Stream3_IRQHandler+0x44>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000700:	4b57      	ldr	r3, [pc, #348]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000706:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8000708:	4b53      	ldr	r3, [pc, #332]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	4a52      	ldr	r2, [pc, #328]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 800070e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000712:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8000714:	4b51      	ldr	r3, [pc, #324]	@ (800085c <DMA1_Stream3_IRQHandler+0x18c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800071c:	2b00      	cmp	r3, #0
 800071e:	d015      	beq.n	800074c <DMA1_Stream3_IRQHandler+0x7c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000720:	4b4f      	ldr	r3, [pc, #316]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	69db      	ldr	r3, [r3, #28]
 8000726:	2202      	movs	r2, #2
 8000728:	4013      	ands	r3, r2
 800072a:	2b00      	cmp	r3, #0
 800072c:	d00e      	beq.n	800074c <DMA1_Stream3_IRQHandler+0x7c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800072e:	4b4c      	ldr	r3, [pc, #304]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000734:	2b00      	cmp	r3, #0
 8000736:	d009      	beq.n	800074c <DMA1_Stream3_IRQHandler+0x7c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000738:	4b49      	ldr	r3, [pc, #292]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8000740:	4b45      	ldr	r3, [pc, #276]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	4a44      	ldr	r2, [pc, #272]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 8000746:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800074a:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 800074c:	4b43      	ldr	r3, [pc, #268]	@ (800085c <DMA1_Stream3_IRQHandler+0x18c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000754:	2b00      	cmp	r3, #0
 8000756:	d015      	beq.n	8000784 <DMA1_Stream3_IRQHandler+0xb4>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000758:	4b41      	ldr	r3, [pc, #260]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	2204      	movs	r2, #4
 8000760:	4013      	ands	r3, r2
 8000762:	2b00      	cmp	r3, #0
 8000764:	d00e      	beq.n	8000784 <DMA1_Stream3_IRQHandler+0xb4>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000766:	4b3e      	ldr	r3, [pc, #248]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076c:	2b00      	cmp	r3, #0
 800076e:	d009      	beq.n	8000784 <DMA1_Stream3_IRQHandler+0xb4>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000770:	4b3b      	ldr	r3, [pc, #236]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000776:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000778:	4b37      	ldr	r3, [pc, #220]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	4a36      	ldr	r2, [pc, #216]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 800077e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000782:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8000784:	4b35      	ldr	r3, [pc, #212]	@ (800085c <DMA1_Stream3_IRQHandler+0x18c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800078c:	2b00      	cmp	r3, #0
 800078e:	d02d      	beq.n	80007ec <DMA1_Stream3_IRQHandler+0x11c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000790:	4b33      	ldr	r3, [pc, #204]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	69db      	ldr	r3, [r3, #28]
 8000796:	2208      	movs	r2, #8
 8000798:	4013      	ands	r3, r2
 800079a:	2b00      	cmp	r3, #0
 800079c:	d026      	beq.n	80007ec <DMA1_Stream3_IRQHandler+0x11c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800079e:	4b30      	ldr	r3, [pc, #192]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d021      	beq.n	80007ec <DMA1_Stream3_IRQHandler+0x11c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80007a8:	4b2d      	ldr	r3, [pc, #180]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007ae:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 80007b0:	4b29      	ldr	r3, [pc, #164]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	4a28      	ldr	r2, [pc, #160]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 80007b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80007ba:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80007bc:	4b28      	ldr	r3, [pc, #160]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007c2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d110      	bne.n	80007ec <DMA1_Stream3_IRQHandler+0x11c>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80007ca:	4b25      	ldr	r3, [pc, #148]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d004      	beq.n	80007e4 <DMA1_Stream3_IRQHandler+0x114>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80007da:	4b21      	ldr	r3, [pc, #132]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80007e0:	4798      	blx	r3
 80007e2:	e003      	b.n	80007ec <DMA1_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80007e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80007ea:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 80007ec:	4b1b      	ldr	r3, [pc, #108]	@ (800085c <DMA1_Stream3_IRQHandler+0x18c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d02d      	beq.n	8000854 <DMA1_Stream3_IRQHandler+0x184>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80007f8:	4b19      	ldr	r3, [pc, #100]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	2210      	movs	r2, #16
 8000800:	4013      	ands	r3, r2
 8000802:	2b00      	cmp	r3, #0
 8000804:	d026      	beq.n	8000854 <DMA1_Stream3_IRQHandler+0x184>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000806:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080c:	2b00      	cmp	r3, #0
 800080e:	d021      	beq.n	8000854 <DMA1_Stream3_IRQHandler+0x184>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000810:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000816:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8000818:	4b0f      	ldr	r3, [pc, #60]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	4a0e      	ldr	r2, [pc, #56]	@ (8000858 <DMA1_Stream3_IRQHandler+0x188>)
 800081e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000822:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000824:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800082a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800082e:	4293      	cmp	r3, r2
 8000830:	d110      	bne.n	8000854 <DMA1_Stream3_IRQHandler+0x184>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000832:	4b0b      	ldr	r3, [pc, #44]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800083e:	2b00      	cmp	r3, #0
 8000840:	d004      	beq.n	800084c <DMA1_Stream3_IRQHandler+0x17c>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000842:	4b07      	ldr	r3, [pc, #28]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000848:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 800084a:	e003      	b.n	8000854 <DMA1_Stream3_IRQHandler+0x184>
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800084c:	4b04      	ldr	r3, [pc, #16]	@ (8000860 <DMA1_Stream3_IRQHandler+0x190>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000852:	4798      	blx	r3
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40026000 	.word	0x40026000
 800085c:	20000060 	.word	0x20000060
 8000860:	2000002c 	.word	0x2000002c

08000864 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8000868:	4b4f      	ldr	r3, [pc, #316]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	4a4f      	ldr	r2, [pc, #316]	@ (80009ac <DMA1_Stream4_IRQHandler+0x148>)
 800086e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8000870:	4b4e      	ldr	r3, [pc, #312]	@ (80009ac <DMA1_Stream4_IRQHandler+0x148>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f003 0301 	and.w	r3, r3, #1
 8000878:	2b00      	cmp	r3, #0
 800087a:	d00e      	beq.n	800089a <DMA1_Stream4_IRQHandler+0x36>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800087c:	4b4c      	ldr	r3, [pc, #304]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000882:	2b00      	cmp	r3, #0
 8000884:	d009      	beq.n	800089a <DMA1_Stream4_IRQHandler+0x36>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000886:	4b4a      	ldr	r3, [pc, #296]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800088c:	4798      	blx	r3
			DMA1 -> LIFCR |= DMA_HIFCR_CFEIF5;
 800088e:	4b46      	ldr	r3, [pc, #280]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	4a45      	ldr	r2, [pc, #276]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 8000894:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000898:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 800089a:	4b44      	ldr	r3, [pc, #272]	@ (80009ac <DMA1_Stream4_IRQHandler+0x148>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f003 0304 	and.w	r3, r3, #4
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d00e      	beq.n	80008c4 <DMA1_Stream4_IRQHandler+0x60>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80008a6:	4b42      	ldr	r3, [pc, #264]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d009      	beq.n	80008c4 <DMA1_Stream4_IRQHandler+0x60>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80008b0:	4b3f      	ldr	r3, [pc, #252]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b6:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80008b8:	4b3b      	ldr	r3, [pc, #236]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	4a3a      	ldr	r2, [pc, #232]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 80008be:	f043 0304 	orr.w	r3, r3, #4
 80008c2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80008c4:	4b39      	ldr	r3, [pc, #228]	@ (80009ac <DMA1_Stream4_IRQHandler+0x148>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f003 0308 	and.w	r3, r3, #8
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d00e      	beq.n	80008ee <DMA1_Stream4_IRQHandler+0x8a>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80008d0:	4b37      	ldr	r3, [pc, #220]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d009      	beq.n	80008ee <DMA1_Stream4_IRQHandler+0x8a>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80008da:	4b35      	ldr	r3, [pc, #212]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 80008e2:	4b31      	ldr	r3, [pc, #196]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 80008e4:	68db      	ldr	r3, [r3, #12]
 80008e6:	4a30      	ldr	r2, [pc, #192]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 80008e8:	f043 0308 	orr.w	r3, r3, #8
 80008ec:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 80008ee:	4b2f      	ldr	r3, [pc, #188]	@ (80009ac <DMA1_Stream4_IRQHandler+0x148>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f003 0310 	and.w	r3, r3, #16
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d026      	beq.n	8000948 <DMA1_Stream4_IRQHandler+0xe4>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80008fa:	4b2d      	ldr	r3, [pc, #180]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000900:	2b00      	cmp	r3, #0
 8000902:	d021      	beq.n	8000948 <DMA1_Stream4_IRQHandler+0xe4>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000904:	4b2a      	ldr	r3, [pc, #168]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800090a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 800090c:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 8000912:	f043 0310 	orr.w	r3, r3, #16
 8000916:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000918:	4b25      	ldr	r3, [pc, #148]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800091e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000922:	4293      	cmp	r3, r2
 8000924:	d110      	bne.n	8000948 <DMA1_Stream4_IRQHandler+0xe4>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000926:	4b22      	ldr	r3, [pc, #136]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000932:	2b00      	cmp	r3, #0
 8000934:	d004      	beq.n	8000940 <DMA1_Stream4_IRQHandler+0xdc>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000936:	4b1e      	ldr	r3, [pc, #120]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800093c:	4798      	blx	r3
 800093e:	e003      	b.n	8000948 <DMA1_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000940:	4b1b      	ldr	r3, [pc, #108]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000946:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8000948:	4b18      	ldr	r3, [pc, #96]	@ (80009ac <DMA1_Stream4_IRQHandler+0x148>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f003 0320 	and.w	r3, r3, #32
 8000950:	2b00      	cmp	r3, #0
 8000952:	d026      	beq.n	80009a2 <DMA1_Stream4_IRQHandler+0x13e>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000954:	4b16      	ldr	r3, [pc, #88]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	2b00      	cmp	r3, #0
 800095c:	d021      	beq.n	80009a2 <DMA1_Stream4_IRQHandler+0x13e>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800095e:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000964:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 8000968:	68db      	ldr	r3, [r3, #12]
 800096a:	4a0f      	ldr	r2, [pc, #60]	@ (80009a8 <DMA1_Stream4_IRQHandler+0x144>)
 800096c:	f043 0320 	orr.w	r3, r3, #32
 8000970:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000972:	4b0f      	ldr	r3, [pc, #60]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000978:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800097c:	4293      	cmp	r3, r2
 800097e:	d110      	bne.n	80009a2 <DMA1_Stream4_IRQHandler+0x13e>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000980:	4b0b      	ldr	r3, [pc, #44]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800098c:	2b00      	cmp	r3, #0
 800098e:	d004      	beq.n	800099a <DMA1_Stream4_IRQHandler+0x136>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000990:	4b07      	ldr	r3, [pc, #28]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000996:	4798      	blx	r3
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000998:	e003      	b.n	80009a2 <DMA1_Stream4_IRQHandler+0x13e>
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800099a:	4b05      	ldr	r3, [pc, #20]	@ (80009b0 <DMA1_Stream4_IRQHandler+0x14c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80009a0:	4798      	blx	r3
}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40026000 	.word	0x40026000
 80009ac:	20000064 	.word	0x20000064
 80009b0:	20000030 	.word	0x20000030

080009b4 <DMA1_Stream5_IRQHandler>:




void DMA1_Stream5_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 80009b8:	4b4f      	ldr	r3, [pc, #316]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	4a4f      	ldr	r2, [pc, #316]	@ (8000afc <DMA1_Stream5_IRQHandler+0x148>)
 80009be:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80009c0:	4b4e      	ldr	r3, [pc, #312]	@ (8000afc <DMA1_Stream5_IRQHandler+0x148>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00e      	beq.n	80009ea <DMA1_Stream5_IRQHandler+0x36>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80009cc:	4b4c      	ldr	r3, [pc, #304]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d009      	beq.n	80009ea <DMA1_Stream5_IRQHandler+0x36>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80009d6:	4b4a      	ldr	r3, [pc, #296]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009dc:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80009de:	4b46      	ldr	r3, [pc, #280]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 80009e0:	68db      	ldr	r3, [r3, #12]
 80009e2:	4a45      	ldr	r2, [pc, #276]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 80009e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009e8:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80009ea:	4b44      	ldr	r3, [pc, #272]	@ (8000afc <DMA1_Stream5_IRQHandler+0x148>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00e      	beq.n	8000a14 <DMA1_Stream5_IRQHandler+0x60>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80009f6:	4b42      	ldr	r3, [pc, #264]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d009      	beq.n	8000a14 <DMA1_Stream5_IRQHandler+0x60>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000a00:	4b3f      	ldr	r3, [pc, #252]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a06:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8000a08:	4b3b      	ldr	r3, [pc, #236]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000a0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a12:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 8000a14:	4b39      	ldr	r3, [pc, #228]	@ (8000afc <DMA1_Stream5_IRQHandler+0x148>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d00e      	beq.n	8000a3e <DMA1_Stream5_IRQHandler+0x8a>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000a20:	4b37      	ldr	r3, [pc, #220]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d009      	beq.n	8000a3e <DMA1_Stream5_IRQHandler+0x8a>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000a2a:	4b35      	ldr	r3, [pc, #212]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a30:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8000a32:	4b31      	ldr	r3, [pc, #196]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	4a30      	ldr	r2, [pc, #192]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000a38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a3c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 8000a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000afc <DMA1_Stream5_IRQHandler+0x148>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d026      	beq.n	8000a98 <DMA1_Stream5_IRQHandler+0xe4>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d021      	beq.n	8000a98 <DMA1_Stream5_IRQHandler+0xe4>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000a54:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a5a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8000a5c:	4b26      	ldr	r3, [pc, #152]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	4a25      	ldr	r2, [pc, #148]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a66:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000a68:	4b25      	ldr	r3, [pc, #148]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a6e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d110      	bne.n	8000a98 <DMA1_Stream5_IRQHandler+0xe4>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000a76:	4b22      	ldr	r3, [pc, #136]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d004      	beq.n	8000a90 <DMA1_Stream5_IRQHandler+0xdc>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000a86:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000a8c:	4798      	blx	r3
 8000a8e:	e003      	b.n	8000a98 <DMA1_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000a90:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a96:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <DMA1_Stream5_IRQHandler+0x148>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d026      	beq.n	8000af2 <DMA1_Stream5_IRQHandler+0x13e>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000aa4:	4b16      	ldr	r3, [pc, #88]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d021      	beq.n	8000af2 <DMA1_Stream5_IRQHandler+0x13e>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000aae:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ab4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000ab8:	68db      	ldr	r3, [r3, #12]
 8000aba:	4a0f      	ldr	r2, [pc, #60]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x144>)
 8000abc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ac0:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ac8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d110      	bne.n	8000af2 <DMA1_Stream5_IRQHandler+0x13e>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d004      	beq.n	8000aea <DMA1_Stream5_IRQHandler+0x136>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000ae0:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ae6:	4798      	blx	r3
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000ae8:	e003      	b.n	8000af2 <DMA1_Stream5_IRQHandler+0x13e>
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000aea:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <DMA1_Stream5_IRQHandler+0x14c>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000af0:	4798      	blx	r3
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40026000 	.word	0x40026000
 8000afc:	20000064 	.word	0x20000064
 8000b00:	20000034 	.word	0x20000034

08000b04 <DMA1_Stream6_IRQHandler>:



void DMA1_Stream6_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8000b08:	4b4f      	ldr	r3, [pc, #316]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	4a4f      	ldr	r2, [pc, #316]	@ (8000c4c <DMA1_Stream6_IRQHandler+0x148>)
 8000b0e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8000b10:	4b4e      	ldr	r3, [pc, #312]	@ (8000c4c <DMA1_Stream6_IRQHandler+0x148>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d00e      	beq.n	8000b3a <DMA1_Stream6_IRQHandler+0x36>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d009      	beq.n	8000b3a <DMA1_Stream6_IRQHandler+0x36>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000b26:	4b4a      	ldr	r3, [pc, #296]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b2c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000b2e:	4b46      	ldr	r3, [pc, #280]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	4a45      	ldr	r2, [pc, #276]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b38:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 8000b3a:	4b44      	ldr	r3, [pc, #272]	@ (8000c4c <DMA1_Stream6_IRQHandler+0x148>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d00e      	beq.n	8000b64 <DMA1_Stream6_IRQHandler+0x60>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000b46:	4b42      	ldr	r3, [pc, #264]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d009      	beq.n	8000b64 <DMA1_Stream6_IRQHandler+0x60>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000b50:	4b3f      	ldr	r3, [pc, #252]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b56:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000b58:	4b3b      	ldr	r3, [pc, #236]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b62:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 8000b64:	4b39      	ldr	r3, [pc, #228]	@ (8000c4c <DMA1_Stream6_IRQHandler+0x148>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d00e      	beq.n	8000b8e <DMA1_Stream6_IRQHandler+0x8a>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000b70:	4b37      	ldr	r3, [pc, #220]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d009      	beq.n	8000b8e <DMA1_Stream6_IRQHandler+0x8a>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000b7a:	4b35      	ldr	r3, [pc, #212]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b80:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000b82:	4b31      	ldr	r3, [pc, #196]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	4a30      	ldr	r2, [pc, #192]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000b88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000b8c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 8000b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8000c4c <DMA1_Stream6_IRQHandler+0x148>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d026      	beq.n	8000be8 <DMA1_Stream6_IRQHandler+0xe4>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d021      	beq.n	8000be8 <DMA1_Stream6_IRQHandler+0xe4>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000baa:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000bac:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	4a25      	ldr	r2, [pc, #148]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000bb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000bb6:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000bb8:	4b25      	ldr	r3, [pc, #148]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bbe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d110      	bne.n	8000be8 <DMA1_Stream6_IRQHandler+0xe4>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000bc6:	4b22      	ldr	r3, [pc, #136]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d004      	beq.n	8000be0 <DMA1_Stream6_IRQHandler+0xdc>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000bdc:	4798      	blx	r3
 8000bde:	e003      	b.n	8000be8 <DMA1_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000be0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000be6:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 8000be8:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <DMA1_Stream6_IRQHandler+0x148>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d026      	beq.n	8000c42 <DMA1_Stream6_IRQHandler+0x13e>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000bf4:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d021      	beq.n	8000c42 <DMA1_Stream6_IRQHandler+0x13e>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000bfe:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c04:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000c06:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c48 <DMA1_Stream6_IRQHandler+0x144>)
 8000c0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c10:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c18:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d110      	bne.n	8000c42 <DMA1_Stream6_IRQHandler+0x13e>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000c20:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d004      	beq.n	8000c3a <DMA1_Stream6_IRQHandler+0x136>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000c36:	4798      	blx	r3
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000c38:	e003      	b.n	8000c42 <DMA1_Stream6_IRQHandler+0x13e>
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000c3a:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <DMA1_Stream6_IRQHandler+0x14c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c40:	4798      	blx	r3
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40026000 	.word	0x40026000
 8000c4c:	20000064 	.word	0x20000064
 8000c50:	20000038 	.word	0x20000038

08000c54 <DMA1_Stream7_IRQHandler>:


void DMA1_Stream7_IRQHandler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8000c58:	4b4f      	ldr	r3, [pc, #316]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	4a4f      	ldr	r2, [pc, #316]	@ (8000d9c <DMA1_Stream7_IRQHandler+0x148>)
 8000c5e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8000c60:	4b4e      	ldr	r3, [pc, #312]	@ (8000d9c <DMA1_Stream7_IRQHandler+0x148>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d00e      	beq.n	8000c8a <DMA1_Stream7_IRQHandler+0x36>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d009      	beq.n	8000c8a <DMA1_Stream7_IRQHandler+0x36>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000c76:	4b4a      	ldr	r3, [pc, #296]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c7c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000c7e:	4b46      	ldr	r3, [pc, #280]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	4a45      	ldr	r2, [pc, #276]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000c84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c88:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8000c8a:	4b44      	ldr	r3, [pc, #272]	@ (8000d9c <DMA1_Stream7_IRQHandler+0x148>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d00e      	beq.n	8000cb4 <DMA1_Stream7_IRQHandler+0x60>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000c96:	4b42      	ldr	r3, [pc, #264]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d009      	beq.n	8000cb4 <DMA1_Stream7_IRQHandler+0x60>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	4a3a      	ldr	r2, [pc, #232]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cb2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 8000cb4:	4b39      	ldr	r3, [pc, #228]	@ (8000d9c <DMA1_Stream7_IRQHandler+0x148>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d00e      	beq.n	8000cde <DMA1_Stream7_IRQHandler+0x8a>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000cc0:	4b37      	ldr	r3, [pc, #220]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d009      	beq.n	8000cde <DMA1_Stream7_IRQHandler+0x8a>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000cca:	4b35      	ldr	r3, [pc, #212]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000cd2:	4b31      	ldr	r3, [pc, #196]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	4a30      	ldr	r2, [pc, #192]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000cd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cdc:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 8000cde:	4b2f      	ldr	r3, [pc, #188]	@ (8000d9c <DMA1_Stream7_IRQHandler+0x148>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d026      	beq.n	8000d38 <DMA1_Stream7_IRQHandler+0xe4>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000cea:	4b2d      	ldr	r3, [pc, #180]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d021      	beq.n	8000d38 <DMA1_Stream7_IRQHandler+0xe4>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cfa:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000cfc:	4b26      	ldr	r3, [pc, #152]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	4a25      	ldr	r2, [pc, #148]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000d02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d06:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000d08:	4b25      	ldr	r3, [pc, #148]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d0e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d110      	bne.n	8000d38 <DMA1_Stream7_IRQHandler+0xe4>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000d16:	4b22      	ldr	r3, [pc, #136]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d004      	beq.n	8000d30 <DMA1_Stream7_IRQHandler+0xdc>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000d26:	4b1e      	ldr	r3, [pc, #120]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d2c:	4798      	blx	r3
 8000d2e:	e003      	b.n	8000d38 <DMA1_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000d30:	4b1b      	ldr	r3, [pc, #108]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d36:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8000d38:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <DMA1_Stream7_IRQHandler+0x148>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d026      	beq.n	8000d92 <DMA1_Stream7_IRQHandler+0x13e>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000d44:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d021      	beq.n	8000d92 <DMA1_Stream7_IRQHandler+0x13e>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000d4e:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d54:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000d56:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d98 <DMA1_Stream7_IRQHandler+0x144>)
 8000d5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000d60:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d68:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d110      	bne.n	8000d92 <DMA1_Stream7_IRQHandler+0x13e>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000d70:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d004      	beq.n	8000d8a <DMA1_Stream7_IRQHandler+0x136>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d86:	4798      	blx	r3
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000d88:	e003      	b.n	8000d92 <DMA1_Stream7_IRQHandler+0x13e>
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000d8a:	4b05      	ldr	r3, [pc, #20]	@ (8000da0 <DMA1_Stream7_IRQHandler+0x14c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d90:	4798      	blx	r3
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40026000 	.word	0x40026000
 8000d9c:	20000064 	.word	0x20000064
 8000da0:	2000003c 	.word	0x2000003c

08000da4 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8000da8:	4b60      	ldr	r3, [pc, #384]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a60      	ldr	r2, [pc, #384]	@ (8000f30 <DMA2_Stream0_IRQHandler+0x18c>)
 8000dae:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8000db0:	4b5f      	ldr	r3, [pc, #380]	@ (8000f30 <DMA2_Stream0_IRQHandler+0x18c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d015      	beq.n	8000de8 <DMA2_Stream0_IRQHandler+0x44>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000dbc:	4b5d      	ldr	r3, [pc, #372]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	2280      	movs	r2, #128	@ 0x80
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d00e      	beq.n	8000de8 <DMA2_Stream0_IRQHandler+0x44>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000dca:	4b5a      	ldr	r3, [pc, #360]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d009      	beq.n	8000de8 <DMA2_Stream0_IRQHandler+0x44>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000dd4:	4b57      	ldr	r3, [pc, #348]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000dda:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8000ddc:	4b53      	ldr	r3, [pc, #332]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	4a52      	ldr	r2, [pc, #328]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8000de8:	4b51      	ldr	r3, [pc, #324]	@ (8000f30 <DMA2_Stream0_IRQHandler+0x18c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d015      	beq.n	8000e20 <DMA2_Stream0_IRQHandler+0x7c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000df4:	4b4f      	ldr	r3, [pc, #316]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d00e      	beq.n	8000e20 <DMA2_Stream0_IRQHandler+0x7c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000e02:	4b4c      	ldr	r3, [pc, #304]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d009      	beq.n	8000e20 <DMA2_Stream0_IRQHandler+0x7c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000e0c:	4b49      	ldr	r3, [pc, #292]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e12:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000e14:	4b45      	ldr	r3, [pc, #276]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	4a44      	ldr	r2, [pc, #272]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000e1a:	f043 0304 	orr.w	r3, r3, #4
 8000e1e:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8000e20:	4b43      	ldr	r3, [pc, #268]	@ (8000f30 <DMA2_Stream0_IRQHandler+0x18c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0308 	and.w	r3, r3, #8
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d015      	beq.n	8000e58 <DMA2_Stream0_IRQHandler+0xb4>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000e2c:	4b41      	ldr	r3, [pc, #260]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	2204      	movs	r2, #4
 8000e34:	4013      	ands	r3, r2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d00e      	beq.n	8000e58 <DMA2_Stream0_IRQHandler+0xb4>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d009      	beq.n	8000e58 <DMA2_Stream0_IRQHandler+0xb4>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000e44:	4b3b      	ldr	r3, [pc, #236]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4a:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8000e4c:	4b37      	ldr	r3, [pc, #220]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	4a36      	ldr	r2, [pc, #216]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000e52:	f043 0308 	orr.w	r3, r3, #8
 8000e56:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 8000e58:	4b35      	ldr	r3, [pc, #212]	@ (8000f30 <DMA2_Stream0_IRQHandler+0x18c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 0310 	and.w	r3, r3, #16
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d02d      	beq.n	8000ec0 <DMA2_Stream0_IRQHandler+0x11c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000e64:	4b33      	ldr	r3, [pc, #204]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	69db      	ldr	r3, [r3, #28]
 8000e6a:	2208      	movs	r2, #8
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d026      	beq.n	8000ec0 <DMA2_Stream0_IRQHandler+0x11c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000e72:	4b30      	ldr	r3, [pc, #192]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d021      	beq.n	8000ec0 <DMA2_Stream0_IRQHandler+0x11c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e82:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000e84:	4b29      	ldr	r3, [pc, #164]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	4a28      	ldr	r2, [pc, #160]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000e8a:	f043 0310 	orr.w	r3, r3, #16
 8000e8e:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000e90:	4b28      	ldr	r3, [pc, #160]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e96:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d110      	bne.n	8000ec0 <DMA2_Stream0_IRQHandler+0x11c>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000e9e:	4b25      	ldr	r3, [pc, #148]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d004      	beq.n	8000eb8 <DMA2_Stream0_IRQHandler+0x114>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000eae:	4b21      	ldr	r3, [pc, #132]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000eb4:	4798      	blx	r3
 8000eb6:	e003      	b.n	8000ec0 <DMA2_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ebe:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8000ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f30 <DMA2_Stream0_IRQHandler+0x18c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 0320 	and.w	r3, r3, #32
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d02d      	beq.n	8000f28 <DMA2_Stream0_IRQHandler+0x184>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8000ecc:	4b19      	ldr	r3, [pc, #100]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	69db      	ldr	r3, [r3, #28]
 8000ed2:	2210      	movs	r2, #16
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d026      	beq.n	8000f28 <DMA2_Stream0_IRQHandler+0x184>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000eda:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d021      	beq.n	8000f28 <DMA2_Stream0_IRQHandler+0x184>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000ee4:	4b13      	ldr	r3, [pc, #76]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eea:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	@ (8000f2c <DMA2_Stream0_IRQHandler+0x188>)
 8000ef2:	f043 0320 	orr.w	r3, r3, #32
 8000ef6:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000ef8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000efe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d110      	bne.n	8000f28 <DMA2_Stream0_IRQHandler+0x184>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000f06:	4b0b      	ldr	r3, [pc, #44]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d004      	beq.n	8000f20 <DMA2_Stream0_IRQHandler+0x17c>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000f16:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f1c:	4798      	blx	r3
				}
			}
		}

	}
}
 8000f1e:	e003      	b.n	8000f28 <DMA2_Stream0_IRQHandler+0x184>
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000f20:	4b04      	ldr	r3, [pc, #16]	@ (8000f34 <DMA2_Stream0_IRQHandler+0x190>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f26:	4798      	blx	r3
}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40026400 	.word	0x40026400
 8000f30:	20000060 	.word	0x20000060
 8000f34:	20000040 	.word	0x20000040

08000f38 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8000f3c:	4b4f      	ldr	r3, [pc, #316]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a4f      	ldr	r2, [pc, #316]	@ (8001080 <DMA2_Stream1_IRQHandler+0x148>)
 8000f42:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8000f44:	4b4e      	ldr	r3, [pc, #312]	@ (8001080 <DMA2_Stream1_IRQHandler+0x148>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d00e      	beq.n	8000f6e <DMA2_Stream1_IRQHandler+0x36>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000f50:	4b4c      	ldr	r3, [pc, #304]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d009      	beq.n	8000f6e <DMA2_Stream1_IRQHandler+0x36>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f60:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8000f62:	4b46      	ldr	r3, [pc, #280]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	4a45      	ldr	r2, [pc, #276]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6c:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 8000f6e:	4b44      	ldr	r3, [pc, #272]	@ (8001080 <DMA2_Stream1_IRQHandler+0x148>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00e      	beq.n	8000f98 <DMA2_Stream1_IRQHandler+0x60>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000f7a:	4b42      	ldr	r3, [pc, #264]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d009      	beq.n	8000f98 <DMA2_Stream1_IRQHandler+0x60>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000f84:	4b3f      	ldr	r3, [pc, #252]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	4a3a      	ldr	r2, [pc, #232]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000f92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f96:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8000f98:	4b39      	ldr	r3, [pc, #228]	@ (8001080 <DMA2_Stream1_IRQHandler+0x148>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d00e      	beq.n	8000fc2 <DMA2_Stream1_IRQHandler+0x8a>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000fa4:	4b37      	ldr	r3, [pc, #220]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d009      	beq.n	8000fc2 <DMA2_Stream1_IRQHandler+0x8a>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000fae:	4b35      	ldr	r3, [pc, #212]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb4:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000fb6:	4b31      	ldr	r3, [pc, #196]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	4a30      	ldr	r2, [pc, #192]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000fbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fc0:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 8000fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8001080 <DMA2_Stream1_IRQHandler+0x148>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d026      	beq.n	800101c <DMA2_Stream1_IRQHandler+0xe4>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000fce:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d021      	beq.n	800101c <DMA2_Stream1_IRQHandler+0xe4>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fde:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000fe0:	4b26      	ldr	r3, [pc, #152]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	4a25      	ldr	r2, [pc, #148]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8000fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fea:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ff2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d110      	bne.n	800101c <DMA2_Stream1_IRQHandler+0xe4>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000ffa:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d004      	beq.n	8001014 <DMA2_Stream1_IRQHandler+0xdc>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001010:	4798      	blx	r3
 8001012:	e003      	b.n	800101c <DMA2_Stream1_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800101a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 800101c:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <DMA2_Stream1_IRQHandler+0x148>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001024:	2b00      	cmp	r3, #0
 8001026:	d026      	beq.n	8001076 <DMA2_Stream1_IRQHandler+0x13e>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102e:	2b00      	cmp	r3, #0
 8001030:	d021      	beq.n	8001076 <DMA2_Stream1_IRQHandler+0x13e>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001032:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001038:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 800103a:	4b10      	ldr	r3, [pc, #64]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	4a0f      	ldr	r2, [pc, #60]	@ (800107c <DMA2_Stream1_IRQHandler+0x144>)
 8001040:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001044:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001046:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800104c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001050:	4293      	cmp	r3, r2
 8001052:	d110      	bne.n	8001076 <DMA2_Stream1_IRQHandler+0x13e>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001054:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d004      	beq.n	800106e <DMA2_Stream1_IRQHandler+0x136>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800106a:	4798      	blx	r3
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 800106c:	e003      	b.n	8001076 <DMA2_Stream1_IRQHandler+0x13e>
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800106e:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <DMA2_Stream1_IRQHandler+0x14c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001074:	4798      	blx	r3
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40026400 	.word	0x40026400
 8001080:	20000060 	.word	0x20000060
 8001084:	20000044 	.word	0x20000044

08001088 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 800108c:	4b4f      	ldr	r3, [pc, #316]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a4f      	ldr	r2, [pc, #316]	@ (80011d0 <DMA2_Stream2_IRQHandler+0x148>)
 8001092:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8001094:	4b4e      	ldr	r3, [pc, #312]	@ (80011d0 <DMA2_Stream2_IRQHandler+0x148>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d00e      	beq.n	80010be <DMA2_Stream2_IRQHandler+0x36>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80010a0:	4b4c      	ldr	r3, [pc, #304]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d009      	beq.n	80010be <DMA2_Stream2_IRQHandler+0x36>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80010aa:	4b4a      	ldr	r3, [pc, #296]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010b0:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 80010b2:	4b46      	ldr	r3, [pc, #280]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	4a45      	ldr	r2, [pc, #276]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 80010b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010bc:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 80010be:	4b44      	ldr	r3, [pc, #272]	@ (80011d0 <DMA2_Stream2_IRQHandler+0x148>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00e      	beq.n	80010e8 <DMA2_Stream2_IRQHandler+0x60>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80010ca:	4b42      	ldr	r3, [pc, #264]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d009      	beq.n	80010e8 <DMA2_Stream2_IRQHandler+0x60>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80010d4:	4b3f      	ldr	r3, [pc, #252]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010da:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 80010dc:	4b3b      	ldr	r3, [pc, #236]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	4a3a      	ldr	r2, [pc, #232]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 80010e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010e6:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 80010e8:	4b39      	ldr	r3, [pc, #228]	@ (80011d0 <DMA2_Stream2_IRQHandler+0x148>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00e      	beq.n	8001112 <DMA2_Stream2_IRQHandler+0x8a>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80010f4:	4b37      	ldr	r3, [pc, #220]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d009      	beq.n	8001112 <DMA2_Stream2_IRQHandler+0x8a>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80010fe:	4b35      	ldr	r3, [pc, #212]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001104:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8001106:	4b31      	ldr	r3, [pc, #196]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	4a30      	ldr	r2, [pc, #192]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 800110c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001110:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 8001112:	4b2f      	ldr	r3, [pc, #188]	@ (80011d0 <DMA2_Stream2_IRQHandler+0x148>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d026      	beq.n	800116c <DMA2_Stream2_IRQHandler+0xe4>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800111e:	4b2d      	ldr	r3, [pc, #180]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001124:	2b00      	cmp	r3, #0
 8001126:	d021      	beq.n	800116c <DMA2_Stream2_IRQHandler+0xe4>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001128:	4b2a      	ldr	r3, [pc, #168]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800112e:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8001130:	4b26      	ldr	r3, [pc, #152]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	4a25      	ldr	r2, [pc, #148]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 8001136:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800113a:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800113c:	4b25      	ldr	r3, [pc, #148]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001142:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001146:	4293      	cmp	r3, r2
 8001148:	d110      	bne.n	800116c <DMA2_Stream2_IRQHandler+0xe4>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800114a:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <DMA2_Stream2_IRQHandler+0xdc>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800115a:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001160:	4798      	blx	r3
 8001162:	e003      	b.n	800116c <DMA2_Stream2_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001164:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800116a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 800116c:	4b18      	ldr	r3, [pc, #96]	@ (80011d0 <DMA2_Stream2_IRQHandler+0x148>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d026      	beq.n	80011c6 <DMA2_Stream2_IRQHandler+0x13e>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001178:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	2b00      	cmp	r3, #0
 8001180:	d021      	beq.n	80011c6 <DMA2_Stream2_IRQHandler+0x13e>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001182:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001188:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 800118a:	4b10      	ldr	r3, [pc, #64]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	4a0f      	ldr	r2, [pc, #60]	@ (80011cc <DMA2_Stream2_IRQHandler+0x144>)
 8001190:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001194:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800119c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d110      	bne.n	80011c6 <DMA2_Stream2_IRQHandler+0x13e>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d004      	beq.n	80011be <DMA2_Stream2_IRQHandler+0x136>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80011b4:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011ba:	4798      	blx	r3
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80011bc:	e003      	b.n	80011c6 <DMA2_Stream2_IRQHandler+0x13e>
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <DMA2_Stream2_IRQHandler+0x14c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011c4:	4798      	blx	r3
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40026400 	.word	0x40026400
 80011d0:	20000060 	.word	0x20000060
 80011d4:	20000048 	.word	0x20000048

080011d8 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 80011dc:	4b60      	ldr	r3, [pc, #384]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a60      	ldr	r2, [pc, #384]	@ (8001364 <DMA2_Stream3_IRQHandler+0x18c>)
 80011e2:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 80011e4:	4b5f      	ldr	r3, [pc, #380]	@ (8001364 <DMA2_Stream3_IRQHandler+0x18c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d015      	beq.n	800121c <DMA2_Stream3_IRQHandler+0x44>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80011f0:	4b5d      	ldr	r3, [pc, #372]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	2280      	movs	r2, #128	@ 0x80
 80011f8:	4013      	ands	r3, r2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d00e      	beq.n	800121c <DMA2_Stream3_IRQHandler+0x44>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80011fe:	4b5a      	ldr	r3, [pc, #360]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001204:	2b00      	cmp	r3, #0
 8001206:	d009      	beq.n	800121c <DMA2_Stream3_IRQHandler+0x44>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001208:	4b57      	ldr	r3, [pc, #348]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800120e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8001210:	4b53      	ldr	r3, [pc, #332]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	4a52      	ldr	r2, [pc, #328]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 8001216:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800121a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 800121c:	4b51      	ldr	r3, [pc, #324]	@ (8001364 <DMA2_Stream3_IRQHandler+0x18c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d015      	beq.n	8001254 <DMA2_Stream3_IRQHandler+0x7c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001228:	4b4f      	ldr	r3, [pc, #316]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	2202      	movs	r2, #2
 8001230:	4013      	ands	r3, r2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00e      	beq.n	8001254 <DMA2_Stream3_IRQHandler+0x7c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001236:	4b4c      	ldr	r3, [pc, #304]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123c:	2b00      	cmp	r3, #0
 800123e:	d009      	beq.n	8001254 <DMA2_Stream3_IRQHandler+0x7c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001240:	4b49      	ldr	r3, [pc, #292]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001246:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8001248:	4b45      	ldr	r3, [pc, #276]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	4a44      	ldr	r2, [pc, #272]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 800124e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001252:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8001254:	4b43      	ldr	r3, [pc, #268]	@ (8001364 <DMA2_Stream3_IRQHandler+0x18c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d015      	beq.n	800128c <DMA2_Stream3_IRQHandler+0xb4>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001260:	4b41      	ldr	r3, [pc, #260]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	2204      	movs	r2, #4
 8001268:	4013      	ands	r3, r2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00e      	beq.n	800128c <DMA2_Stream3_IRQHandler+0xb4>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800126e:	4b3e      	ldr	r3, [pc, #248]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001274:	2b00      	cmp	r3, #0
 8001276:	d009      	beq.n	800128c <DMA2_Stream3_IRQHandler+0xb4>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001278:	4b3b      	ldr	r3, [pc, #236]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8001280:	4b37      	ldr	r3, [pc, #220]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	4a36      	ldr	r2, [pc, #216]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 8001286:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800128a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 800128c:	4b35      	ldr	r3, [pc, #212]	@ (8001364 <DMA2_Stream3_IRQHandler+0x18c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d02d      	beq.n	80012f4 <DMA2_Stream3_IRQHandler+0x11c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001298:	4b33      	ldr	r3, [pc, #204]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	2208      	movs	r2, #8
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d026      	beq.n	80012f4 <DMA2_Stream3_IRQHandler+0x11c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80012a6:	4b30      	ldr	r3, [pc, #192]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d021      	beq.n	80012f4 <DMA2_Stream3_IRQHandler+0x11c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80012b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012b6:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 80012b8:	4b29      	ldr	r3, [pc, #164]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	4a28      	ldr	r2, [pc, #160]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 80012be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80012c2:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80012c4:	4b28      	ldr	r3, [pc, #160]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012ca:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d110      	bne.n	80012f4 <DMA2_Stream3_IRQHandler+0x11c>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80012d2:	4b25      	ldr	r3, [pc, #148]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d004      	beq.n	80012ec <DMA2_Stream3_IRQHandler+0x114>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80012e2:	4b21      	ldr	r3, [pc, #132]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012e8:	4798      	blx	r3
 80012ea:	e003      	b.n	80012f4 <DMA2_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80012ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012f2:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 80012f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <DMA2_Stream3_IRQHandler+0x18c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d02d      	beq.n	800135c <DMA2_Stream3_IRQHandler+0x184>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	2210      	movs	r2, #16
 8001308:	4013      	ands	r3, r2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d026      	beq.n	800135c <DMA2_Stream3_IRQHandler+0x184>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001314:	2b00      	cmp	r3, #0
 8001316:	d021      	beq.n	800135c <DMA2_Stream3_IRQHandler+0x184>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8001320:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	4a0e      	ldr	r2, [pc, #56]	@ (8001360 <DMA2_Stream3_IRQHandler+0x188>)
 8001326:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800132a:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800132c:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001332:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001336:	4293      	cmp	r3, r2
 8001338:	d110      	bne.n	800135c <DMA2_Stream3_IRQHandler+0x184>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800133a:	4b0b      	ldr	r3, [pc, #44]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d004      	beq.n	8001354 <DMA2_Stream3_IRQHandler+0x17c>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800134a:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001350:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8001352:	e003      	b.n	800135c <DMA2_Stream3_IRQHandler+0x184>
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001354:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <DMA2_Stream3_IRQHandler+0x190>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800135a:	4798      	blx	r3
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40026400 	.word	0x40026400
 8001364:	20000060 	.word	0x20000060
 8001368:	2000004c 	.word	0x2000004c

0800136c <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8001370:	4b4f      	ldr	r3, [pc, #316]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	4a4f      	ldr	r2, [pc, #316]	@ (80014b4 <DMA2_Stream4_IRQHandler+0x148>)
 8001376:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8001378:	4b4e      	ldr	r3, [pc, #312]	@ (80014b4 <DMA2_Stream4_IRQHandler+0x148>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	2b00      	cmp	r3, #0
 8001382:	d00e      	beq.n	80013a2 <DMA2_Stream4_IRQHandler+0x36>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001384:	4b4c      	ldr	r3, [pc, #304]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800138a:	2b00      	cmp	r3, #0
 800138c:	d009      	beq.n	80013a2 <DMA2_Stream4_IRQHandler+0x36>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800138e:	4b4a      	ldr	r3, [pc, #296]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001394:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_HIFCR_CFEIF5;
 8001396:	4b46      	ldr	r3, [pc, #280]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	4a45      	ldr	r2, [pc, #276]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 800139c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013a0:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 80013a2:	4b44      	ldr	r3, [pc, #272]	@ (80014b4 <DMA2_Stream4_IRQHandler+0x148>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00e      	beq.n	80013cc <DMA2_Stream4_IRQHandler+0x60>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80013ae:	4b42      	ldr	r3, [pc, #264]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d009      	beq.n	80013cc <DMA2_Stream4_IRQHandler+0x60>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80013b8:	4b3f      	ldr	r3, [pc, #252]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80013c0:	4b3b      	ldr	r3, [pc, #236]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a3a      	ldr	r2, [pc, #232]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 80013c6:	f043 0304 	orr.w	r3, r3, #4
 80013ca:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80013cc:	4b39      	ldr	r3, [pc, #228]	@ (80014b4 <DMA2_Stream4_IRQHandler+0x148>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d00e      	beq.n	80013f6 <DMA2_Stream4_IRQHandler+0x8a>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80013d8:	4b37      	ldr	r3, [pc, #220]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d009      	beq.n	80013f6 <DMA2_Stream4_IRQHandler+0x8a>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80013e2:	4b35      	ldr	r3, [pc, #212]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 80013ea:	4b31      	ldr	r3, [pc, #196]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	4a30      	ldr	r2, [pc, #192]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 80013f0:	f043 0308 	orr.w	r3, r3, #8
 80013f4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 80013f6:	4b2f      	ldr	r3, [pc, #188]	@ (80014b4 <DMA2_Stream4_IRQHandler+0x148>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0310 	and.w	r3, r3, #16
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d026      	beq.n	8001450 <DMA2_Stream4_IRQHandler+0xe4>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001402:	4b2d      	ldr	r3, [pc, #180]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001408:	2b00      	cmp	r3, #0
 800140a:	d021      	beq.n	8001450 <DMA2_Stream4_IRQHandler+0xe4>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800140c:	4b2a      	ldr	r3, [pc, #168]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001412:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8001414:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	4a25      	ldr	r2, [pc, #148]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 800141a:	f043 0310 	orr.w	r3, r3, #16
 800141e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001420:	4b25      	ldr	r3, [pc, #148]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001426:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800142a:	4293      	cmp	r3, r2
 800142c:	d110      	bne.n	8001450 <DMA2_Stream4_IRQHandler+0xe4>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800142e:	4b22      	ldr	r3, [pc, #136]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d004      	beq.n	8001448 <DMA2_Stream4_IRQHandler+0xdc>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800143e:	4b1e      	ldr	r3, [pc, #120]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001444:	4798      	blx	r3
 8001446:	e003      	b.n	8001450 <DMA2_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001448:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800144e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8001450:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <DMA2_Stream4_IRQHandler+0x148>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0320 	and.w	r3, r3, #32
 8001458:	2b00      	cmp	r3, #0
 800145a:	d026      	beq.n	80014aa <DMA2_Stream4_IRQHandler+0x13e>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800145c:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	2b00      	cmp	r3, #0
 8001464:	d021      	beq.n	80014aa <DMA2_Stream4_IRQHandler+0x13e>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001466:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800146c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	4a0f      	ldr	r2, [pc, #60]	@ (80014b0 <DMA2_Stream4_IRQHandler+0x144>)
 8001474:	f043 0320 	orr.w	r3, r3, #32
 8001478:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800147a:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001480:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001484:	4293      	cmp	r3, r2
 8001486:	d110      	bne.n	80014aa <DMA2_Stream4_IRQHandler+0x13e>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001488:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d004      	beq.n	80014a2 <DMA2_Stream4_IRQHandler+0x136>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001498:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800149e:	4798      	blx	r3
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80014a0:	e003      	b.n	80014aa <DMA2_Stream4_IRQHandler+0x13e>
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80014a2:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <DMA2_Stream4_IRQHandler+0x14c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014a8:	4798      	blx	r3
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40026400 	.word	0x40026400
 80014b4:	20000064 	.word	0x20000064
 80014b8:	20000050 	.word	0x20000050

080014bc <DMA2_Stream5_IRQHandler>:




void DMA2_Stream5_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 80014c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001604 <DMA2_Stream5_IRQHandler+0x148>)
 80014c6:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80014c8:	4b4e      	ldr	r3, [pc, #312]	@ (8001604 <DMA2_Stream5_IRQHandler+0x148>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00e      	beq.n	80014f2 <DMA2_Stream5_IRQHandler+0x36>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80014d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d009      	beq.n	80014f2 <DMA2_Stream5_IRQHandler+0x36>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80014de:	4b4a      	ldr	r3, [pc, #296]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014e4:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80014e6:	4b46      	ldr	r3, [pc, #280]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	4a45      	ldr	r2, [pc, #276]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 80014ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014f0:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80014f2:	4b44      	ldr	r3, [pc, #272]	@ (8001604 <DMA2_Stream5_IRQHandler+0x148>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00e      	beq.n	800151c <DMA2_Stream5_IRQHandler+0x60>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80014fe:	4b42      	ldr	r3, [pc, #264]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001504:	2b00      	cmp	r3, #0
 8001506:	d009      	beq.n	800151c <DMA2_Stream5_IRQHandler+0x60>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001508:	4b3f      	ldr	r3, [pc, #252]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8001510:	4b3b      	ldr	r3, [pc, #236]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	4a3a      	ldr	r2, [pc, #232]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 8001516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800151a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 800151c:	4b39      	ldr	r3, [pc, #228]	@ (8001604 <DMA2_Stream5_IRQHandler+0x148>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001524:	2b00      	cmp	r3, #0
 8001526:	d00e      	beq.n	8001546 <DMA2_Stream5_IRQHandler+0x8a>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001528:	4b37      	ldr	r3, [pc, #220]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152e:	2b00      	cmp	r3, #0
 8001530:	d009      	beq.n	8001546 <DMA2_Stream5_IRQHandler+0x8a>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001532:	4b35      	ldr	r3, [pc, #212]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001538:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 800153a:	4b31      	ldr	r3, [pc, #196]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	4a30      	ldr	r2, [pc, #192]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 8001540:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001544:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 8001546:	4b2f      	ldr	r3, [pc, #188]	@ (8001604 <DMA2_Stream5_IRQHandler+0x148>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800154e:	2b00      	cmp	r3, #0
 8001550:	d026      	beq.n	80015a0 <DMA2_Stream5_IRQHandler+0xe4>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001552:	4b2d      	ldr	r3, [pc, #180]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001558:	2b00      	cmp	r3, #0
 800155a:	d021      	beq.n	80015a0 <DMA2_Stream5_IRQHandler+0xe4>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800155c:	4b2a      	ldr	r3, [pc, #168]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001562:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8001564:	4b26      	ldr	r3, [pc, #152]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	4a25      	ldr	r2, [pc, #148]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 800156a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800156e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001570:	4b25      	ldr	r3, [pc, #148]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001576:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800157a:	4293      	cmp	r3, r2
 800157c:	d110      	bne.n	80015a0 <DMA2_Stream5_IRQHandler+0xe4>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800157e:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d004      	beq.n	8001598 <DMA2_Stream5_IRQHandler+0xdc>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800158e:	4b1e      	ldr	r3, [pc, #120]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001594:	4798      	blx	r3
 8001596:	e003      	b.n	80015a0 <DMA2_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001598:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800159e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 80015a0:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <DMA2_Stream5_IRQHandler+0x148>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d026      	beq.n	80015fa <DMA2_Stream5_IRQHandler+0x13e>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80015ac:	4b16      	ldr	r3, [pc, #88]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d021      	beq.n	80015fa <DMA2_Stream5_IRQHandler+0x13e>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80015b6:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015bc:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80015be:	4b10      	ldr	r3, [pc, #64]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001600 <DMA2_Stream5_IRQHandler+0x144>)
 80015c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015c8:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80015ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015d0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d110      	bne.n	80015fa <DMA2_Stream5_IRQHandler+0x13e>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80015d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <DMA2_Stream5_IRQHandler+0x136>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80015e8:	4b07      	ldr	r3, [pc, #28]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015ee:	4798      	blx	r3
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80015f0:	e003      	b.n	80015fa <DMA2_Stream5_IRQHandler+0x13e>
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80015f2:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <DMA2_Stream5_IRQHandler+0x14c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015f8:	4798      	blx	r3
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40026400 	.word	0x40026400
 8001604:	20000064 	.word	0x20000064
 8001608:	20000054 	.word	0x20000054

0800160c <DMA2_Stream6_IRQHandler>:



void DMA2_Stream6_IRQHandler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8001610:	4b4f      	ldr	r3, [pc, #316]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	4a4f      	ldr	r2, [pc, #316]	@ (8001754 <DMA2_Stream6_IRQHandler+0x148>)
 8001616:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8001618:	4b4e      	ldr	r3, [pc, #312]	@ (8001754 <DMA2_Stream6_IRQHandler+0x148>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d00e      	beq.n	8001642 <DMA2_Stream6_IRQHandler+0x36>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001624:	4b4c      	ldr	r3, [pc, #304]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800162a:	2b00      	cmp	r3, #0
 800162c:	d009      	beq.n	8001642 <DMA2_Stream6_IRQHandler+0x36>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800162e:	4b4a      	ldr	r3, [pc, #296]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001634:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8001636:	4b46      	ldr	r3, [pc, #280]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	4a45      	ldr	r2, [pc, #276]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001640:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 8001642:	4b44      	ldr	r3, [pc, #272]	@ (8001754 <DMA2_Stream6_IRQHandler+0x148>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00e      	beq.n	800166c <DMA2_Stream6_IRQHandler+0x60>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800164e:	4b42      	ldr	r3, [pc, #264]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	2b00      	cmp	r3, #0
 8001656:	d009      	beq.n	800166c <DMA2_Stream6_IRQHandler+0x60>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001658:	4b3f      	ldr	r3, [pc, #252]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8001660:	4b3b      	ldr	r3, [pc, #236]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	4a3a      	ldr	r2, [pc, #232]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001666:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800166a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 800166c:	4b39      	ldr	r3, [pc, #228]	@ (8001754 <DMA2_Stream6_IRQHandler+0x148>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d00e      	beq.n	8001696 <DMA2_Stream6_IRQHandler+0x8a>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001678:	4b37      	ldr	r3, [pc, #220]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	2b00      	cmp	r3, #0
 8001680:	d009      	beq.n	8001696 <DMA2_Stream6_IRQHandler+0x8a>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001682:	4b35      	ldr	r3, [pc, #212]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001688:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 800168a:	4b31      	ldr	r3, [pc, #196]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	4a30      	ldr	r2, [pc, #192]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001690:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001694:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 8001696:	4b2f      	ldr	r3, [pc, #188]	@ (8001754 <DMA2_Stream6_IRQHandler+0x148>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d026      	beq.n	80016f0 <DMA2_Stream6_IRQHandler+0xe4>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80016a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d021      	beq.n	80016f0 <DMA2_Stream6_IRQHandler+0xe4>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80016ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016b2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80016b4:	4b26      	ldr	r3, [pc, #152]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	4a25      	ldr	r2, [pc, #148]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 80016ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80016be:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80016c0:	4b25      	ldr	r3, [pc, #148]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016c6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d110      	bne.n	80016f0 <DMA2_Stream6_IRQHandler+0xe4>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80016ce:	4b22      	ldr	r3, [pc, #136]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d004      	beq.n	80016e8 <DMA2_Stream6_IRQHandler+0xdc>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80016de:	4b1e      	ldr	r3, [pc, #120]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016e4:	4798      	blx	r3
 80016e6:	e003      	b.n	80016f0 <DMA2_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80016e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016ee:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 80016f0:	4b18      	ldr	r3, [pc, #96]	@ (8001754 <DMA2_Stream6_IRQHandler+0x148>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d026      	beq.n	800174a <DMA2_Stream6_IRQHandler+0x13e>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80016fc:	4b16      	ldr	r3, [pc, #88]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	2b00      	cmp	r3, #0
 8001704:	d021      	beq.n	800174a <DMA2_Stream6_IRQHandler+0x13e>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001706:	4b14      	ldr	r3, [pc, #80]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800170c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 800170e:	4b10      	ldr	r3, [pc, #64]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	4a0f      	ldr	r2, [pc, #60]	@ (8001750 <DMA2_Stream6_IRQHandler+0x144>)
 8001714:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001718:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800171a:	4b0f      	ldr	r3, [pc, #60]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001720:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001724:	4293      	cmp	r3, r2
 8001726:	d110      	bne.n	800174a <DMA2_Stream6_IRQHandler+0x13e>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001728:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d004      	beq.n	8001742 <DMA2_Stream6_IRQHandler+0x136>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001738:	4b07      	ldr	r3, [pc, #28]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800173e:	4798      	blx	r3
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001740:	e003      	b.n	800174a <DMA2_Stream6_IRQHandler+0x13e>
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001742:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <DMA2_Stream6_IRQHandler+0x14c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001748:	4798      	blx	r3
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40026400 	.word	0x40026400
 8001754:	20000064 	.word	0x20000064
 8001758:	20000058 	.word	0x20000058

0800175c <DMA2_Stream7_IRQHandler>:


void DMA2_Stream7_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8001760:	4b4f      	ldr	r3, [pc, #316]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	4a4f      	ldr	r2, [pc, #316]	@ (80018a4 <DMA2_Stream7_IRQHandler+0x148>)
 8001766:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8001768:	4b4e      	ldr	r3, [pc, #312]	@ (80018a4 <DMA2_Stream7_IRQHandler+0x148>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d00e      	beq.n	8001792 <DMA2_Stream7_IRQHandler+0x36>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001774:	4b4c      	ldr	r3, [pc, #304]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800177a:	2b00      	cmp	r3, #0
 800177c:	d009      	beq.n	8001792 <DMA2_Stream7_IRQHandler+0x36>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800177e:	4b4a      	ldr	r3, [pc, #296]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001784:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8001786:	4b46      	ldr	r3, [pc, #280]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	4a45      	ldr	r2, [pc, #276]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 800178c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001790:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8001792:	4b44      	ldr	r3, [pc, #272]	@ (80018a4 <DMA2_Stream7_IRQHandler+0x148>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00e      	beq.n	80017bc <DMA2_Stream7_IRQHandler+0x60>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800179e:	4b42      	ldr	r3, [pc, #264]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d009      	beq.n	80017bc <DMA2_Stream7_IRQHandler+0x60>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80017a8:	4b3f      	ldr	r3, [pc, #252]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ae:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 80017b0:	4b3b      	ldr	r3, [pc, #236]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	4a3a      	ldr	r2, [pc, #232]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 80017b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017ba:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 80017bc:	4b39      	ldr	r3, [pc, #228]	@ (80018a4 <DMA2_Stream7_IRQHandler+0x148>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00e      	beq.n	80017e6 <DMA2_Stream7_IRQHandler+0x8a>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80017c8:	4b37      	ldr	r3, [pc, #220]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d009      	beq.n	80017e6 <DMA2_Stream7_IRQHandler+0x8a>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80017d2:	4b35      	ldr	r3, [pc, #212]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 80017da:	4b31      	ldr	r3, [pc, #196]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	4a30      	ldr	r2, [pc, #192]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 80017e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017e4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 80017e6:	4b2f      	ldr	r3, [pc, #188]	@ (80018a4 <DMA2_Stream7_IRQHandler+0x148>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d026      	beq.n	8001840 <DMA2_Stream7_IRQHandler+0xe4>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80017f2:	4b2d      	ldr	r3, [pc, #180]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d021      	beq.n	8001840 <DMA2_Stream7_IRQHandler+0xe4>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80017fc:	4b2a      	ldr	r3, [pc, #168]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001802:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8001804:	4b26      	ldr	r3, [pc, #152]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	4a25      	ldr	r2, [pc, #148]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 800180a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800180e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001810:	4b25      	ldr	r3, [pc, #148]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001816:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800181a:	4293      	cmp	r3, r2
 800181c:	d110      	bne.n	8001840 <DMA2_Stream7_IRQHandler+0xe4>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800181e:	4b22      	ldr	r3, [pc, #136]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d004      	beq.n	8001838 <DMA2_Stream7_IRQHandler+0xdc>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800182e:	4b1e      	ldr	r3, [pc, #120]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001834:	4798      	blx	r3
 8001836:	e003      	b.n	8001840 <DMA2_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001838:	4b1b      	ldr	r3, [pc, #108]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800183e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8001840:	4b18      	ldr	r3, [pc, #96]	@ (80018a4 <DMA2_Stream7_IRQHandler+0x148>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d026      	beq.n	800189a <DMA2_Stream7_IRQHandler+0x13e>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800184c:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001852:	2b00      	cmp	r3, #0
 8001854:	d021      	beq.n	800189a <DMA2_Stream7_IRQHandler+0x13e>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001856:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800185c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	4a0f      	ldr	r2, [pc, #60]	@ (80018a0 <DMA2_Stream7_IRQHandler+0x144>)
 8001864:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001868:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800186a:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001870:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001874:	4293      	cmp	r3, r2
 8001876:	d110      	bne.n	800189a <DMA2_Stream7_IRQHandler+0x13e>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001878:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d004      	beq.n	8001892 <DMA2_Stream7_IRQHandler+0x136>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001888:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800188e:	4798      	blx	r3
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001890:	e003      	b.n	800189a <DMA2_Stream7_IRQHandler+0x13e>
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001892:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <DMA2_Stream7_IRQHandler+0x14c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001898:	4798      	blx	r3
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40026400 	.word	0x40026400
 80018a4:	20000064 	.word	0x20000064
 80018a8:	2000005c 	.word	0x2000005c

080018ac <DMA_Clock_Enable>:
 * the RCC AHB1 peripheral clock enable register.
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the DMA controller configuration.
 */
void DMA_Clock_Enable(DMA_Config *config)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1){
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0c      	ldr	r2, [pc, #48]	@ (80018ec <DMA_Clock_Enable+0x40>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d105      	bne.n	80018ca <DMA_Clock_Enable+0x1e>
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <DMA_Clock_Enable+0x44>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a0b      	ldr	r2, [pc, #44]	@ (80018f0 <DMA_Clock_Enable+0x44>)
 80018c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
	}
	if(config -> Request.Controller == DMA2)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a09      	ldr	r2, [pc, #36]	@ (80018f4 <DMA_Clock_Enable+0x48>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d105      	bne.n	80018e0 <DMA_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80018d4:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <DMA_Clock_Enable+0x44>)
 80018d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d8:	4a05      	ldr	r2, [pc, #20]	@ (80018f0 <DMA_Clock_Enable+0x44>)
 80018da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018de:	6313      	str	r3, [r2, #48]	@ 0x30
	}
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	40026000 	.word	0x40026000
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40026400 	.word	0x40026400

080018f8 <DMA_Init>:
 * @param[in] config Pointer to the `DMA_Config` structure containing the configuration parameters.
 *
 * @return int8_t Returns 1 on successful initialization, or -1 if an error occurs.
 */
int8_t DMA_Init(DMA_Config *config)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	//	DMA_Clock_Disable(config);
	DMA_Clock_Enable(config);  // Enable the clock for the specified DMA controller
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ffd3 	bl	80018ac <DMA_Clock_Enable>

	if (config->Request.Stream->CR & DMA_SxCR_EN)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	2b00      	cmp	r3, #0
 8001912:	d00f      	beq.n	8001934 <DMA_Init+0x3c>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_EN;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f022 0201 	bic.w	r2, r2, #1
 8001922:	601a      	str	r2, [r3, #0]
		while (config->Request.Stream->CR & DMA_SxCR_EN);  // Wait until disabled
 8001924:	bf00      	nop
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f8      	bne.n	8001926 <DMA_Init+0x2e>
	}


	config->Request.Stream->CR |= config->Request.channel << DMA_SxCR_CHSEL_Pos;  // Set the DMA channel
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	6819      	ldr	r1, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7a1b      	ldrb	r3, [r3, #8]
 800193e:	065a      	lsls	r2, r3, #25
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	430a      	orrs	r2, r1
 8001946:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->circular_mode;  // Configure circular mode
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699a      	ldr	r2, [r3, #24]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	430a      	orrs	r2, r1
 8001958:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->flow_control;  // Set flow control
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	6819      	ldr	r1, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68da      	ldr	r2, [r3, #12]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	430a      	orrs	r2, r1
 800196a:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->priority_level;  // Set priority level
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	6819      	ldr	r1, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	430a      	orrs	r2, r1
 800197c:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->memory_data_size;  // Set memory data size
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	6819      	ldr	r1, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	430a      	orrs	r2, r1
 800198e:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_data_size;  // Set peripheral data size
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	6819      	ldr	r1, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	430a      	orrs	r2, r1
 80019a0:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->transfer_direction;  // Set transfer direction
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	6819      	ldr	r1, [r3, #0]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	691a      	ldr	r2, [r3, #16]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	601a      	str	r2, [r3, #0]

	// Configure DMA interrupts if enabled


	if(config->interrupts != DMA_Configuration.DMA_Interrupts.Disable)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	2200      	movs	r2, #0
 80019ba:	4293      	cmp	r3, r2
 80019bc:	f000 8110 	beq.w	8001be0 <DMA_Init+0x2e8>
	{

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	69db      	ldr	r3, [r3, #28]
 80019c4:	2280      	movs	r2, #128	@ 0x80
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d008      	beq.n	80019de <DMA_Init+0xe6>
		{
			config->Request.Stream->FCR |= config->interrupts;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	6959      	ldr	r1, [r3, #20]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69da      	ldr	r2, [r3, #28]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	430a      	orrs	r2, r1
 80019dc:	615a      	str	r2, [r3, #20]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	2210      	movs	r2, #16
 80019e4:	4013      	ands	r3, r2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d007      	beq.n	80019fa <DMA_Init+0x102>
		{
			config->Request.Stream->CR |= DMA_SxCR_TCIE;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f042 0210 	orr.w	r2, r2, #16
 80019f8:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	2208      	movs	r2, #8
 8001a00:	4013      	ands	r3, r2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d007      	beq.n	8001a16 <DMA_Init+0x11e>
		{
			config->Request.Stream->CR |= DMA_SxCR_HTIE;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f042 0208 	orr.w	r2, r2, #8
 8001a14:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d007      	beq.n	8001a32 <DMA_Init+0x13a>
		{
			config->Request.Stream->CR |= DMA_SxCR_TEIE;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f042 0204 	orr.w	r2, r2, #4
 8001a30:	601a      	str	r2, [r3, #0]
		}
		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	2202      	movs	r2, #2
 8001a38:	4013      	ands	r3, r2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d007      	beq.n	8001a4e <DMA_Init+0x156>
		{
			config->Request.Stream->CR |= DMA_SxCR_DMEIE;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f042 0202 	orr.w	r2, r2, #2
 8001a4c:	601a      	str	r2, [r3, #0]
		}

		// Enable the corresponding NVIC interrupt for the DMA stream
		if(config->Request.Controller == DMA1)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a80      	ldr	r2, [pc, #512]	@ (8001c54 <DMA_Init+0x35c>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d15f      	bne.n	8001b18 <DMA_Init+0x220>
		{
			if(config->Request.Stream == DMA1_Stream0){
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	4a7e      	ldr	r2, [pc, #504]	@ (8001c58 <DMA_Init+0x360>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d106      	bne.n	8001a70 <DMA_Init+0x178>
				__DMA1_Stream0_Config__ = config;
 8001a62:	4a7e      	ldr	r2, [pc, #504]	@ (8001c5c <DMA_Init+0x364>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001a68:	200b      	movs	r0, #11
 8001a6a:	f7fe fbad 	bl	80001c8 <__NVIC_EnableIRQ>
 8001a6e:	e0b7      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream1){
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	4a7a      	ldr	r2, [pc, #488]	@ (8001c60 <DMA_Init+0x368>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d106      	bne.n	8001a88 <DMA_Init+0x190>
				__DMA1_Stream1_Config__ = config;
 8001a7a:	4a7a      	ldr	r2, [pc, #488]	@ (8001c64 <DMA_Init+0x36c>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001a80:	200c      	movs	r0, #12
 8001a82:	f7fe fba1 	bl	80001c8 <__NVIC_EnableIRQ>
 8001a86:	e0ab      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream2){
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a76      	ldr	r2, [pc, #472]	@ (8001c68 <DMA_Init+0x370>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d106      	bne.n	8001aa0 <DMA_Init+0x1a8>
				__DMA1_Stream2_Config__ = config;
 8001a92:	4a76      	ldr	r2, [pc, #472]	@ (8001c6c <DMA_Init+0x374>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001a98:	200d      	movs	r0, #13
 8001a9a:	f7fe fb95 	bl	80001c8 <__NVIC_EnableIRQ>
 8001a9e:	e09f      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream3){
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	4a72      	ldr	r2, [pc, #456]	@ (8001c70 <DMA_Init+0x378>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d106      	bne.n	8001ab8 <DMA_Init+0x1c0>
				__DMA1_Stream3_Config__ = config;
 8001aaa:	4a72      	ldr	r2, [pc, #456]	@ (8001c74 <DMA_Init+0x37c>)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001ab0:	200e      	movs	r0, #14
 8001ab2:	f7fe fb89 	bl	80001c8 <__NVIC_EnableIRQ>
 8001ab6:	e093      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream4){
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	4a6e      	ldr	r2, [pc, #440]	@ (8001c78 <DMA_Init+0x380>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d106      	bne.n	8001ad0 <DMA_Init+0x1d8>
				__DMA1_Stream4_Config__ = config;
 8001ac2:	4a6e      	ldr	r2, [pc, #440]	@ (8001c7c <DMA_Init+0x384>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001ac8:	200f      	movs	r0, #15
 8001aca:	f7fe fb7d 	bl	80001c8 <__NVIC_EnableIRQ>
 8001ace:	e087      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream5){
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	4a6a      	ldr	r2, [pc, #424]	@ (8001c80 <DMA_Init+0x388>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d106      	bne.n	8001ae8 <DMA_Init+0x1f0>
				__DMA1_Stream5_Config__ = config;
 8001ada:	4a6a      	ldr	r2, [pc, #424]	@ (8001c84 <DMA_Init+0x38c>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ae0:	2010      	movs	r0, #16
 8001ae2:	f7fe fb71 	bl	80001c8 <__NVIC_EnableIRQ>
 8001ae6:	e07b      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream6) {
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	4a66      	ldr	r2, [pc, #408]	@ (8001c88 <DMA_Init+0x390>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d106      	bne.n	8001b00 <DMA_Init+0x208>
				__DMA1_Stream6_Config__ = config;
 8001af2:	4a66      	ldr	r2, [pc, #408]	@ (8001c8c <DMA_Init+0x394>)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001af8:	2011      	movs	r0, #17
 8001afa:	f7fe fb65 	bl	80001c8 <__NVIC_EnableIRQ>
 8001afe:	e06f      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream7){
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	4a62      	ldr	r2, [pc, #392]	@ (8001c90 <DMA_Init+0x398>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d16a      	bne.n	8001be0 <DMA_Init+0x2e8>
				__DMA1_Stream7_Config__ = config;
 8001b0a:	4a62      	ldr	r2, [pc, #392]	@ (8001c94 <DMA_Init+0x39c>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001b10:	202f      	movs	r0, #47	@ 0x2f
 8001b12:	f7fe fb59 	bl	80001c8 <__NVIC_EnableIRQ>
 8001b16:	e063      	b.n	8001be0 <DMA_Init+0x2e8>
			}
		}
		else if(config->Request.Controller == DMA2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a5e      	ldr	r2, [pc, #376]	@ (8001c98 <DMA_Init+0x3a0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d15e      	bne.n	8001be0 <DMA_Init+0x2e8>
		{
			if(config->Request.Stream == DMA2_Stream0){
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4a5d      	ldr	r2, [pc, #372]	@ (8001c9c <DMA_Init+0x3a4>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d106      	bne.n	8001b3a <DMA_Init+0x242>
				__DMA2_Stream0_Config__ = config;
 8001b2c:	4a5c      	ldr	r2, [pc, #368]	@ (8001ca0 <DMA_Init+0x3a8>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b32:	2038      	movs	r0, #56	@ 0x38
 8001b34:	f7fe fb48 	bl	80001c8 <__NVIC_EnableIRQ>
 8001b38:	e052      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream1){
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	4a59      	ldr	r2, [pc, #356]	@ (8001ca4 <DMA_Init+0x3ac>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d106      	bne.n	8001b52 <DMA_Init+0x25a>
				__DMA2_Stream1_Config__ = config;
 8001b44:	4a58      	ldr	r2, [pc, #352]	@ (8001ca8 <DMA_Init+0x3b0>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001b4a:	2039      	movs	r0, #57	@ 0x39
 8001b4c:	f7fe fb3c 	bl	80001c8 <__NVIC_EnableIRQ>
 8001b50:	e046      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream2){
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	4a55      	ldr	r2, [pc, #340]	@ (8001cac <DMA_Init+0x3b4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d106      	bne.n	8001b6a <DMA_Init+0x272>
				__DMA2_Stream2_Config__ = config;
 8001b5c:	4a54      	ldr	r2, [pc, #336]	@ (8001cb0 <DMA_Init+0x3b8>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001b62:	203a      	movs	r0, #58	@ 0x3a
 8001b64:	f7fe fb30 	bl	80001c8 <__NVIC_EnableIRQ>
 8001b68:	e03a      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream3){
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	4a51      	ldr	r2, [pc, #324]	@ (8001cb4 <DMA_Init+0x3bc>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d106      	bne.n	8001b82 <DMA_Init+0x28a>
				__DMA2_Stream3_Config__ = config;
 8001b74:	4a50      	ldr	r2, [pc, #320]	@ (8001cb8 <DMA_Init+0x3c0>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001b7a:	203b      	movs	r0, #59	@ 0x3b
 8001b7c:	f7fe fb24 	bl	80001c8 <__NVIC_EnableIRQ>
 8001b80:	e02e      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream4){
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	4a4d      	ldr	r2, [pc, #308]	@ (8001cbc <DMA_Init+0x3c4>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d106      	bne.n	8001b9a <DMA_Init+0x2a2>
				__DMA2_Stream4_Config__ = config;
 8001b8c:	4a4c      	ldr	r2, [pc, #304]	@ (8001cc0 <DMA_Init+0x3c8>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001b92:	203c      	movs	r0, #60	@ 0x3c
 8001b94:	f7fe fb18 	bl	80001c8 <__NVIC_EnableIRQ>
 8001b98:	e022      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream5){
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	4a49      	ldr	r2, [pc, #292]	@ (8001cc4 <DMA_Init+0x3cc>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d106      	bne.n	8001bb2 <DMA_Init+0x2ba>
				__DMA2_Stream5_Config__ = config;
 8001ba4:	4a48      	ldr	r2, [pc, #288]	@ (8001cc8 <DMA_Init+0x3d0>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001baa:	2044      	movs	r0, #68	@ 0x44
 8001bac:	f7fe fb0c 	bl	80001c8 <__NVIC_EnableIRQ>
 8001bb0:	e016      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream6){
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4a45      	ldr	r2, [pc, #276]	@ (8001ccc <DMA_Init+0x3d4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d106      	bne.n	8001bca <DMA_Init+0x2d2>
				__DMA2_Stream6_Config__ = config;
 8001bbc:	4a44      	ldr	r2, [pc, #272]	@ (8001cd0 <DMA_Init+0x3d8>)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001bc2:	2045      	movs	r0, #69	@ 0x45
 8001bc4:	f7fe fb00 	bl	80001c8 <__NVIC_EnableIRQ>
 8001bc8:	e00a      	b.n	8001be0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream7){
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	4a41      	ldr	r2, [pc, #260]	@ (8001cd4 <DMA_Init+0x3dc>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d105      	bne.n	8001be0 <DMA_Init+0x2e8>
				__DMA2_Stream7_Config__ = config;
 8001bd4:	4a40      	ldr	r2, [pc, #256]	@ (8001cd8 <DMA_Init+0x3e0>)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6013      	str	r3, [r2, #0]
				//            	NVIC_SetPriority(DMA2_Stream7_IRQn,0);
				NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001bda:	2046      	movs	r0, #70	@ 0x46
 8001bdc:	f7fe faf4 	bl	80001c8 <__NVIC_EnableIRQ>
			}
		}
	}

	// Configure memory and peripheral pointer increments
	config->Request.Stream->CR |= config->memory_pointer_increment;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	8c1b      	ldrh	r3, [r3, #32]
 8001bea:	4619      	mov	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_pointer_increment;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001bfe:	4619      	mov	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	430a      	orrs	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]

	// Configure circular mode
	if(config->circular_mode == DMA_Configuration.Circular_Mode.Enable)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d108      	bne.n	8001c26 <DMA_Init+0x32e>
	{
		config->Request.Stream->CR |= DMA_SxCR_CIRC;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	e010      	b.n	8001c48 <DMA_Init+0x350>
	}
	else if(config->circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d108      	bne.n	8001c42 <DMA_Init+0x34a>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_CIRC;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	e002      	b.n	8001c48 <DMA_Init+0x350>
	}
	else
	{
		return -1;  // Return -1 if circular mode configuration is invalid
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	e000      	b.n	8001c4a <DMA_Init+0x352>
	}

	return 1;  // Return 1 on successful initialization
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40026000 	.word	0x40026000
 8001c58:	40026010 	.word	0x40026010
 8001c5c:	20000020 	.word	0x20000020
 8001c60:	40026028 	.word	0x40026028
 8001c64:	20000024 	.word	0x20000024
 8001c68:	40026040 	.word	0x40026040
 8001c6c:	20000028 	.word	0x20000028
 8001c70:	40026058 	.word	0x40026058
 8001c74:	2000002c 	.word	0x2000002c
 8001c78:	40026070 	.word	0x40026070
 8001c7c:	20000030 	.word	0x20000030
 8001c80:	40026088 	.word	0x40026088
 8001c84:	20000034 	.word	0x20000034
 8001c88:	400260a0 	.word	0x400260a0
 8001c8c:	20000038 	.word	0x20000038
 8001c90:	400260b8 	.word	0x400260b8
 8001c94:	2000003c 	.word	0x2000003c
 8001c98:	40026400 	.word	0x40026400
 8001c9c:	40026410 	.word	0x40026410
 8001ca0:	20000040 	.word	0x20000040
 8001ca4:	40026428 	.word	0x40026428
 8001ca8:	20000044 	.word	0x20000044
 8001cac:	40026440 	.word	0x40026440
 8001cb0:	20000048 	.word	0x20000048
 8001cb4:	40026458 	.word	0x40026458
 8001cb8:	2000004c 	.word	0x2000004c
 8001cbc:	40026470 	.word	0x40026470
 8001cc0:	20000050 	.word	0x20000050
 8001cc4:	40026488 	.word	0x40026488
 8001cc8:	20000054 	.word	0x20000054
 8001ccc:	400264a0 	.word	0x400264a0
 8001cd0:	20000058 	.word	0x20000058
 8001cd4:	400264b8 	.word	0x400264b8
 8001cd8:	2000005c 	.word	0x2000005c

08001cdc <__NVIC_EnableIRQ>:
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	db0b      	blt.n	8001d06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	f003 021f 	and.w	r2, r3, #31
 8001cf4:	4907      	ldr	r1, [pc, #28]	@ (8001d14 <__NVIC_EnableIRQ+0x38>)
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	095b      	lsrs	r3, r3, #5
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8001d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000e100 	.word	0xe000e100

08001d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	6039      	str	r1, [r7, #0]
 8001d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	db0a      	blt.n	8001d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	490c      	ldr	r1, [pc, #48]	@ (8001d64 <__NVIC_SetPriority+0x4c>)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	0112      	lsls	r2, r2, #4
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d40:	e00a      	b.n	8001d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	4908      	ldr	r1, [pc, #32]	@ (8001d68 <__NVIC_SetPriority+0x50>)
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	3b04      	subs	r3, #4
 8001d50:	0112      	lsls	r2, r2, #4
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	440b      	add	r3, r1
 8001d56:	761a      	strb	r2, [r3, #24]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000e100 	.word	0xe000e100
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <EXTI0_IRQHandler>:
 * @brief Interrupt handler for EXTI line 0.
 *
 * This ISR handles interrupts for pin 0, invoking the associated callback
 * function if one is registered.
 */
void EXTI0_IRQHandler(void) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
    if (EXTI_ISR[0]) EXTI_ISR[0](); // Invoke registered callback
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <EXTI0_IRQHandler+0x24>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <EXTI0_IRQHandler+0x12>
 8001d78:	4b05      	ldr	r3, [pc, #20]	@ (8001d90 <EXTI0_IRQHandler+0x24>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR0;        // Clear interrupt flag
 8001d7e:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <EXTI0_IRQHandler+0x28>)
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <EXTI0_IRQHandler+0x28>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6153      	str	r3, [r2, #20]
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000068 	.word	0x20000068
 8001d94:	40013c00 	.word	0x40013c00

08001d98 <EXTI1_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 1.
 */
void EXTI1_IRQHandler(void) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
    if (EXTI_ISR[1]) EXTI_ISR[1]();
 8001d9c:	4b07      	ldr	r3, [pc, #28]	@ (8001dbc <EXTI1_IRQHandler+0x24>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d002      	beq.n	8001daa <EXTI1_IRQHandler+0x12>
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <EXTI1_IRQHandler+0x24>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR1;
 8001daa:	4b05      	ldr	r3, [pc, #20]	@ (8001dc0 <EXTI1_IRQHandler+0x28>)
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <EXTI1_IRQHandler+0x28>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	6153      	str	r3, [r2, #20]
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000068 	.word	0x20000068
 8001dc0:	40013c00 	.word	0x40013c00

08001dc4 <EXTI2_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 2.
 */
void EXTI2_IRQHandler(void) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
    if (EXTI_ISR[2]) EXTI_ISR[2]();
 8001dc8:	4b07      	ldr	r3, [pc, #28]	@ (8001de8 <EXTI2_IRQHandler+0x24>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d002      	beq.n	8001dd6 <EXTI2_IRQHandler+0x12>
 8001dd0:	4b05      	ldr	r3, [pc, #20]	@ (8001de8 <EXTI2_IRQHandler+0x24>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR2;
 8001dd6:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <EXTI2_IRQHandler+0x28>)
 8001dd8:	695b      	ldr	r3, [r3, #20]
 8001dda:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <EXTI2_IRQHandler+0x28>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	6153      	str	r3, [r2, #20]
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000068 	.word	0x20000068
 8001dec:	40013c00 	.word	0x40013c00

08001df0 <EXTI3_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 3.
 */
void EXTI3_IRQHandler(void) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
    if (EXTI_ISR[3]) EXTI_ISR[3]();
 8001df4:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <EXTI3_IRQHandler+0x24>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <EXTI3_IRQHandler+0x12>
 8001dfc:	4b05      	ldr	r3, [pc, #20]	@ (8001e14 <EXTI3_IRQHandler+0x24>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR3;
 8001e02:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <EXTI3_IRQHandler+0x28>)
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	4a04      	ldr	r2, [pc, #16]	@ (8001e18 <EXTI3_IRQHandler+0x28>)
 8001e08:	f043 0308 	orr.w	r3, r3, #8
 8001e0c:	6153      	str	r3, [r2, #20]
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000068 	.word	0x20000068
 8001e18:	40013c00 	.word	0x40013c00

08001e1c <EXTI4_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 4.
 */
void EXTI4_IRQHandler(void) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
    if (EXTI_ISR[4]) EXTI_ISR[4]();
 8001e20:	4b07      	ldr	r3, [pc, #28]	@ (8001e40 <EXTI4_IRQHandler+0x24>)
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <EXTI4_IRQHandler+0x12>
 8001e28:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <EXTI4_IRQHandler+0x24>)
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR4;
 8001e2e:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <EXTI4_IRQHandler+0x28>)
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <EXTI4_IRQHandler+0x28>)
 8001e34:	f043 0310 	orr.w	r3, r3, #16
 8001e38:	6153      	str	r3, [r2, #20]
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000068 	.word	0x20000068
 8001e44:	40013c00 	.word	0x40013c00

08001e48 <EXTI9_5_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 5 to 9.
 *
 * Handles interrupts for pins 5 to 9, checking each pin for active flags.
 */
void EXTI9_5_IRQHandler(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
    for (int i = 5; i <= 9; ++i) {
 8001e4e:	2305      	movs	r3, #5
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	e020      	b.n	8001e96 <EXTI9_5_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8001e54:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <EXTI9_5_IRQHandler+0x60>)
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	2101      	movs	r1, #1
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d014      	beq.n	8001e90 <EXTI9_5_IRQHandler+0x48>
 8001e66:	4a11      	ldr	r2, [pc, #68]	@ (8001eac <EXTI9_5_IRQHandler+0x64>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00e      	beq.n	8001e90 <EXTI9_5_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8001e72:	4a0e      	ldr	r2, [pc, #56]	@ (8001eac <EXTI9_5_IRQHandler+0x64>)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e7a:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8001e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <EXTI9_5_IRQHandler+0x60>)
 8001e7e:	695b      	ldr	r3, [r3, #20]
 8001e80:	2101      	movs	r1, #1
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	fa01 f202 	lsl.w	r2, r1, r2
 8001e88:	4611      	mov	r1, r2
 8001e8a:	4a07      	ldr	r2, [pc, #28]	@ (8001ea8 <EXTI9_5_IRQHandler+0x60>)
 8001e8c:	430b      	orrs	r3, r1
 8001e8e:	6153      	str	r3, [r2, #20]
    for (int i = 5; i <= 9; ++i) {
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3301      	adds	r3, #1
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b09      	cmp	r3, #9
 8001e9a:	dddb      	ble.n	8001e54 <EXTI9_5_IRQHandler+0xc>
        }
    }
}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40013c00 	.word	0x40013c00
 8001eac:	20000068 	.word	0x20000068

08001eb0 <EXTI15_10_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 10 to 15.
 *
 * Handles interrupts for pins 10 to 15, checking each pin for active flags.
 */
void EXTI15_10_IRQHandler(void) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
    for (int i = 10; i <= 15; ++i) {
 8001eb6:	230a      	movs	r3, #10
 8001eb8:	607b      	str	r3, [r7, #4]
 8001eba:	e020      	b.n	8001efe <EXTI15_10_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8001ebc:	4b14      	ldr	r3, [pc, #80]	@ (8001f10 <EXTI15_10_IRQHandler+0x60>)
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ec8:	4013      	ands	r3, r2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d014      	beq.n	8001ef8 <EXTI15_10_IRQHandler+0x48>
 8001ece:	4a11      	ldr	r2, [pc, #68]	@ (8001f14 <EXTI15_10_IRQHandler+0x64>)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00e      	beq.n	8001ef8 <EXTI15_10_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8001eda:	4a0e      	ldr	r2, [pc, #56]	@ (8001f14 <EXTI15_10_IRQHandler+0x64>)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee2:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <EXTI15_10_IRQHandler+0x60>)
 8001ee6:	695b      	ldr	r3, [r3, #20]
 8001ee8:	2101      	movs	r1, #1
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4a07      	ldr	r2, [pc, #28]	@ (8001f10 <EXTI15_10_IRQHandler+0x60>)
 8001ef4:	430b      	orrs	r3, r1
 8001ef6:	6153      	str	r3, [r2, #20]
    for (int i = 10; i <= 15; ++i) {
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3301      	adds	r3, #1
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b0f      	cmp	r3, #15
 8001f02:	dddb      	ble.n	8001ebc <EXTI15_10_IRQHandler+0xc>
        }
    }
}
 8001f04:	bf00      	nop
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40013c00 	.word	0x40013c00
 8001f14:	20000068 	.word	0x20000068

08001f18 <GPIO_Interrupt_Setup>:
 * @param pin Pin number (0-15) to configure.
 * @param edge_select Interrupt edge selection (rising, falling, or both).
 * @param priority Interrupt priority level.
 * @param attach_ISR Pointer to the ISR function to invoke on interrupt.
 */
void GPIO_Interrupt_Setup(GPIO_TypeDef *Port, int pin, int edge_select, uint32_t priority, void (*attach_ISR)) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	603b      	str	r3, [r7, #0]
    int port_data = PORT_TO_INDEX(Port);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	4a6d      	ldr	r2, [pc, #436]	@ (80020e0 <GPIO_Interrupt_Setup+0x1c8>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d032      	beq.n	8001f94 <GPIO_Interrupt_Setup+0x7c>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4a6c      	ldr	r2, [pc, #432]	@ (80020e4 <GPIO_Interrupt_Setup+0x1cc>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d02c      	beq.n	8001f90 <GPIO_Interrupt_Setup+0x78>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4a6b      	ldr	r2, [pc, #428]	@ (80020e8 <GPIO_Interrupt_Setup+0x1d0>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d026      	beq.n	8001f8c <GPIO_Interrupt_Setup+0x74>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4a6a      	ldr	r2, [pc, #424]	@ (80020ec <GPIO_Interrupt_Setup+0x1d4>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d020      	beq.n	8001f88 <GPIO_Interrupt_Setup+0x70>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4a69      	ldr	r2, [pc, #420]	@ (80020f0 <GPIO_Interrupt_Setup+0x1d8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d01a      	beq.n	8001f84 <GPIO_Interrupt_Setup+0x6c>
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4a68      	ldr	r2, [pc, #416]	@ (80020f4 <GPIO_Interrupt_Setup+0x1dc>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d014      	beq.n	8001f80 <GPIO_Interrupt_Setup+0x68>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	4a67      	ldr	r2, [pc, #412]	@ (80020f8 <GPIO_Interrupt_Setup+0x1e0>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00e      	beq.n	8001f7c <GPIO_Interrupt_Setup+0x64>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	4a66      	ldr	r2, [pc, #408]	@ (80020fc <GPIO_Interrupt_Setup+0x1e4>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d008      	beq.n	8001f78 <GPIO_Interrupt_Setup+0x60>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	4a65      	ldr	r2, [pc, #404]	@ (8002100 <GPIO_Interrupt_Setup+0x1e8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d101      	bne.n	8001f72 <GPIO_Interrupt_Setup+0x5a>
 8001f6e:	2308      	movs	r3, #8
 8001f70:	e011      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
 8001f76:	e00e      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f78:	2307      	movs	r3, #7
 8001f7a:	e00c      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f7c:	2306      	movs	r3, #6
 8001f7e:	e00a      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f80:	2305      	movs	r3, #5
 8001f82:	e008      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f84:	2304      	movs	r3, #4
 8001f86:	e006      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e004      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e002      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <GPIO_Interrupt_Setup+0x7e>
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]

    if (port_data < 0 || pin < 0 || pin > 15) return; // Validate inputs
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f2c0 809c 	blt.w	80020d8 <GPIO_Interrupt_Setup+0x1c0>
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f2c0 8098 	blt.w	80020d8 <GPIO_Interrupt_Setup+0x1c0>
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	2b0f      	cmp	r3, #15
 8001fac:	f300 8094 	bgt.w	80020d8 <GPIO_Interrupt_Setup+0x1c0>

    // Map GPIO port to EXTI line
    SYSCFG->EXTICR[pin / 4] |= port_data << ((pin % 4) * 4);
 8001fb0:	4954      	ldr	r1, [pc, #336]	@ (8002104 <GPIO_Interrupt_Setup+0x1ec>)
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	da00      	bge.n	8001fba <GPIO_Interrupt_Setup+0xa2>
 8001fb8:	3303      	adds	r3, #3
 8001fba:	109b      	asrs	r3, r3, #2
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	1c93      	adds	r3, r2, #2
 8001fc0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4258      	negs	r0, r3
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	f000 0003 	and.w	r0, r0, #3
 8001fd0:	bf58      	it	pl
 8001fd2:	4243      	negpl	r3, r0
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	6978      	ldr	r0, [r7, #20]
 8001fd8:	fa00 f303 	lsl.w	r3, r0, r3
 8001fdc:	4849      	ldr	r0, [pc, #292]	@ (8002104 <GPIO_Interrupt_Setup+0x1ec>)
 8001fde:	4319      	orrs	r1, r3
 8001fe0:	1c93      	adds	r3, r2, #2
 8001fe2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]

    // Enable EXTI interrupt mask
    EXTI->IMR |= (1 << pin);
 8001fe6:	4b48      	ldr	r3, [pc, #288]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2101      	movs	r1, #1
 8001fec:	68ba      	ldr	r2, [r7, #8]
 8001fee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4a44      	ldr	r2, [pc, #272]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8001ff6:	430b      	orrs	r3, r1
 8001ff8:	6013      	str	r3, [r2, #0]

    // Configure rising/falling edge triggers
    EXTI->RTSR &= ~(1 << pin); // Clear rising edge trigger
 8001ffa:	4b43      	ldr	r3, [pc, #268]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2101      	movs	r1, #1
 8002000:	68ba      	ldr	r2, [r7, #8]
 8002002:	fa01 f202 	lsl.w	r2, r1, r2
 8002006:	43d2      	mvns	r2, r2
 8002008:	4611      	mov	r1, r2
 800200a:	4a3f      	ldr	r2, [pc, #252]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 800200c:	400b      	ands	r3, r1
 800200e:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~(1 << pin); // Clear falling edge trigger
 8002010:	4b3d      	ldr	r3, [pc, #244]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2101      	movs	r1, #1
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	fa01 f202 	lsl.w	r2, r1, r2
 800201c:	43d2      	mvns	r2, r2
 800201e:	4611      	mov	r1, r2
 8002020:	4a39      	ldr	r2, [pc, #228]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002022:	400b      	ands	r3, r1
 8002024:	60d3      	str	r3, [r2, #12]
    switch (edge_select) {
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b02      	cmp	r3, #2
 800202a:	d01f      	beq.n	800206c <GPIO_Interrupt_Setup+0x154>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b02      	cmp	r3, #2
 8002030:	dc31      	bgt.n	8002096 <GPIO_Interrupt_Setup+0x17e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d003      	beq.n	8002040 <GPIO_Interrupt_Setup+0x128>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d00b      	beq.n	8002056 <GPIO_Interrupt_Setup+0x13e>
 800203e:	e02a      	b.n	8002096 <GPIO_Interrupt_Setup+0x17e>
        case 0:
            EXTI->RTSR |= (1 << pin);
 8002040:	4b31      	ldr	r3, [pc, #196]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2101      	movs	r1, #1
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	fa01 f202 	lsl.w	r2, r1, r2
 800204c:	4611      	mov	r1, r2
 800204e:	4a2e      	ldr	r2, [pc, #184]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002050:	430b      	orrs	r3, r1
 8002052:	6093      	str	r3, [r2, #8]
            break;
 8002054:	e01f      	b.n	8002096 <GPIO_Interrupt_Setup+0x17e>
        case 1:
            EXTI->FTSR |= (1 << pin);
 8002056:	4b2c      	ldr	r3, [pc, #176]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2101      	movs	r1, #1
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	fa01 f202 	lsl.w	r2, r1, r2
 8002062:	4611      	mov	r1, r2
 8002064:	4a28      	ldr	r2, [pc, #160]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002066:	430b      	orrs	r3, r1
 8002068:	60d3      	str	r3, [r2, #12]
            break;
 800206a:	e014      	b.n	8002096 <GPIO_Interrupt_Setup+0x17e>
        case 2:
            EXTI->RTSR |= (1 << pin);
 800206c:	4b26      	ldr	r3, [pc, #152]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	2101      	movs	r1, #1
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	4611      	mov	r1, r2
 800207a:	4a23      	ldr	r2, [pc, #140]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 800207c:	430b      	orrs	r3, r1
 800207e:	6093      	str	r3, [r2, #8]
            EXTI->FTSR |= (1 << pin);
 8002080:	4b21      	ldr	r3, [pc, #132]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	2101      	movs	r1, #1
 8002086:	68ba      	ldr	r2, [r7, #8]
 8002088:	fa01 f202 	lsl.w	r2, r1, r2
 800208c:	4611      	mov	r1, r2
 800208e:	4a1e      	ldr	r2, [pc, #120]	@ (8002108 <GPIO_Interrupt_Setup+0x1f0>)
 8002090:	430b      	orrs	r3, r1
 8002092:	60d3      	str	r3, [r2, #12]
            break;
 8002094:	bf00      	nop
    }

    // Register the callback function
    EXTI_ISR[pin] = attach_ISR;
 8002096:	6a3a      	ldr	r2, [r7, #32]
 8002098:	491c      	ldr	r1, [pc, #112]	@ (800210c <GPIO_Interrupt_Setup+0x1f4>)
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    // Configure NVIC for the EXTI line
    IRQn_Type irq = (pin <= 4) ? (IRQn_Type)(EXTI0_IRQn + pin) :
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	dc05      	bgt.n	80020b2 <GPIO_Interrupt_Setup+0x19a>
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	3306      	adds	r3, #6
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	e005      	b.n	80020be <GPIO_Interrupt_Setup+0x1a6>
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b09      	cmp	r3, #9
 80020b6:	dc01      	bgt.n	80020bc <GPIO_Interrupt_Setup+0x1a4>
 80020b8:	2317      	movs	r3, #23
 80020ba:	e000      	b.n	80020be <GPIO_Interrupt_Setup+0x1a6>
 80020bc:	2328      	movs	r3, #40	@ 0x28
 80020be:	74fb      	strb	r3, [r7, #19]
                    (pin <= 9) ? EXTI9_5_IRQn : EXTI15_10_IRQn;

    NVIC_SetPriority(irq, priority); // Set interrupt priority
 80020c0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80020c4:	6839      	ldr	r1, [r7, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fe26 	bl	8001d18 <__NVIC_SetPriority>
    NVIC_EnableIRQ(irq);             // Enable NVIC interrupt
 80020cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fe03 	bl	8001cdc <__NVIC_EnableIRQ>
 80020d6:	e000      	b.n	80020da <GPIO_Interrupt_Setup+0x1c2>
    if (port_data < 0 || pin < 0 || pin > 15) return; // Validate inputs
 80020d8:	bf00      	nop
}
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40020000 	.word	0x40020000
 80020e4:	40020400 	.word	0x40020400
 80020e8:	40020800 	.word	0x40020800
 80020ec:	40020c00 	.word	0x40020c00
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40021400 	.word	0x40021400
 80020f8:	40021800 	.word	0x40021800
 80020fc:	40021c00 	.word	0x40021c00
 8002100:	40022000 	.word	0x40022000
 8002104:	40013800 	.word	0x40013800
 8002108:	40013c00 	.word	0x40013c00
 800210c:	20000068 	.word	0x20000068

08002110 <GPIO_Clock_Enable>:
 * @brief Enables the clock for a specific GPIO port.
 *
 * @param PORT Pointer to GPIO port base address.
 * @return GPIO_SUCCESS on success, GPIO_INVALID_PORT on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT) {
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)PORT) {
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a30      	ldr	r2, [pc, #192]	@ (80021dc <GPIO_Clock_Enable+0xcc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d04b      	beq.n	80021b8 <GPIO_Clock_Enable+0xa8>
 8002120:	4a2e      	ldr	r2, [pc, #184]	@ (80021dc <GPIO_Clock_Enable+0xcc>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d84f      	bhi.n	80021c6 <GPIO_Clock_Enable+0xb6>
 8002126:	4a2e      	ldr	r2, [pc, #184]	@ (80021e0 <GPIO_Clock_Enable+0xd0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d03e      	beq.n	80021aa <GPIO_Clock_Enable+0x9a>
 800212c:	4a2c      	ldr	r2, [pc, #176]	@ (80021e0 <GPIO_Clock_Enable+0xd0>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d849      	bhi.n	80021c6 <GPIO_Clock_Enable+0xb6>
 8002132:	4a2c      	ldr	r2, [pc, #176]	@ (80021e4 <GPIO_Clock_Enable+0xd4>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d031      	beq.n	800219c <GPIO_Clock_Enable+0x8c>
 8002138:	4a2a      	ldr	r2, [pc, #168]	@ (80021e4 <GPIO_Clock_Enable+0xd4>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d843      	bhi.n	80021c6 <GPIO_Clock_Enable+0xb6>
 800213e:	4a2a      	ldr	r2, [pc, #168]	@ (80021e8 <GPIO_Clock_Enable+0xd8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d024      	beq.n	800218e <GPIO_Clock_Enable+0x7e>
 8002144:	4a28      	ldr	r2, [pc, #160]	@ (80021e8 <GPIO_Clock_Enable+0xd8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d83d      	bhi.n	80021c6 <GPIO_Clock_Enable+0xb6>
 800214a:	4a28      	ldr	r2, [pc, #160]	@ (80021ec <GPIO_Clock_Enable+0xdc>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d017      	beq.n	8002180 <GPIO_Clock_Enable+0x70>
 8002150:	4a26      	ldr	r2, [pc, #152]	@ (80021ec <GPIO_Clock_Enable+0xdc>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d837      	bhi.n	80021c6 <GPIO_Clock_Enable+0xb6>
 8002156:	4a26      	ldr	r2, [pc, #152]	@ (80021f0 <GPIO_Clock_Enable+0xe0>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d003      	beq.n	8002164 <GPIO_Clock_Enable+0x54>
 800215c:	4a25      	ldr	r2, [pc, #148]	@ (80021f4 <GPIO_Clock_Enable+0xe4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d007      	beq.n	8002172 <GPIO_Clock_Enable+0x62>
 8002162:	e030      	b.n	80021c6 <GPIO_Clock_Enable+0xb6>
        case (uint32_t)GPIOA: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; break;
 8002164:	4b24      	ldr	r3, [pc, #144]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	4a23      	ldr	r2, [pc, #140]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002170:	e02c      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOB: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; break;
 8002172:	4b21      	ldr	r3, [pc, #132]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	4a20      	ldr	r2, [pc, #128]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	6313      	str	r3, [r2, #48]	@ 0x30
 800217e:	e025      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOC: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; break;
 8002180:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002184:	4a1c      	ldr	r2, [pc, #112]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6313      	str	r3, [r2, #48]	@ 0x30
 800218c:	e01e      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOD: RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; break;
 800218e:	4b1a      	ldr	r3, [pc, #104]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	4a19      	ldr	r2, [pc, #100]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	6313      	str	r3, [r2, #48]	@ 0x30
 800219a:	e017      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOE: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN; break;
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a0:	4a15      	ldr	r2, [pc, #84]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 80021a2:	f043 0310 	orr.w	r3, r3, #16
 80021a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a8:	e010      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOF: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; break;
 80021aa:	4b13      	ldr	r3, [pc, #76]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a12      	ldr	r2, [pc, #72]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 80021b0:	f043 0320 	orr.w	r3, r3, #32
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	e009      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOH: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN; break;
 80021b8:	4b0f      	ldr	r3, [pc, #60]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	4a0e      	ldr	r2, [pc, #56]	@ (80021f8 <GPIO_Clock_Enable+0xe8>)
 80021be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c4:	e002      	b.n	80021cc <GPIO_Clock_Enable+0xbc>
        default: return GPIO_INVALID_PORT;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ca:	e000      	b.n	80021ce <GPIO_Clock_Enable+0xbe>
    }
    return GPIO_SUCCESS;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40021c00 	.word	0x40021c00
 80021e0:	40021400 	.word	0x40021400
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40020c00 	.word	0x40020c00
 80021ec:	40020800 	.word	0x40020800
 80021f0:	40020000 	.word	0x40020000
 80021f4:	40020400 	.word	0x40020400
 80021f8:	40023800 	.word	0x40023800

080021fc <GPIO_Pin_Init>:


GPIO_Status GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function) {
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	4608      	mov	r0, r1
 8002206:	4611      	mov	r1, r2
 8002208:	461a      	mov	r2, r3
 800220a:	4603      	mov	r3, r0
 800220c:	70fb      	strb	r3, [r7, #3]
 800220e:	460b      	mov	r3, r1
 8002210:	70bb      	strb	r3, [r7, #2]
 8002212:	4613      	mov	r3, r2
 8002214:	707b      	strb	r3, [r7, #1]
//    if (pin > 15 || mode > 3 || speed > 3 || pull > 2) return GPIO_INVALID_PIN;

    GPIO_Clock_Enable(Port);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7ff ff7a 	bl	8002110 <GPIO_Clock_Enable>

    // Reset and set mode
    Port->MODER &= ~(3 << PIN_POS(pin));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	78fa      	ldrb	r2, [r7, #3]
 8002222:	0052      	lsls	r2, r2, #1
 8002224:	2103      	movs	r1, #3
 8002226:	fa01 f202 	lsl.w	r2, r1, r2
 800222a:	43d2      	mvns	r2, r2
 800222c:	401a      	ands	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	601a      	str	r2, [r3, #0]
    Port->MODER |= mode << PIN_POS(pin);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	78b9      	ldrb	r1, [r7, #2]
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	0052      	lsls	r2, r2, #1
 800223c:	fa01 f202 	lsl.w	r2, r1, r2
 8002240:	431a      	orrs	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	601a      	str	r2, [r3, #0]

    // Reset and set output type
    Port->OTYPER &= ~(1 << pin);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	78fa      	ldrb	r2, [r7, #3]
 800224c:	2101      	movs	r1, #1
 800224e:	fa01 f202 	lsl.w	r2, r1, r2
 8002252:	43d2      	mvns	r2, r2
 8002254:	401a      	ands	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	605a      	str	r2, [r3, #4]
    if (output_type != GPIO_Configuration.Output_Type.None) {
 800225a:	2202      	movs	r2, #2
 800225c:	787b      	ldrb	r3, [r7, #1]
 800225e:	4293      	cmp	r3, r2
 8002260:	d008      	beq.n	8002274 <GPIO_Pin_Init+0x78>
        Port->OTYPER |= output_type << pin;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	7879      	ldrb	r1, [r7, #1]
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	fa01 f202 	lsl.w	r2, r1, r2
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	605a      	str	r2, [r3, #4]
    }

    // Reset and set speed
    Port->OSPEEDR &= ~(3 << PIN_POS(pin));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	78fa      	ldrb	r2, [r7, #3]
 800227a:	0052      	lsls	r2, r2, #1
 800227c:	2103      	movs	r1, #3
 800227e:	fa01 f202 	lsl.w	r2, r1, r2
 8002282:	43d2      	mvns	r2, r2
 8002284:	401a      	ands	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	609a      	str	r2, [r3, #8]
    if (speed != GPIO_Configuration.Speed.None) {
 800228a:	2204      	movs	r2, #4
 800228c:	7c3b      	ldrb	r3, [r7, #16]
 800228e:	4293      	cmp	r3, r2
 8002290:	d009      	beq.n	80022a6 <GPIO_Pin_Init+0xaa>
        Port->OSPEEDR |= speed << PIN_POS(pin);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	7c39      	ldrb	r1, [r7, #16]
 8002298:	78fa      	ldrb	r2, [r7, #3]
 800229a:	0052      	lsls	r2, r2, #1
 800229c:	fa01 f202 	lsl.w	r2, r1, r2
 80022a0:	431a      	orrs	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	609a      	str	r2, [r3, #8]
    }

    // Reset and set pull-up/pull-down
    Port->PUPDR &= ~(3 << PIN_POS(pin));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	78fa      	ldrb	r2, [r7, #3]
 80022ac:	0052      	lsls	r2, r2, #1
 80022ae:	2103      	movs	r1, #3
 80022b0:	fa01 f202 	lsl.w	r2, r1, r2
 80022b4:	43d2      	mvns	r2, r2
 80022b6:	401a      	ands	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	60da      	str	r2, [r3, #12]
    if (pull != GPIO_Configuration.Pull.None) {
 80022bc:	2204      	movs	r2, #4
 80022be:	7d3b      	ldrb	r3, [r7, #20]
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d009      	beq.n	80022d8 <GPIO_Pin_Init+0xdc>
        Port->PUPDR |= pull << PIN_POS(pin);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	7d39      	ldrb	r1, [r7, #20]
 80022ca:	78fa      	ldrb	r2, [r7, #3]
 80022cc:	0052      	lsls	r2, r2, #1
 80022ce:	fa01 f202 	lsl.w	r2, r1, r2
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	60da      	str	r2, [r3, #12]
    }

    // Set alternate function
    if (mode == GPIO_Configuration.Mode.Alternate_Function) {
 80022d8:	2202      	movs	r2, #2
 80022da:	78bb      	ldrb	r3, [r7, #2]
 80022dc:	4293      	cmp	r3, r2
 80022de:	d12f      	bne.n	8002340 <GPIO_Pin_Init+0x144>
        if (pin < GPIO_AF_SPLIT_POINT) {
 80022e0:	78fb      	ldrb	r3, [r7, #3]
 80022e2:	2b07      	cmp	r3, #7
 80022e4:	d815      	bhi.n	8002312 <GPIO_Pin_Init+0x116>
            Port->AFR[0] &= ~(0xF << (pin * 4));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	0092      	lsls	r2, r2, #2
 80022ee:	210f      	movs	r1, #15
 80022f0:	fa01 f202 	lsl.w	r2, r1, r2
 80022f4:	43d2      	mvns	r2, r2
 80022f6:	401a      	ands	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	621a      	str	r2, [r3, #32]
            Port->AFR[0] |= alternate_function << (pin * 4);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	7e39      	ldrb	r1, [r7, #24]
 8002302:	78fa      	ldrb	r2, [r7, #3]
 8002304:	0092      	lsls	r2, r2, #2
 8002306:	fa01 f202 	lsl.w	r2, r1, r2
 800230a:	431a      	orrs	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	621a      	str	r2, [r3, #32]
 8002310:	e016      	b.n	8002340 <GPIO_Pin_Init+0x144>
        } else {
            Port->AFR[1] &= ~(0xF << ((pin - GPIO_AF_SPLIT_POINT) * 4));
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002316:	78fa      	ldrb	r2, [r7, #3]
 8002318:	3a08      	subs	r2, #8
 800231a:	0092      	lsls	r2, r2, #2
 800231c:	210f      	movs	r1, #15
 800231e:	fa01 f202 	lsl.w	r2, r1, r2
 8002322:	43d2      	mvns	r2, r2
 8002324:	401a      	ands	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	625a      	str	r2, [r3, #36]	@ 0x24
            Port->AFR[1] |= alternate_function << ((pin - GPIO_AF_SPLIT_POINT) * 4);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232e:	7e39      	ldrb	r1, [r7, #24]
 8002330:	78fa      	ldrb	r2, [r7, #3]
 8002332:	3a08      	subs	r2, #8
 8002334:	0092      	lsls	r2, r2, #2
 8002336:	fa01 f202 	lsl.w	r2, r1, r2
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return GPIO_SUCCESS;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <__NVIC_EnableIRQ>:
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	2b00      	cmp	r3, #0
 800235c:	db0b      	blt.n	8002376 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	f003 021f 	and.w	r2, r3, #31
 8002364:	4907      	ldr	r1, [pc, #28]	@ (8002384 <__NVIC_EnableIRQ+0x38>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	095b      	lsrs	r3, r3, #5
 800236c:	2001      	movs	r0, #1
 800236e:	fa00 f202 	lsl.w	r2, r0, r2
 8002372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000e100 	.word	0xe000e100

08002388 <TIM1_BRK_TIM9_IRQHandler>:
Timer_Config *__timer_13_config__;
Timer_Config *__timer_14_config__;



void TIM1_BRK_TIM9_IRQHandler(void) {
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
	if (__timer_1_config__ ->ISR_Routines.Break_ISR) {
 800238c:	4b2b      	ldr	r3, [pc, #172]	@ (800243c <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00a      	beq.n	80023ae <TIM1_BRK_TIM9_IRQHandler+0x26>
		TIM1->SR &= ~TIM_SR_BIF;  // Clear the Break interrupt flag
 8002398:	4b29      	ldr	r3, [pc, #164]	@ (8002440 <TIM1_BRK_TIM9_IRQHandler+0xb8>)
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	4a28      	ldr	r2, [pc, #160]	@ (8002440 <TIM1_BRK_TIM9_IRQHandler+0xb8>)
 800239e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80023a2:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Break_ISR();
 80023a4:	4b25      	ldr	r3, [pc, #148]	@ (800243c <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80023ac:	4798      	blx	r3

	}

	if (__timer_9_config__ ->ISR_Routines.Capture_Compare_1_ISR){
 80023ae:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00a      	beq.n	80023d0 <TIM1_BRK_TIM9_IRQHandler+0x48>
		TIM9->SR &= ~TIM_SR_CC1IF;  // Clear the Break interrupt flag
 80023ba:	4b23      	ldr	r3, [pc, #140]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	4a22      	ldr	r2, [pc, #136]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 80023c0:	f023 0302 	bic.w	r3, r3, #2
 80023c4:	6113      	str	r3, [r2, #16]
		__timer_9_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 80023c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ce:	4798      	blx	r3

	}

	if (__timer_9_config__ ->ISR_Routines.Capture_Compare_2_ISR){
 80023d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00a      	beq.n	80023f2 <TIM1_BRK_TIM9_IRQHandler+0x6a>
		TIM9->SR &= ~TIM_SR_CC2IF;  // Clear the Break interrupt flag
 80023dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	4a19      	ldr	r2, [pc, #100]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 80023e2:	f023 0304 	bic.w	r3, r3, #4
 80023e6:	6113      	str	r3, [r2, #16]
		__timer_9_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023f0:	4798      	blx	r3

	}

	if (__timer_9_config__ ->ISR_Routines.Update_ISR){
 80023f2:	4b14      	ldr	r3, [pc, #80]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00a      	beq.n	8002414 <TIM1_BRK_TIM9_IRQHandler+0x8c>
		__timer_9_config__ ->ISR_Routines.Update_ISR();
 80023fe:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002406:	4798      	blx	r3
		TIM9->SR &= ~TIM_SR_UIF;  // Clear the Break interrupt flag
 8002408:	4b0f      	ldr	r3, [pc, #60]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	4a0e      	ldr	r2, [pc, #56]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 800240e:	f023 0301 	bic.w	r3, r3, #1
 8002412:	6113      	str	r3, [r2, #16]
	}

	if (__timer_9_config__ ->ISR_Routines.Trigger_ISR){
 8002414:	4b0b      	ldr	r3, [pc, #44]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00a      	beq.n	8002436 <TIM1_BRK_TIM9_IRQHandler+0xae>
		TIM9->SR &= ~TIM_SR_TIF;  // Clear the Break interrupt flag
 8002420:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	4a08      	ldr	r2, [pc, #32]	@ (8002448 <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 8002426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800242a:	6113      	str	r3, [r2, #16]
		__timer_9_config__ ->ISR_Routines.Trigger_ISR();
 800242c:	4b05      	ldr	r3, [pc, #20]	@ (8002444 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002434:	4798      	blx	r3
	}

}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	200000a8 	.word	0x200000a8
 8002440:	40010000 	.word	0x40010000
 8002444:	200000c8 	.word	0x200000c8
 8002448:	40014000 	.word	0x40014000

0800244c <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void) {
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
	if (__timer_1_config__ ->ISR_Routines.Update_ISR) {
 8002450:	4b1a      	ldr	r3, [pc, #104]	@ (80024bc <TIM1_UP_TIM10_IRQHandler+0x70>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002458:	2b00      	cmp	r3, #0
 800245a:	d00a      	beq.n	8002472 <TIM1_UP_TIM10_IRQHandler+0x26>
		__timer_1_config__ ->ISR_Routines.Update_ISR();
 800245c:	4b17      	ldr	r3, [pc, #92]	@ (80024bc <TIM1_UP_TIM10_IRQHandler+0x70>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002464:	4798      	blx	r3
		TIM1->SR &= ~TIM_SR_UIF;  // Clear the Update interrupt flag
 8002466:	4b16      	ldr	r3, [pc, #88]	@ (80024c0 <TIM1_UP_TIM10_IRQHandler+0x74>)
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	4a15      	ldr	r2, [pc, #84]	@ (80024c0 <TIM1_UP_TIM10_IRQHandler+0x74>)
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	6113      	str	r3, [r2, #16]
	}

	if (__timer_10_config__ ->ISR_Routines.Update_ISR) {
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <TIM1_UP_TIM10_IRQHandler+0x78>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00a      	beq.n	8002494 <TIM1_UP_TIM10_IRQHandler+0x48>
		__timer_10_config__ ->ISR_Routines.Update_ISR();
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <TIM1_UP_TIM10_IRQHandler+0x78>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002486:	4798      	blx	r3
		TIM10->SR &= ~TIM_SR_UIF;  // Clear the Update interrupt flag
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	4a0e      	ldr	r2, [pc, #56]	@ (80024c8 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 800248e:	f023 0301 	bic.w	r3, r3, #1
 8002492:	6113      	str	r3, [r2, #16]
	}

	if (__timer_10_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <TIM1_UP_TIM10_IRQHandler+0x78>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00a      	beq.n	80024b6 <TIM1_UP_TIM10_IRQHandler+0x6a>
		__timer_10_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 80024a0:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <TIM1_UP_TIM10_IRQHandler+0x78>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024a8:	4798      	blx	r3
		TIM10->SR &= ~TIM_SR_CC1IF;  // Clear the Update interrupt flag
 80024aa:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	4a06      	ldr	r2, [pc, #24]	@ (80024c8 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 80024b0:	f023 0302 	bic.w	r3, r3, #2
 80024b4:	6113      	str	r3, [r2, #16]
	}

}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200000a8 	.word	0x200000a8
 80024c0:	40010000 	.word	0x40010000
 80024c4:	200000cc 	.word	0x200000cc
 80024c8:	40014400 	.word	0x40014400

080024cc <TIM1_TRG_COM_TIM11_IRQHandler>:

void TIM1_TRG_COM_TIM11_IRQHandler(void) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
	if (__timer_1_config__ ->ISR_Routines.Trigger_ISR) {
 80024d0:	4b22      	ldr	r3, [pc, #136]	@ (800255c <TIM1_TRG_COM_TIM11_IRQHandler+0x90>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00a      	beq.n	80024f2 <TIM1_TRG_COM_TIM11_IRQHandler+0x26>
		TIM1->SR &= ~TIM_SR_TIF;  // Clear the Trigger interrupt flag
 80024dc:	4b20      	ldr	r3, [pc, #128]	@ (8002560 <TIM1_TRG_COM_TIM11_IRQHandler+0x94>)
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002560 <TIM1_TRG_COM_TIM11_IRQHandler+0x94>)
 80024e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024e6:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Trigger_ISR();
 80024e8:	4b1c      	ldr	r3, [pc, #112]	@ (800255c <TIM1_TRG_COM_TIM11_IRQHandler+0x90>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80024f0:	4798      	blx	r3

	}

	if (__timer_1_config__ ->ISR_Routines.Commutation_ISR) {
 80024f2:	4b1a      	ldr	r3, [pc, #104]	@ (800255c <TIM1_TRG_COM_TIM11_IRQHandler+0x90>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00a      	beq.n	8002514 <TIM1_TRG_COM_TIM11_IRQHandler+0x48>
		TIM1->SR &= ~TIM_SR_COMIF;  // Clear the Trigger interrupt flag
 80024fe:	4b18      	ldr	r3, [pc, #96]	@ (8002560 <TIM1_TRG_COM_TIM11_IRQHandler+0x94>)
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	4a17      	ldr	r2, [pc, #92]	@ (8002560 <TIM1_TRG_COM_TIM11_IRQHandler+0x94>)
 8002504:	f023 0320 	bic.w	r3, r3, #32
 8002508:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Commutation_ISR();
 800250a:	4b14      	ldr	r3, [pc, #80]	@ (800255c <TIM1_TRG_COM_TIM11_IRQHandler+0x90>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002512:	4798      	blx	r3

	}

	if (__timer_11_config__ ->ISR_Routines.Update_ISR) {
 8002514:	4b13      	ldr	r3, [pc, #76]	@ (8002564 <TIM1_TRG_COM_TIM11_IRQHandler+0x98>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800251c:	2b00      	cmp	r3, #0
 800251e:	d00a      	beq.n	8002536 <TIM1_TRG_COM_TIM11_IRQHandler+0x6a>
		TIM11->SR &= ~TIM_SR_UIF;  // Clear the Update interrupt flag
 8002520:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <TIM1_TRG_COM_TIM11_IRQHandler+0x9c>)
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	4a10      	ldr	r2, [pc, #64]	@ (8002568 <TIM1_TRG_COM_TIM11_IRQHandler+0x9c>)
 8002526:	f023 0301 	bic.w	r3, r3, #1
 800252a:	6113      	str	r3, [r2, #16]
		__timer_11_config__ ->ISR_Routines.Update_ISR();
 800252c:	4b0d      	ldr	r3, [pc, #52]	@ (8002564 <TIM1_TRG_COM_TIM11_IRQHandler+0x98>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002534:	4798      	blx	r3
	}

	if (__timer_11_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002536:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <TIM1_TRG_COM_TIM11_IRQHandler+0x98>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00a      	beq.n	8002558 <TIM1_TRG_COM_TIM11_IRQHandler+0x8c>
		TIM11->SR &= ~TIM_SR_CC1IF;  // Clear the Update interrupt flag
 8002542:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <TIM1_TRG_COM_TIM11_IRQHandler+0x9c>)
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	4a08      	ldr	r2, [pc, #32]	@ (8002568 <TIM1_TRG_COM_TIM11_IRQHandler+0x9c>)
 8002548:	f023 0302 	bic.w	r3, r3, #2
 800254c:	6113      	str	r3, [r2, #16]
		__timer_11_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 800254e:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <TIM1_TRG_COM_TIM11_IRQHandler+0x98>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002556:	4798      	blx	r3
	}

}
 8002558:	bf00      	nop
 800255a:	bd80      	pop	{r7, pc}
 800255c:	200000a8 	.word	0x200000a8
 8002560:	40010000 	.word	0x40010000
 8002564:	200000d0 	.word	0x200000d0
 8002568:	40014800 	.word	0x40014800

0800256c <TIM1_CC_IRQHandler>:

void TIM1_CC_IRQHandler(void) {
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	if (__timer_1_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002570:	4b22      	ldr	r3, [pc, #136]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00a      	beq.n	8002592 <TIM1_CC_IRQHandler+0x26>
		TIM1->SR &= ~TIM_SR_CC1IF;  // Clear the Capture Compare interrupt flag
 800257c:	4b20      	ldr	r3, [pc, #128]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	4a1f      	ldr	r2, [pc, #124]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 8002582:	f023 0302 	bic.w	r3, r3, #2
 8002586:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002588:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002590:	4798      	blx	r3

	}

	if (__timer_1_config__ ->ISR_Routines.Capture_Compare_2_ISR) {
 8002592:	4b1a      	ldr	r3, [pc, #104]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00a      	beq.n	80025b4 <TIM1_CC_IRQHandler+0x48>
		TIM1->SR &= ~TIM_SR_CC2IF;  // Clear the Capture Compare interrupt flag
 800259e:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	4a17      	ldr	r2, [pc, #92]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 80025a4:	f023 0304 	bic.w	r3, r3, #4
 80025a8:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 80025aa:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b2:	4798      	blx	r3

	}

	if (__timer_1_config__ ->ISR_Routines.Capture_Compare_3_ISR) {
 80025b4:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00a      	beq.n	80025d6 <TIM1_CC_IRQHandler+0x6a>

		TIM1->SR &= ~TIM_SR_CC3IF;  // Clear the Capture Compare interrupt flag
 80025c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 80025c6:	f023 0308 	bic.w	r3, r3, #8
 80025ca:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Capture_Compare_3_ISR();
 80025cc:	4b0b      	ldr	r3, [pc, #44]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025d4:	4798      	blx	r3

	}

	if (__timer_1_config__ ->ISR_Routines.Capture_Compare_4_ISR) {
 80025d6:	4b09      	ldr	r3, [pc, #36]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00a      	beq.n	80025f8 <TIM1_CC_IRQHandler+0x8c>

		TIM1->SR &= ~TIM_SR_CC4IF;  // Clear the Capture Compare interrupt flag
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	4a06      	ldr	r2, [pc, #24]	@ (8002600 <TIM1_CC_IRQHandler+0x94>)
 80025e8:	f023 0310 	bic.w	r3, r3, #16
 80025ec:	6113      	str	r3, [r2, #16]
		__timer_1_config__ ->ISR_Routines.Capture_Compare_4_ISR();
 80025ee:	4b03      	ldr	r3, [pc, #12]	@ (80025fc <TIM1_CC_IRQHandler+0x90>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025f6:	4798      	blx	r3

	}
}
 80025f8:	bf00      	nop
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	200000a8 	.word	0x200000a8
 8002600:	40010000 	.word	0x40010000

08002604 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
	if (__timer_2_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002608:	4b39      	ldr	r3, [pc, #228]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00c      	beq.n	800262e <TIM2_IRQHandler+0x2a>
		__timer_2_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002614:	4b36      	ldr	r3, [pc, #216]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800261c:	4798      	blx	r3

		TIM2->SR &= ~TIM_SR_CC1IF;  // Clear the Capture Compare interrupt flag
 800261e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002628:	f023 0302 	bic.w	r3, r3, #2
 800262c:	6113      	str	r3, [r2, #16]
	}
	if (__timer_2_config__ ->ISR_Routines.Capture_Compare_2_ISR) {
 800262e:	4b30      	ldr	r3, [pc, #192]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00c      	beq.n	8002654 <TIM2_IRQHandler+0x50>
		TIM2->SR &= ~TIM_SR_CC2IF;  // Clear the Capture Compare interrupt flag
 800263a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002644:	f023 0304 	bic.w	r3, r3, #4
 8002648:	6113      	str	r3, [r2, #16]
		__timer_2_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 800264a:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002652:	4798      	blx	r3

	}
	if (__timer_2_config__ ->ISR_Routines.Capture_Compare_3_ISR) {
 8002654:	4b26      	ldr	r3, [pc, #152]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00c      	beq.n	800267a <TIM2_IRQHandler+0x76>

		TIM2->SR &= ~TIM_SR_CC3IF;  // Clear the Capture Compare interrupt flag
 8002660:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800266a:	f023 0308 	bic.w	r3, r3, #8
 800266e:	6113      	str	r3, [r2, #16]
		__timer_2_config__ ->ISR_Routines.Capture_Compare_3_ISR();
 8002670:	4b1f      	ldr	r3, [pc, #124]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002678:	4798      	blx	r3

	}
	if (__timer_2_config__ ->ISR_Routines.Capture_Compare_4_ISR) {
 800267a:	4b1d      	ldr	r3, [pc, #116]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00c      	beq.n	80026a0 <TIM2_IRQHandler+0x9c>

		TIM2->SR &= ~TIM_SR_CC4IF;  // Clear the Capture Compare interrupt flag
 8002686:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002690:	f023 0310 	bic.w	r3, r3, #16
 8002694:	6113      	str	r3, [r2, #16]
		__timer_2_config__ ->ISR_Routines.Capture_Compare_4_ISR();
 8002696:	4b16      	ldr	r3, [pc, #88]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800269e:	4798      	blx	r3

	}
	if (__timer_2_config__ ->ISR_Routines.Update_ISR) {
 80026a0:	4b13      	ldr	r3, [pc, #76]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00c      	beq.n	80026c6 <TIM2_IRQHandler+0xc2>

		TIM2->SR &= ~TIM_SR_UIF;  // Clear the Capture Compare interrupt flag
 80026ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	6113      	str	r3, [r2, #16]
		__timer_2_config__ ->ISR_Routines.Update_ISR();
 80026bc:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026c4:	4798      	blx	r3

	}
	if (__timer_2_config__ ->ISR_Routines.Trigger_ISR) {
 80026c6:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00c      	beq.n	80026ec <TIM2_IRQHandler+0xe8>

		TIM2->SR &= ~TIM_SR_TIF;  // Clear the Capture Compare interrupt flag
 80026d2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026e0:	6113      	str	r3, [r2, #16]
		__timer_2_config__ ->ISR_Routines.Trigger_ISR();
 80026e2:	4b03      	ldr	r3, [pc, #12]	@ (80026f0 <TIM2_IRQHandler+0xec>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80026ea:	4798      	blx	r3

	}
}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	200000ac 	.word	0x200000ac

080026f4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
	if (__timer_3_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 80026f8:	4b33      	ldr	r3, [pc, #204]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00a      	beq.n	800271a <TIM3_IRQHandler+0x26>

		TIM3->SR &= ~TIM_SR_CC1IF;  // Clear the Capture Compare interrupt flag
 8002704:	4b31      	ldr	r3, [pc, #196]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	4a30      	ldr	r2, [pc, #192]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 800270a:	f023 0302 	bic.w	r3, r3, #2
 800270e:	6113      	str	r3, [r2, #16]
		__timer_3_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002710:	4b2d      	ldr	r3, [pc, #180]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002718:	4798      	blx	r3

	}
	if (__timer_3_config__ ->ISR_Routines.Capture_Compare_2_ISR) {
 800271a:	4b2b      	ldr	r3, [pc, #172]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00a      	beq.n	800273c <TIM3_IRQHandler+0x48>

		TIM3->SR &= ~TIM_SR_CC2IF;  // Clear the Capture Compare interrupt flag
 8002726:	4b29      	ldr	r3, [pc, #164]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	4a28      	ldr	r2, [pc, #160]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 800272c:	f023 0304 	bic.w	r3, r3, #4
 8002730:	6113      	str	r3, [r2, #16]
		__timer_3_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 8002732:	4b25      	ldr	r3, [pc, #148]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800273a:	4798      	blx	r3

	}
	if (__timer_3_config__ ->ISR_Routines.Capture_Compare_3_ISR) {
 800273c:	4b22      	ldr	r3, [pc, #136]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00a      	beq.n	800275e <TIM3_IRQHandler+0x6a>

		TIM3->SR &= ~TIM_SR_CC3IF;  // Clear the Capture Compare interrupt flag
 8002748:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	4a1f      	ldr	r2, [pc, #124]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 800274e:	f023 0308 	bic.w	r3, r3, #8
 8002752:	6113      	str	r3, [r2, #16]
		__timer_3_config__ ->ISR_Routines.Capture_Compare_3_ISR();
 8002754:	4b1c      	ldr	r3, [pc, #112]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800275c:	4798      	blx	r3

	}
	if (__timer_3_config__ ->ISR_Routines.Capture_Compare_4_ISR) {
 800275e:	4b1a      	ldr	r3, [pc, #104]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <TIM3_IRQHandler+0x8c>

		TIM3->SR &= ~TIM_SR_CC4IF;  // Clear the Capture Compare interrupt flag
 800276a:	4b18      	ldr	r3, [pc, #96]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	4a17      	ldr	r2, [pc, #92]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 8002770:	f023 0310 	bic.w	r3, r3, #16
 8002774:	6113      	str	r3, [r2, #16]
		__timer_3_config__ ->ISR_Routines.Capture_Compare_4_ISR();
 8002776:	4b14      	ldr	r3, [pc, #80]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800277e:	4798      	blx	r3

	}
	if (__timer_3_config__ ->ISR_Routines.Update_ISR) {
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00a      	beq.n	80027a2 <TIM3_IRQHandler+0xae>

		TIM3->SR &= ~TIM_SR_UIF;  // Clear the Capture Compare interrupt flag
 800278c:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	4a0e      	ldr	r2, [pc, #56]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 8002792:	f023 0301 	bic.w	r3, r3, #1
 8002796:	6113      	str	r3, [r2, #16]
		__timer_3_config__ ->ISR_Routines.Update_ISR();
 8002798:	4b0b      	ldr	r3, [pc, #44]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027a0:	4798      	blx	r3

	}
	if (__timer_3_config__ ->ISR_Routines.Trigger_ISR) {
 80027a2:	4b09      	ldr	r3, [pc, #36]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00a      	beq.n	80027c4 <TIM3_IRQHandler+0xd0>

		TIM3->SR &= ~TIM_SR_TIF;  // Clear the Capture Compare interrupt flag
 80027ae:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	4a06      	ldr	r2, [pc, #24]	@ (80027cc <TIM3_IRQHandler+0xd8>)
 80027b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027b8:	6113      	str	r3, [r2, #16]
		__timer_3_config__ ->ISR_Routines.Trigger_ISR();
 80027ba:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <TIM3_IRQHandler+0xd4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80027c2:	4798      	blx	r3

	}
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	200000b0 	.word	0x200000b0
 80027cc:	40000400 	.word	0x40000400

080027d0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
	if (__timer_4_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 80027d4:	4b33      	ldr	r3, [pc, #204]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00a      	beq.n	80027f6 <TIM4_IRQHandler+0x26>

		TIM4->SR &= ~TIM_SR_CC1IF;  // Clear the Capture Compare interrupt flag
 80027e0:	4b31      	ldr	r3, [pc, #196]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	4a30      	ldr	r2, [pc, #192]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 80027e6:	f023 0302 	bic.w	r3, r3, #2
 80027ea:	6113      	str	r3, [r2, #16]
		__timer_4_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 80027ec:	4b2d      	ldr	r3, [pc, #180]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f4:	4798      	blx	r3

	}
	if (__timer_4_config__ ->ISR_Routines.Capture_Compare_2_ISR) {
 80027f6:	4b2b      	ldr	r3, [pc, #172]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00a      	beq.n	8002818 <TIM4_IRQHandler+0x48>

		TIM4->SR &= ~TIM_SR_CC2IF;  // Clear the Capture Compare interrupt flag
 8002802:	4b29      	ldr	r3, [pc, #164]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	4a28      	ldr	r2, [pc, #160]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 8002808:	f023 0304 	bic.w	r3, r3, #4
 800280c:	6113      	str	r3, [r2, #16]
		__timer_4_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 800280e:	4b25      	ldr	r3, [pc, #148]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002816:	4798      	blx	r3

	}
	if (__timer_4_config__ ->ISR_Routines.Capture_Compare_3_ISR) {
 8002818:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002820:	2b00      	cmp	r3, #0
 8002822:	d00a      	beq.n	800283a <TIM4_IRQHandler+0x6a>

		TIM4->SR &= ~TIM_SR_CC3IF;  // Clear the Capture Compare interrupt flag
 8002824:	4b20      	ldr	r3, [pc, #128]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	4a1f      	ldr	r2, [pc, #124]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 800282a:	f023 0308 	bic.w	r3, r3, #8
 800282e:	6113      	str	r3, [r2, #16]
		__timer_4_config__ ->ISR_Routines.Capture_Compare_3_ISR();
 8002830:	4b1c      	ldr	r3, [pc, #112]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002838:	4798      	blx	r3

	}
	if (__timer_4_config__ ->ISR_Routines.Capture_Compare_4_ISR) {
 800283a:	4b1a      	ldr	r3, [pc, #104]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00a      	beq.n	800285c <TIM4_IRQHandler+0x8c>

		TIM4->SR &= ~TIM_SR_CC4IF;  // Clear the Capture Compare interrupt flag
 8002846:	4b18      	ldr	r3, [pc, #96]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	4a17      	ldr	r2, [pc, #92]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 800284c:	f023 0310 	bic.w	r3, r3, #16
 8002850:	6113      	str	r3, [r2, #16]
		__timer_4_config__ ->ISR_Routines.Capture_Compare_4_ISR();
 8002852:	4b14      	ldr	r3, [pc, #80]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800285a:	4798      	blx	r3

	}
	if (__timer_4_config__ ->ISR_Routines.Update_ISR) {
 800285c:	4b11      	ldr	r3, [pc, #68]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002864:	2b00      	cmp	r3, #0
 8002866:	d00a      	beq.n	800287e <TIM4_IRQHandler+0xae>

		TIM4->SR &= ~TIM_SR_UIF;  // Clear the Capture Compare interrupt flag
 8002868:	4b0f      	ldr	r3, [pc, #60]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	4a0e      	ldr	r2, [pc, #56]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 800286e:	f023 0301 	bic.w	r3, r3, #1
 8002872:	6113      	str	r3, [r2, #16]
		__timer_4_config__ ->ISR_Routines.Update_ISR();
 8002874:	4b0b      	ldr	r3, [pc, #44]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800287c:	4798      	blx	r3

	}
	if (__timer_4_config__ ->ISR_Routines.Trigger_ISR) {
 800287e:	4b09      	ldr	r3, [pc, #36]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00a      	beq.n	80028a0 <TIM4_IRQHandler+0xd0>

		TIM4->SR &= ~TIM_SR_TIF;  // Clear the Capture Compare interrupt flag
 800288a:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	4a06      	ldr	r2, [pc, #24]	@ (80028a8 <TIM4_IRQHandler+0xd8>)
 8002890:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002894:	6113      	str	r3, [r2, #16]
		__timer_4_config__ ->ISR_Routines.Trigger_ISR();
 8002896:	4b03      	ldr	r3, [pc, #12]	@ (80028a4 <TIM4_IRQHandler+0xd4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800289e:	4798      	blx	r3

	}
}
 80028a0:	bf00      	nop
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	200000b4 	.word	0x200000b4
 80028a8:	40000800 	.word	0x40000800

080028ac <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	if (__timer_5_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 80028b0:	4b33      	ldr	r3, [pc, #204]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00a      	beq.n	80028d2 <TIM5_IRQHandler+0x26>

		TIM5->SR &= ~TIM_SR_CC1IF;  // Clear the Capture Compare interrupt flag
 80028bc:	4b31      	ldr	r3, [pc, #196]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	4a30      	ldr	r2, [pc, #192]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 80028c2:	f023 0302 	bic.w	r3, r3, #2
 80028c6:	6113      	str	r3, [r2, #16]
		__timer_5_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 80028c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028d0:	4798      	blx	r3

	}
	if (__timer_5_config__ ->ISR_Routines.Capture_Compare_2_ISR) {
 80028d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00a      	beq.n	80028f4 <TIM5_IRQHandler+0x48>

		TIM5->SR &= ~TIM_SR_CC2IF;  // Clear the Capture Compare interrupt flag
 80028de:	4b29      	ldr	r3, [pc, #164]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	4a28      	ldr	r2, [pc, #160]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 80028e4:	f023 0304 	bic.w	r3, r3, #4
 80028e8:	6113      	str	r3, [r2, #16]
		__timer_5_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 80028ea:	4b25      	ldr	r3, [pc, #148]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f2:	4798      	blx	r3

	}
	if (__timer_5_config__ ->ISR_Routines.Capture_Compare_3_ISR) {
 80028f4:	4b22      	ldr	r3, [pc, #136]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00a      	beq.n	8002916 <TIM5_IRQHandler+0x6a>

		TIM5->SR &= ~TIM_SR_CC3IF;  // Clear the Capture Compare interrupt flag
 8002900:	4b20      	ldr	r3, [pc, #128]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	4a1f      	ldr	r2, [pc, #124]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 8002906:	f023 0308 	bic.w	r3, r3, #8
 800290a:	6113      	str	r3, [r2, #16]
		__timer_5_config__ ->ISR_Routines.Capture_Compare_3_ISR();
 800290c:	4b1c      	ldr	r3, [pc, #112]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002914:	4798      	blx	r3

	}
	if (__timer_5_config__ ->ISR_Routines.Capture_Compare_4_ISR) {
 8002916:	4b1a      	ldr	r3, [pc, #104]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00a      	beq.n	8002938 <TIM5_IRQHandler+0x8c>

		TIM5->SR &= ~TIM_SR_CC4IF;  // Clear the Capture Compare interrupt flag
 8002922:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	4a17      	ldr	r2, [pc, #92]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 8002928:	f023 0310 	bic.w	r3, r3, #16
 800292c:	6113      	str	r3, [r2, #16]
		__timer_5_config__ ->ISR_Routines.Capture_Compare_4_ISR();
 800292e:	4b14      	ldr	r3, [pc, #80]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002936:	4798      	blx	r3

	}
	if (__timer_5_config__ ->ISR_Routines.Update_ISR) {
 8002938:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00a      	beq.n	800295a <TIM5_IRQHandler+0xae>

		TIM5->SR &= ~TIM_SR_UIF;  // Clear the Capture Compare interrupt flag
 8002944:	4b0f      	ldr	r3, [pc, #60]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	4a0e      	ldr	r2, [pc, #56]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 800294a:	f023 0301 	bic.w	r3, r3, #1
 800294e:	6113      	str	r3, [r2, #16]
		__timer_5_config__ ->ISR_Routines.Update_ISR();
 8002950:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002958:	4798      	blx	r3

	}
	if (__timer_5_config__ ->ISR_Routines.Trigger_ISR) {
 800295a:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <TIM5_IRQHandler+0xd0>

		TIM5->SR &= ~TIM_SR_TIF;  // Clear the Capture Compare interrupt flag
 8002966:	4b07      	ldr	r3, [pc, #28]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	4a06      	ldr	r2, [pc, #24]	@ (8002984 <TIM5_IRQHandler+0xd8>)
 800296c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002970:	6113      	str	r3, [r2, #16]
		__timer_5_config__ ->ISR_Routines.Trigger_ISR();
 8002972:	4b03      	ldr	r3, [pc, #12]	@ (8002980 <TIM5_IRQHandler+0xd4>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800297a:	4798      	blx	r3

	}
}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}
 8002980:	200000b8 	.word	0x200000b8
 8002984:	40000c00 	.word	0x40000c00

08002988 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	if (__timer_6_config__->ISR_Routines.Update_ISR) {
 800298c:	4b09      	ldr	r3, [pc, #36]	@ (80029b4 <TIM6_DAC_IRQHandler+0x2c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00a      	beq.n	80029ae <TIM6_DAC_IRQHandler+0x26>
		TIM6->SR &= ~TIM_SR_UIF;  // Clear the Capture Compare interrupt flag
 8002998:	4b07      	ldr	r3, [pc, #28]	@ (80029b8 <TIM6_DAC_IRQHandler+0x30>)
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	4a06      	ldr	r2, [pc, #24]	@ (80029b8 <TIM6_DAC_IRQHandler+0x30>)
 800299e:	f023 0301 	bic.w	r3, r3, #1
 80029a2:	6113      	str	r3, [r2, #16]
		__timer_6_config__->ISR_Routines.Update_ISR();
 80029a4:	4b03      	ldr	r3, [pc, #12]	@ (80029b4 <TIM6_DAC_IRQHandler+0x2c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029ac:	4798      	blx	r3
	}
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	200000bc 	.word	0x200000bc
 80029b8:	40001000 	.word	0x40001000

080029bc <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
	if (__timer_7_config__->ISR_Routines.Update_ISR) {
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <TIM7_IRQHandler+0x2c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <TIM7_IRQHandler+0x26>
		TIM7->SR &= ~TIM_SR_UIF;  // Clear the Capture Compare interrupt flag
 80029cc:	4b07      	ldr	r3, [pc, #28]	@ (80029ec <TIM7_IRQHandler+0x30>)
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	4a06      	ldr	r2, [pc, #24]	@ (80029ec <TIM7_IRQHandler+0x30>)
 80029d2:	f023 0301 	bic.w	r3, r3, #1
 80029d6:	6113      	str	r3, [r2, #16]
		__timer_7_config__->ISR_Routines.Update_ISR();
 80029d8:	4b03      	ldr	r3, [pc, #12]	@ (80029e8 <TIM7_IRQHandler+0x2c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029e0:	4798      	blx	r3
	}
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	200000c0 	.word	0x200000c0
 80029ec:	40001400 	.word	0x40001400

080029f0 <TIM8_BRK_TIM12_IRQHandler>:



void TIM8_BRK_TIM12_IRQHandler(void) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	if (__timer_8_config__ ->ISR_Routines.Break_ISR) {
 80029f4:	4b2b      	ldr	r3, [pc, #172]	@ (8002aa4 <TIM8_BRK_TIM12_IRQHandler+0xb4>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00a      	beq.n	8002a16 <TIM8_BRK_TIM12_IRQHandler+0x26>
		__timer_8_config__ ->ISR_Routines.Break_ISR();
 8002a00:	4b28      	ldr	r3, [pc, #160]	@ (8002aa4 <TIM8_BRK_TIM12_IRQHandler+0xb4>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002a08:	4798      	blx	r3
		TIM1->SR &= ~TIM_SR_BIF;  // Clear the Break interrupt flag
 8002a0a:	4b27      	ldr	r3, [pc, #156]	@ (8002aa8 <TIM8_BRK_TIM12_IRQHandler+0xb8>)
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	4a26      	ldr	r2, [pc, #152]	@ (8002aa8 <TIM8_BRK_TIM12_IRQHandler+0xb8>)
 8002a10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a14:	6113      	str	r3, [r2, #16]
	}

	if (__timer_12_config__ ->ISR_Routines.Capture_Compare_1_ISR){
 8002a16:	4b25      	ldr	r3, [pc, #148]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00a      	beq.n	8002a38 <TIM8_BRK_TIM12_IRQHandler+0x48>
		__timer_12_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002a22:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a2a:	4798      	blx	r3
		TIM9->SR &= ~TIM_SR_CC1IF;  // Clear the Break interrupt flag
 8002a2c:	4b20      	ldr	r3, [pc, #128]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a32:	f023 0302 	bic.w	r3, r3, #2
 8002a36:	6113      	str	r3, [r2, #16]
	}

	if (__timer_12_config__ ->ISR_Routines.Capture_Compare_2_ISR){
 8002a38:	4b1c      	ldr	r3, [pc, #112]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00a      	beq.n	8002a5a <TIM8_BRK_TIM12_IRQHandler+0x6a>
		__timer_12_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 8002a44:	4b19      	ldr	r3, [pc, #100]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a4c:	4798      	blx	r3
		TIM9->SR &= ~TIM_SR_CC2IF;  // Clear the Break interrupt flag
 8002a4e:	4b18      	ldr	r3, [pc, #96]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	4a17      	ldr	r2, [pc, #92]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a54:	f023 0304 	bic.w	r3, r3, #4
 8002a58:	6113      	str	r3, [r2, #16]
	}

	if (__timer_12_config__ ->ISR_Routines.Update_ISR){
 8002a5a:	4b14      	ldr	r3, [pc, #80]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00a      	beq.n	8002a7c <TIM8_BRK_TIM12_IRQHandler+0x8c>
		__timer_12_config__ ->ISR_Routines.Update_ISR();
 8002a66:	4b11      	ldr	r3, [pc, #68]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a6e:	4798      	blx	r3
		TIM9->SR &= ~TIM_SR_UIF;  // Clear the Break interrupt flag
 8002a70:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a76:	f023 0301 	bic.w	r3, r3, #1
 8002a7a:	6113      	str	r3, [r2, #16]
	}

	if (__timer_12_config__ ->ISR_Routines.Trigger_ISR){
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00a      	beq.n	8002a9e <TIM8_BRK_TIM12_IRQHandler+0xae>
		__timer_12_config__ ->ISR_Routines.Trigger_ISR();
 8002a88:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <TIM8_BRK_TIM12_IRQHandler+0xbc>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a90:	4798      	blx	r3
		TIM9->SR &= ~TIM_SR_TIF;  // Clear the Break interrupt flag
 8002a92:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	4a06      	ldr	r2, [pc, #24]	@ (8002ab0 <TIM8_BRK_TIM12_IRQHandler+0xc0>)
 8002a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a9c:	6113      	str	r3, [r2, #16]
	}

}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	200000c4 	.word	0x200000c4
 8002aa8:	40010000 	.word	0x40010000
 8002aac:	200000d4 	.word	0x200000d4
 8002ab0:	40014000 	.word	0x40014000

08002ab4 <TIM8_UP_TIM13_IRQHandler>:

void TIM8_UP_TIM13_IRQHandler(void) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	if (__timer_1_config__ ->ISR_Routines.Update_ISR) {
 8002ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b24 <TIM8_UP_TIM13_IRQHandler+0x70>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00a      	beq.n	8002ada <TIM8_UP_TIM13_IRQHandler+0x26>
		__timer_1_config__ ->ISR_Routines.Update_ISR();
 8002ac4:	4b17      	ldr	r3, [pc, #92]	@ (8002b24 <TIM8_UP_TIM13_IRQHandler+0x70>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002acc:	4798      	blx	r3
		TIM1->SR &= ~TIM_SR_UIF;  // Clear the Update interrupt flag
 8002ace:	4b16      	ldr	r3, [pc, #88]	@ (8002b28 <TIM8_UP_TIM13_IRQHandler+0x74>)
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	4a15      	ldr	r2, [pc, #84]	@ (8002b28 <TIM8_UP_TIM13_IRQHandler+0x74>)
 8002ad4:	f023 0301 	bic.w	r3, r3, #1
 8002ad8:	6113      	str	r3, [r2, #16]
	}

	if (__timer_13_config__ ->ISR_Routines.Update_ISR) {
 8002ada:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <TIM8_UP_TIM13_IRQHandler+0x78>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00a      	beq.n	8002afc <TIM8_UP_TIM13_IRQHandler+0x48>
		__timer_13_config__ ->ISR_Routines.Update_ISR();
 8002ae6:	4b11      	ldr	r3, [pc, #68]	@ (8002b2c <TIM8_UP_TIM13_IRQHandler+0x78>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002aee:	4798      	blx	r3
		TIM13->SR &= ~TIM_SR_UIF;  // Clear the Update interrupt flag
 8002af0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b30 <TIM8_UP_TIM13_IRQHandler+0x7c>)
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	4a0e      	ldr	r2, [pc, #56]	@ (8002b30 <TIM8_UP_TIM13_IRQHandler+0x7c>)
 8002af6:	f023 0301 	bic.w	r3, r3, #1
 8002afa:	6113      	str	r3, [r2, #16]
	}

	if (__timer_13_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002afc:	4b0b      	ldr	r3, [pc, #44]	@ (8002b2c <TIM8_UP_TIM13_IRQHandler+0x78>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00a      	beq.n	8002b1e <TIM8_UP_TIM13_IRQHandler+0x6a>
		__timer_13_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002b08:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <TIM8_UP_TIM13_IRQHandler+0x78>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b10:	4798      	blx	r3
		TIM13->SR &= ~TIM_SR_CC1IF;  // Clear the Update interrupt flag
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <TIM8_UP_TIM13_IRQHandler+0x7c>)
 8002b14:	691b      	ldr	r3, [r3, #16]
 8002b16:	4a06      	ldr	r2, [pc, #24]	@ (8002b30 <TIM8_UP_TIM13_IRQHandler+0x7c>)
 8002b18:	f023 0302 	bic.w	r3, r3, #2
 8002b1c:	6113      	str	r3, [r2, #16]
	}

}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	200000a8 	.word	0x200000a8
 8002b28:	40010000 	.word	0x40010000
 8002b2c:	200000d8 	.word	0x200000d8
 8002b30:	40001c00 	.word	0x40001c00

08002b34 <TIM8_TRG_COM_TIM14_IRQHandler>:

void TIM8_TRG_COM_TIM14_IRQHandler(void) {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
	if (__timer_8_config__ ->ISR_Routines.Trigger_ISR) {
 8002b38:	4b22      	ldr	r3, [pc, #136]	@ (8002bc4 <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00a      	beq.n	8002b5a <TIM8_TRG_COM_TIM14_IRQHandler+0x26>
		__timer_8_config__ ->ISR_Routines.Trigger_ISR();
 8002b44:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc4 <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b4c:	4798      	blx	r3

		TIM8->SR &= ~TIM_SR_TIF;  // Clear the Trigger interrupt flag
 8002b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc8 <TIM8_TRG_COM_TIM14_IRQHandler+0x94>)
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	4a1d      	ldr	r2, [pc, #116]	@ (8002bc8 <TIM8_TRG_COM_TIM14_IRQHandler+0x94>)
 8002b54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b58:	6113      	str	r3, [r2, #16]
	}

	if (__timer_8_config__ ->ISR_Routines.Commutation_ISR) {
 8002b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc4 <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00a      	beq.n	8002b7c <TIM8_TRG_COM_TIM14_IRQHandler+0x48>
		__timer_8_config__ ->ISR_Routines.Commutation_ISR();
 8002b66:	4b17      	ldr	r3, [pc, #92]	@ (8002bc4 <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002b6e:	4798      	blx	r3

		TIM8->SR &= ~TIM_SR_COMIF;  // Clear the Trigger interrupt flag
 8002b70:	4b15      	ldr	r3, [pc, #84]	@ (8002bc8 <TIM8_TRG_COM_TIM14_IRQHandler+0x94>)
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	4a14      	ldr	r2, [pc, #80]	@ (8002bc8 <TIM8_TRG_COM_TIM14_IRQHandler+0x94>)
 8002b76:	f023 0320 	bic.w	r3, r3, #32
 8002b7a:	6113      	str	r3, [r2, #16]
	}

	if (__timer_14_config__ ->ISR_Routines.Update_ISR) {
 8002b7c:	4b13      	ldr	r3, [pc, #76]	@ (8002bcc <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00a      	beq.n	8002b9e <TIM8_TRG_COM_TIM14_IRQHandler+0x6a>
		__timer_14_config__ ->ISR_Routines.Update_ISR();
 8002b88:	4b10      	ldr	r3, [pc, #64]	@ (8002bcc <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b90:	4798      	blx	r3
		TIM14->SR &= ~TIM_SR_UIF;  // Clear the Update interrupt flag
 8002b92:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd0 <TIM8_TRG_COM_TIM14_IRQHandler+0x9c>)
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd0 <TIM8_TRG_COM_TIM14_IRQHandler+0x9c>)
 8002b98:	f023 0301 	bic.w	r3, r3, #1
 8002b9c:	6113      	str	r3, [r2, #16]
	}

	if (__timer_14_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <TIM8_TRG_COM_TIM14_IRQHandler+0x8c>
		__timer_14_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002baa:	4b08      	ldr	r3, [pc, #32]	@ (8002bcc <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb2:	4798      	blx	r3
		TIM14->SR &= ~TIM_SR_CC1IF;  // Clear the Update interrupt flag
 8002bb4:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <TIM8_TRG_COM_TIM14_IRQHandler+0x9c>)
 8002bb6:	691b      	ldr	r3, [r3, #16]
 8002bb8:	4a05      	ldr	r2, [pc, #20]	@ (8002bd0 <TIM8_TRG_COM_TIM14_IRQHandler+0x9c>)
 8002bba:	f023 0302 	bic.w	r3, r3, #2
 8002bbe:	6113      	str	r3, [r2, #16]
	}

}
 8002bc0:	bf00      	nop
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	200000c4 	.word	0x200000c4
 8002bc8:	40010400 	.word	0x40010400
 8002bcc:	200000dc 	.word	0x200000dc
 8002bd0:	40002000 	.word	0x40002000

08002bd4 <TIM8_CC_IRQHandler>:

void TIM8_CC_IRQHandler(void) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
	if (__timer_8_config__ ->ISR_Routines.Capture_Compare_1_ISR) {
 8002bd8:	4b22      	ldr	r3, [pc, #136]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00a      	beq.n	8002bfa <TIM8_CC_IRQHandler+0x26>
		__timer_8_config__ ->ISR_Routines.Capture_Compare_1_ISR();
 8002be4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bec:	4798      	blx	r3

		TIM8->SR &= ~TIM_SR_CC1IF;  // Clear the Capture Compare interrupt flag
 8002bee:	4b1e      	ldr	r3, [pc, #120]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002bf4:	f023 0302 	bic.w	r3, r3, #2
 8002bf8:	6113      	str	r3, [r2, #16]
	}

	if (__timer_8_config__ ->ISR_Routines.Capture_Compare_2_ISR) {
 8002bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00a      	beq.n	8002c1c <TIM8_CC_IRQHandler+0x48>
		__timer_8_config__ ->ISR_Routines.Capture_Compare_2_ISR();
 8002c06:	4b17      	ldr	r3, [pc, #92]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c0e:	4798      	blx	r3

		TIM8->SR &= ~TIM_SR_CC2IF;  // Clear the Capture Compare interrupt flag
 8002c10:	4b15      	ldr	r3, [pc, #84]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	4a14      	ldr	r2, [pc, #80]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002c16:	f023 0304 	bic.w	r3, r3, #4
 8002c1a:	6113      	str	r3, [r2, #16]
	}

	if (__timer_8_config__ ->ISR_Routines.Capture_Compare_3_ISR) {
 8002c1c:	4b11      	ldr	r3, [pc, #68]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00a      	beq.n	8002c3e <TIM8_CC_IRQHandler+0x6a>
		__timer_8_config__ ->ISR_Routines.Capture_Compare_3_ISR();
 8002c28:	4b0e      	ldr	r3, [pc, #56]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c30:	4798      	blx	r3

		TIM8->SR &= ~TIM_SR_CC3IF;  // Clear the Capture Compare interrupt flag
 8002c32:	4b0d      	ldr	r3, [pc, #52]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	4a0c      	ldr	r2, [pc, #48]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002c38:	f023 0308 	bic.w	r3, r3, #8
 8002c3c:	6113      	str	r3, [r2, #16]
	}

	if (__timer_8_config__ ->ISR_Routines.Capture_Compare_4_ISR) {
 8002c3e:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00a      	beq.n	8002c60 <TIM8_CC_IRQHandler+0x8c>
		__timer_8_config__ ->ISR_Routines.Capture_Compare_4_ISR();
 8002c4a:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <TIM8_CC_IRQHandler+0x90>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c52:	4798      	blx	r3

		TIM8->SR &= ~TIM_SR_CC4IF;  // Clear the Capture Compare interrupt flag
 8002c54:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	4a03      	ldr	r2, [pc, #12]	@ (8002c68 <TIM8_CC_IRQHandler+0x94>)
 8002c5a:	f023 0310 	bic.w	r3, r3, #16
 8002c5e:	6113      	str	r3, [r2, #16]
	}
}
 8002c60:	bf00      	nop
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	200000c4 	.word	0x200000c4
 8002c68:	40010400 	.word	0x40010400

08002c6c <Timer_1_Pin_Init>:


static void Timer_1_Pin_Init(Timer_Config *config)
{
 8002c6c:	b590      	push	{r4, r7, lr}
 8002c6e:	b087      	sub	sp, #28
 8002c70:	af04      	add	r7, sp, #16
 8002c72:	6078      	str	r0, [r7, #4]

	RCC -> APB2ENR |= RCC_APB2ENR_TIM1EN;
 8002c74:	4b7d      	ldr	r3, [pc, #500]	@ (8002e6c <Timer_1_Pin_Init+0x200>)
 8002c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c78:	4a7c      	ldr	r2, [pc, #496]	@ (8002e6c <Timer_1_Pin_Init+0x200>)
 8002c7a:	f043 0301 	orr.w	r3, r3, #1
 8002c7e:	6453      	str	r3, [r2, #68]	@ 0x44


	if(config -> Channel_1.Enable ==  true)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	7c1b      	ldrb	r3, [r3, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d026      	beq.n	8002cd6 <Timer_1_Pin_Init+0x6a>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH1_PA8)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	8a9b      	ldrh	r3, [r3, #20]
 8002c8c:	22a8      	movs	r2, #168	@ 0xa8
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d10e      	bne.n	8002cb0 <Timer_1_Pin_Init+0x44>
			GPIO_Pin_Init(GPIOA, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002c92:	2002      	movs	r0, #2
 8002c94:	2402      	movs	r4, #2
 8002c96:	2303      	movs	r3, #3
 8002c98:	2204      	movs	r2, #4
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	9102      	str	r1, [sp, #8]
 8002c9e:	9201      	str	r2, [sp, #4]
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	4623      	mov	r3, r4
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	2108      	movs	r1, #8
 8002ca8:	4871      	ldr	r0, [pc, #452]	@ (8002e70 <Timer_1_Pin_Init+0x204>)
 8002caa:	f7ff faa7 	bl	80021fc <GPIO_Pin_Init>
 8002cae:	e012      	b.n	8002cd6 <Timer_1_Pin_Init+0x6a>
		else if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH1_PE9)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	8a9b      	ldrh	r3, [r3, #20]
 8002cb4:	22e9      	movs	r2, #233	@ 0xe9
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d10d      	bne.n	8002cd6 <Timer_1_Pin_Init+0x6a>
			GPIO_Pin_Init(GPIOE, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002cba:	2002      	movs	r0, #2
 8002cbc:	2402      	movs	r4, #2
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	2204      	movs	r2, #4
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	9102      	str	r1, [sp, #8]
 8002cc6:	9201      	str	r2, [sp, #4]
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	4623      	mov	r3, r4
 8002ccc:	4602      	mov	r2, r0
 8002cce:	2109      	movs	r1, #9
 8002cd0:	4868      	ldr	r0, [pc, #416]	@ (8002e74 <Timer_1_Pin_Init+0x208>)
 8002cd2:	f7ff fa93 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	7d9b      	ldrb	r3, [r3, #22]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d027      	beq.n	8002d2e <Timer_1_Pin_Init+0xc2>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH2_PA9)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	8b5b      	ldrh	r3, [r3, #26]
 8002ce2:	22a9      	movs	r2, #169	@ 0xa9
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d10e      	bne.n	8002d06 <Timer_1_Pin_Init+0x9a>
			GPIO_Pin_Init(GPIOA, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002ce8:	2002      	movs	r0, #2
 8002cea:	2402      	movs	r4, #2
 8002cec:	2303      	movs	r3, #3
 8002cee:	2204      	movs	r2, #4
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	9102      	str	r1, [sp, #8]
 8002cf4:	9201      	str	r2, [sp, #4]
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	4623      	mov	r3, r4
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	2109      	movs	r1, #9
 8002cfe:	485c      	ldr	r0, [pc, #368]	@ (8002e70 <Timer_1_Pin_Init+0x204>)
 8002d00:	f7ff fa7c 	bl	80021fc <GPIO_Pin_Init>
 8002d04:	e013      	b.n	8002d2e <Timer_1_Pin_Init+0xc2>
		else if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH2_PE11)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	8b5b      	ldrh	r3, [r3, #26]
 8002d0a:	f640 6211 	movw	r2, #3601	@ 0xe11
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d10d      	bne.n	8002d2e <Timer_1_Pin_Init+0xc2>
			GPIO_Pin_Init(GPIOE, 11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002d12:	2002      	movs	r0, #2
 8002d14:	2402      	movs	r4, #2
 8002d16:	2303      	movs	r3, #3
 8002d18:	2204      	movs	r2, #4
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	9102      	str	r1, [sp, #8]
 8002d1e:	9201      	str	r2, [sp, #4]
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	4623      	mov	r3, r4
 8002d24:	4602      	mov	r2, r0
 8002d26:	210b      	movs	r1, #11
 8002d28:	4852      	ldr	r0, [pc, #328]	@ (8002e74 <Timer_1_Pin_Init+0x208>)
 8002d2a:	f7ff fa67 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_3.Enable ==  true)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	7f1b      	ldrb	r3, [r3, #28]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d028      	beq.n	8002d88 <Timer_1_Pin_Init+0x11c>
	{
		if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH3_PA10)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	8c1b      	ldrh	r3, [r3, #32]
 8002d3a:	f44f 6221 	mov.w	r2, #2576	@ 0xa10
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d10e      	bne.n	8002d60 <Timer_1_Pin_Init+0xf4>
			GPIO_Pin_Init(GPIOA, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002d42:	2002      	movs	r0, #2
 8002d44:	2402      	movs	r4, #2
 8002d46:	2303      	movs	r3, #3
 8002d48:	2204      	movs	r2, #4
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	9102      	str	r1, [sp, #8]
 8002d4e:	9201      	str	r2, [sp, #4]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	4623      	mov	r3, r4
 8002d54:	4602      	mov	r2, r0
 8002d56:	210a      	movs	r1, #10
 8002d58:	4845      	ldr	r0, [pc, #276]	@ (8002e70 <Timer_1_Pin_Init+0x204>)
 8002d5a:	f7ff fa4f 	bl	80021fc <GPIO_Pin_Init>
 8002d5e:	e013      	b.n	8002d88 <Timer_1_Pin_Init+0x11c>
		else if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH3_PE13)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	8c1b      	ldrh	r3, [r3, #32]
 8002d64:	f640 6213 	movw	r2, #3603	@ 0xe13
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d10d      	bne.n	8002d88 <Timer_1_Pin_Init+0x11c>
			GPIO_Pin_Init(GPIOE, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002d6c:	2002      	movs	r0, #2
 8002d6e:	2402      	movs	r4, #2
 8002d70:	2303      	movs	r3, #3
 8002d72:	2204      	movs	r2, #4
 8002d74:	2101      	movs	r1, #1
 8002d76:	9102      	str	r1, [sp, #8]
 8002d78:	9201      	str	r2, [sp, #4]
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	4623      	mov	r3, r4
 8002d7e:	4602      	mov	r2, r0
 8002d80:	210d      	movs	r1, #13
 8002d82:	483c      	ldr	r0, [pc, #240]	@ (8002e74 <Timer_1_Pin_Init+0x208>)
 8002d84:	f7ff fa3a 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_4.Enable ==  true)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d028      	beq.n	8002de4 <Timer_1_Pin_Init+0x178>
	{
		if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH4_PA11)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d96:	f640 2211 	movw	r2, #2577	@ 0xa11
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10e      	bne.n	8002dbc <Timer_1_Pin_Init+0x150>
			GPIO_Pin_Init(GPIOA, 11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002d9e:	2002      	movs	r0, #2
 8002da0:	2402      	movs	r4, #2
 8002da2:	2303      	movs	r3, #3
 8002da4:	2204      	movs	r2, #4
 8002da6:	2101      	movs	r1, #1
 8002da8:	9102      	str	r1, [sp, #8]
 8002daa:	9201      	str	r2, [sp, #4]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	4623      	mov	r3, r4
 8002db0:	4602      	mov	r2, r0
 8002db2:	210b      	movs	r1, #11
 8002db4:	482e      	ldr	r0, [pc, #184]	@ (8002e70 <Timer_1_Pin_Init+0x204>)
 8002db6:	f7ff fa21 	bl	80021fc <GPIO_Pin_Init>
 8002dba:	e013      	b.n	8002de4 <Timer_1_Pin_Init+0x178>
		else if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_1.CH4_PE14)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002dc0:	f640 6214 	movw	r2, #3604	@ 0xe14
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d10d      	bne.n	8002de4 <Timer_1_Pin_Init+0x178>
			GPIO_Pin_Init(GPIOE, 14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_1);
 8002dc8:	2002      	movs	r0, #2
 8002dca:	2402      	movs	r4, #2
 8002dcc:	2303      	movs	r3, #3
 8002dce:	2204      	movs	r2, #4
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	9102      	str	r1, [sp, #8]
 8002dd4:	9201      	str	r2, [sp, #4]
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	4623      	mov	r3, r4
 8002dda:	4602      	mov	r2, r0
 8002ddc:	210e      	movs	r1, #14
 8002dde:	4825      	ldr	r0, [pc, #148]	@ (8002e74 <Timer_1_Pin_Init+0x208>)
 8002de0:	f7ff fa0c 	bl	80021fc <GPIO_Pin_Init>
	}


	if(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Break_Interrupt)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002dea:	461a      	mov	r2, r3
 8002dec:	2380      	movs	r3, #128	@ 0x80
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d103      	bne.n	8002dfa <Timer_1_Pin_Init+0x18e>
	{
		NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002df2:	2018      	movs	r0, #24
 8002df4:	f7ff faaa 	bl	800234c <__NVIC_EnableIRQ>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4))
	{
		NVIC_EnableIRQ(TIM1_CC_IRQn);
	}
}
 8002df8:	e034      	b.n	8002e64 <Timer_1_Pin_Init+0x1f8>
	else if(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.COM_Interrupt)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002e00:	461a      	mov	r2, r3
 8002e02:	2320      	movs	r3, #32
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d103      	bne.n	8002e10 <Timer_1_Pin_Init+0x1a4>
		NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002e08:	201a      	movs	r0, #26
 8002e0a:	f7ff fa9f 	bl	800234c <__NVIC_EnableIRQ>
}
 8002e0e:	e029      	b.n	8002e64 <Timer_1_Pin_Init+0x1f8>
	else if(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002e16:	461a      	mov	r2, r3
 8002e18:	2301      	movs	r3, #1
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d103      	bne.n	8002e26 <Timer_1_Pin_Init+0x1ba>
		NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e1e:	2019      	movs	r0, #25
 8002e20:	f7ff fa94 	bl	800234c <__NVIC_EnableIRQ>
}
 8002e24:	e01e      	b.n	8002e64 <Timer_1_Pin_Init+0x1f8>
	else if((config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	2302      	movs	r3, #2
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d014      	beq.n	8002e5e <Timer_1_Pin_Init+0x1f2>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	2304      	movs	r3, #4
	else if((config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d00d      	beq.n	8002e5e <Timer_1_Pin_Init+0x1f2>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002e48:	461a      	mov	r2, r3
 8002e4a:	2308      	movs	r3, #8
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d006      	beq.n	8002e5e <Timer_1_Pin_Init+0x1f2>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002e56:	461a      	mov	r2, r3
 8002e58:	2310      	movs	r3, #16
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d102      	bne.n	8002e64 <Timer_1_Pin_Init+0x1f8>
		NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002e5e:	201b      	movs	r0, #27
 8002e60:	f7ff fa74 	bl	800234c <__NVIC_EnableIRQ>
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd90      	pop	{r4, r7, pc}
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	40020000 	.word	0x40020000
 8002e74:	40021000 	.word	0x40021000

08002e78 <Timer_2_Pin_Init>:

static void Timer_2_Pin_Init(Timer_Config *config)
{
 8002e78:	b590      	push	{r4, r7, lr}
 8002e7a:	b087      	sub	sp, #28
 8002e7c:	af04      	add	r7, sp, #16
 8002e7e:	6078      	str	r0, [r7, #4]

	RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002e80:	4b7e      	ldr	r3, [pc, #504]	@ (800307c <Timer_2_Pin_Init+0x204>)
 8002e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e84:	4a7d      	ldr	r2, [pc, #500]	@ (800307c <Timer_2_Pin_Init+0x204>)
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	6413      	str	r3, [r2, #64]	@ 0x40

	__timer_2_config__ = config;
 8002e8c:	4a7c      	ldr	r2, [pc, #496]	@ (8003080 <Timer_2_Pin_Init+0x208>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6013      	str	r3, [r2, #0]

	if(config -> Channel_1.Enable ==  true)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	7c1b      	ldrb	r3, [r3, #16]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d03b      	beq.n	8002f12 <Timer_2_Pin_Init+0x9a>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH1_PA0)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	8a9b      	ldrh	r3, [r3, #20]
 8002e9e:	22a0      	movs	r2, #160	@ 0xa0
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d10e      	bne.n	8002ec2 <Timer_2_Pin_Init+0x4a>
			GPIO_Pin_Init(GPIOA, 0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002ea4:	2002      	movs	r0, #2
 8002ea6:	2400      	movs	r4, #0
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	2204      	movs	r2, #4
 8002eac:	2101      	movs	r1, #1
 8002eae:	9102      	str	r1, [sp, #8]
 8002eb0:	9201      	str	r2, [sp, #4]
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	4623      	mov	r3, r4
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4872      	ldr	r0, [pc, #456]	@ (8003084 <Timer_2_Pin_Init+0x20c>)
 8002ebc:	f7ff f99e 	bl	80021fc <GPIO_Pin_Init>
 8002ec0:	e027      	b.n	8002f12 <Timer_2_Pin_Init+0x9a>
		else if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH1_PA15)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	8a9b      	ldrh	r3, [r3, #20]
 8002ec6:	f640 2215 	movw	r2, #2581	@ 0xa15
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d10e      	bne.n	8002eec <Timer_2_Pin_Init+0x74>
			GPIO_Pin_Init(GPIOA, 15, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002ece:	2002      	movs	r0, #2
 8002ed0:	2402      	movs	r4, #2
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	9102      	str	r1, [sp, #8]
 8002eda:	9201      	str	r2, [sp, #4]
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	4623      	mov	r3, r4
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	210f      	movs	r1, #15
 8002ee4:	4867      	ldr	r0, [pc, #412]	@ (8003084 <Timer_2_Pin_Init+0x20c>)
 8002ee6:	f7ff f989 	bl	80021fc <GPIO_Pin_Init>
 8002eea:	e012      	b.n	8002f12 <Timer_2_Pin_Init+0x9a>
		else if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH1_PA5)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	8a9b      	ldrh	r3, [r3, #20]
 8002ef0:	22a5      	movs	r2, #165	@ 0xa5
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d10d      	bne.n	8002f12 <Timer_2_Pin_Init+0x9a>
			GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002ef6:	2002      	movs	r0, #2
 8002ef8:	2402      	movs	r4, #2
 8002efa:	2303      	movs	r3, #3
 8002efc:	2204      	movs	r2, #4
 8002efe:	2101      	movs	r1, #1
 8002f00:	9102      	str	r1, [sp, #8]
 8002f02:	9201      	str	r2, [sp, #4]
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	4623      	mov	r3, r4
 8002f08:	4602      	mov	r2, r0
 8002f0a:	2105      	movs	r1, #5
 8002f0c:	485d      	ldr	r0, [pc, #372]	@ (8003084 <Timer_2_Pin_Init+0x20c>)
 8002f0e:	f7ff f975 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	7d9b      	ldrb	r3, [r3, #22]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d026      	beq.n	8002f68 <Timer_2_Pin_Init+0xf0>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH2_PA1)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8b5b      	ldrh	r3, [r3, #26]
 8002f1e:	22a1      	movs	r2, #161	@ 0xa1
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d10e      	bne.n	8002f42 <Timer_2_Pin_Init+0xca>
			GPIO_Pin_Init(GPIOA, 1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002f24:	2002      	movs	r0, #2
 8002f26:	2400      	movs	r4, #0
 8002f28:	2303      	movs	r3, #3
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	9102      	str	r1, [sp, #8]
 8002f30:	9201      	str	r2, [sp, #4]
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	4623      	mov	r3, r4
 8002f36:	4602      	mov	r2, r0
 8002f38:	2101      	movs	r1, #1
 8002f3a:	4852      	ldr	r0, [pc, #328]	@ (8003084 <Timer_2_Pin_Init+0x20c>)
 8002f3c:	f7ff f95e 	bl	80021fc <GPIO_Pin_Init>
 8002f40:	e012      	b.n	8002f68 <Timer_2_Pin_Init+0xf0>
		else if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH2_PB3)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	8b5b      	ldrh	r3, [r3, #26]
 8002f46:	22b3      	movs	r2, #179	@ 0xb3
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d10d      	bne.n	8002f68 <Timer_2_Pin_Init+0xf0>
			GPIO_Pin_Init(GPIOB,3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002f4c:	2002      	movs	r0, #2
 8002f4e:	2402      	movs	r4, #2
 8002f50:	2303      	movs	r3, #3
 8002f52:	2204      	movs	r2, #4
 8002f54:	2101      	movs	r1, #1
 8002f56:	9102      	str	r1, [sp, #8]
 8002f58:	9201      	str	r2, [sp, #4]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	4623      	mov	r3, r4
 8002f5e:	4602      	mov	r2, r0
 8002f60:	2103      	movs	r1, #3
 8002f62:	4849      	ldr	r0, [pc, #292]	@ (8003088 <Timer_2_Pin_Init+0x210>)
 8002f64:	f7ff f94a 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_3.Enable ==  true)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	7f1b      	ldrb	r3, [r3, #28]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d027      	beq.n	8002fc0 <Timer_2_Pin_Init+0x148>
	{
		if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH3_PA2)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	8c1b      	ldrh	r3, [r3, #32]
 8002f74:	22a2      	movs	r2, #162	@ 0xa2
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d10e      	bne.n	8002f98 <Timer_2_Pin_Init+0x120>
			GPIO_Pin_Init(GPIOA, 2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002f7a:	2002      	movs	r0, #2
 8002f7c:	2402      	movs	r4, #2
 8002f7e:	2303      	movs	r3, #3
 8002f80:	2204      	movs	r2, #4
 8002f82:	2101      	movs	r1, #1
 8002f84:	9102      	str	r1, [sp, #8]
 8002f86:	9201      	str	r2, [sp, #4]
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	4623      	mov	r3, r4
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	2102      	movs	r1, #2
 8002f90:	483c      	ldr	r0, [pc, #240]	@ (8003084 <Timer_2_Pin_Init+0x20c>)
 8002f92:	f7ff f933 	bl	80021fc <GPIO_Pin_Init>
 8002f96:	e013      	b.n	8002fc0 <Timer_2_Pin_Init+0x148>
		else if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH3_PB10)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	8c1b      	ldrh	r3, [r3, #32]
 8002f9c:	f44f 6231 	mov.w	r2, #2832	@ 0xb10
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d10d      	bne.n	8002fc0 <Timer_2_Pin_Init+0x148>
			GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002fa4:	2002      	movs	r0, #2
 8002fa6:	2402      	movs	r4, #2
 8002fa8:	2303      	movs	r3, #3
 8002faa:	2204      	movs	r2, #4
 8002fac:	2101      	movs	r1, #1
 8002fae:	9102      	str	r1, [sp, #8]
 8002fb0:	9201      	str	r2, [sp, #4]
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	4623      	mov	r3, r4
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	210a      	movs	r1, #10
 8002fba:	4833      	ldr	r0, [pc, #204]	@ (8003088 <Timer_2_Pin_Init+0x210>)
 8002fbc:	f7ff f91e 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_4.Enable ==  true)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d027      	beq.n	800301a <Timer_2_Pin_Init+0x1a2>
	{
		if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH4_PA3)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fce:	22a3      	movs	r2, #163	@ 0xa3
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d10e      	bne.n	8002ff2 <Timer_2_Pin_Init+0x17a>
			GPIO_Pin_Init(GPIOA, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002fd4:	2002      	movs	r0, #2
 8002fd6:	2402      	movs	r4, #2
 8002fd8:	2303      	movs	r3, #3
 8002fda:	2204      	movs	r2, #4
 8002fdc:	2101      	movs	r1, #1
 8002fde:	9102      	str	r1, [sp, #8]
 8002fe0:	9201      	str	r2, [sp, #4]
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	4623      	mov	r3, r4
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	2103      	movs	r1, #3
 8002fea:	4826      	ldr	r0, [pc, #152]	@ (8003084 <Timer_2_Pin_Init+0x20c>)
 8002fec:	f7ff f906 	bl	80021fc <GPIO_Pin_Init>
 8002ff0:	e013      	b.n	800301a <Timer_2_Pin_Init+0x1a2>
		else if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_2.CH4_PB11)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ff6:	f640 3211 	movw	r2, #2833	@ 0xb11
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d10d      	bne.n	800301a <Timer_2_Pin_Init+0x1a2>
			GPIO_Pin_Init(GPIOB, 11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_2);
 8002ffe:	2002      	movs	r0, #2
 8003000:	2402      	movs	r4, #2
 8003002:	2303      	movs	r3, #3
 8003004:	2204      	movs	r2, #4
 8003006:	2101      	movs	r1, #1
 8003008:	9102      	str	r1, [sp, #8]
 800300a:	9201      	str	r2, [sp, #4]
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	4623      	mov	r3, r4
 8003010:	4602      	mov	r2, r0
 8003012:	210b      	movs	r1, #11
 8003014:	481c      	ldr	r0, [pc, #112]	@ (8003088 <Timer_2_Pin_Init+0x210>)
 8003016:	f7ff f8f1 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003020:	461a      	mov	r2, r3
 8003022:	2302      	movs	r3, #2
	if(
 8003024:	429a      	cmp	r2, r3
 8003026:	d022      	beq.n	800306e <Timer_2_Pin_Init+0x1f6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800302e:	461a      	mov	r2, r3
 8003030:	2304      	movs	r3, #4
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003032:	429a      	cmp	r2, r3
 8003034:	d01b      	beq.n	800306e <Timer_2_Pin_Init+0x1f6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800303c:	461a      	mov	r2, r3
 800303e:	2308      	movs	r3, #8
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d014      	beq.n	800306e <Timer_2_Pin_Init+0x1f6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800304a:	461a      	mov	r2, r3
 800304c:	2310      	movs	r3, #16
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d00d      	beq.n	800306e <Timer_2_Pin_Init+0x1f6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003058:	461a      	mov	r2, r3
 800305a:	2340      	movs	r3, #64	@ 0x40
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 800305c:	429a      	cmp	r2, r3
 800305e:	d006      	beq.n	800306e <Timer_2_Pin_Init+0x1f6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003066:	461a      	mov	r2, r3
 8003068:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 800306a:	429a      	cmp	r2, r3
 800306c:	d102      	bne.n	8003074 <Timer_2_Pin_Init+0x1fc>
	)
	{
		NVIC_EnableIRQ(TIM2_IRQn);
 800306e:	201c      	movs	r0, #28
 8003070:	f7ff f96c 	bl	800234c <__NVIC_EnableIRQ>
	}

}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bd90      	pop	{r4, r7, pc}
 800307c:	40023800 	.word	0x40023800
 8003080:	200000ac 	.word	0x200000ac
 8003084:	40020000 	.word	0x40020000
 8003088:	40020400 	.word	0x40020400

0800308c <Timer_3_Pin_Init>:

static void Timer_3_Pin_Init(Timer_Config *config)
{
 800308c:	b590      	push	{r4, r7, lr}
 800308e:	b087      	sub	sp, #28
 8003090:	af04      	add	r7, sp, #16
 8003092:	6078      	str	r0, [r7, #4]
	RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 8003094:	4b85      	ldr	r3, [pc, #532]	@ (80032ac <Timer_3_Pin_Init+0x220>)
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	4a84      	ldr	r2, [pc, #528]	@ (80032ac <Timer_3_Pin_Init+0x220>)
 800309a:	f043 0302 	orr.w	r3, r3, #2
 800309e:	6413      	str	r3, [r2, #64]	@ 0x40

	if(config -> Channel_1.Enable ==  true)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	7c1b      	ldrb	r3, [r3, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d03a      	beq.n	800311e <Timer_3_Pin_Init+0x92>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH1_PA6)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	8a9b      	ldrh	r3, [r3, #20]
 80030ac:	22a6      	movs	r2, #166	@ 0xa6
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d10e      	bne.n	80030d0 <Timer_3_Pin_Init+0x44>
			GPIO_Pin_Init(GPIOA, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 80030b2:	2002      	movs	r0, #2
 80030b4:	2402      	movs	r4, #2
 80030b6:	2303      	movs	r3, #3
 80030b8:	2204      	movs	r2, #4
 80030ba:	2102      	movs	r1, #2
 80030bc:	9102      	str	r1, [sp, #8]
 80030be:	9201      	str	r2, [sp, #4]
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	4623      	mov	r3, r4
 80030c4:	4602      	mov	r2, r0
 80030c6:	2106      	movs	r1, #6
 80030c8:	4879      	ldr	r0, [pc, #484]	@ (80032b0 <Timer_3_Pin_Init+0x224>)
 80030ca:	f7ff f897 	bl	80021fc <GPIO_Pin_Init>
 80030ce:	e026      	b.n	800311e <Timer_3_Pin_Init+0x92>
		else if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH1_PB4)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	8a9b      	ldrh	r3, [r3, #20]
 80030d4:	22b4      	movs	r2, #180	@ 0xb4
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d10e      	bne.n	80030f8 <Timer_3_Pin_Init+0x6c>
			GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 80030da:	2002      	movs	r0, #2
 80030dc:	2402      	movs	r4, #2
 80030de:	2303      	movs	r3, #3
 80030e0:	2204      	movs	r2, #4
 80030e2:	2102      	movs	r1, #2
 80030e4:	9102      	str	r1, [sp, #8]
 80030e6:	9201      	str	r2, [sp, #4]
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	4623      	mov	r3, r4
 80030ec:	4602      	mov	r2, r0
 80030ee:	2104      	movs	r1, #4
 80030f0:	4870      	ldr	r0, [pc, #448]	@ (80032b4 <Timer_3_Pin_Init+0x228>)
 80030f2:	f7ff f883 	bl	80021fc <GPIO_Pin_Init>
 80030f6:	e012      	b.n	800311e <Timer_3_Pin_Init+0x92>
		else if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH1_PC6)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	8a9b      	ldrh	r3, [r3, #20]
 80030fc:	22c6      	movs	r2, #198	@ 0xc6
 80030fe:	4293      	cmp	r3, r2
 8003100:	d10d      	bne.n	800311e <Timer_3_Pin_Init+0x92>
			GPIO_Pin_Init(GPIOC, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 8003102:	2002      	movs	r0, #2
 8003104:	2402      	movs	r4, #2
 8003106:	2303      	movs	r3, #3
 8003108:	2204      	movs	r2, #4
 800310a:	2102      	movs	r1, #2
 800310c:	9102      	str	r1, [sp, #8]
 800310e:	9201      	str	r2, [sp, #4]
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	4623      	mov	r3, r4
 8003114:	4602      	mov	r2, r0
 8003116:	2106      	movs	r1, #6
 8003118:	4867      	ldr	r0, [pc, #412]	@ (80032b8 <Timer_3_Pin_Init+0x22c>)
 800311a:	f7ff f86f 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	7d9b      	ldrb	r3, [r3, #22]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d03a      	beq.n	800319c <Timer_3_Pin_Init+0x110>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH2_PA7)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	8b5b      	ldrh	r3, [r3, #26]
 800312a:	22a7      	movs	r2, #167	@ 0xa7
 800312c:	4293      	cmp	r3, r2
 800312e:	d10e      	bne.n	800314e <Timer_3_Pin_Init+0xc2>
			GPIO_Pin_Init(GPIOA, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 8003130:	2002      	movs	r0, #2
 8003132:	2402      	movs	r4, #2
 8003134:	2303      	movs	r3, #3
 8003136:	2204      	movs	r2, #4
 8003138:	2102      	movs	r1, #2
 800313a:	9102      	str	r1, [sp, #8]
 800313c:	9201      	str	r2, [sp, #4]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	4623      	mov	r3, r4
 8003142:	4602      	mov	r2, r0
 8003144:	2107      	movs	r1, #7
 8003146:	485a      	ldr	r0, [pc, #360]	@ (80032b0 <Timer_3_Pin_Init+0x224>)
 8003148:	f7ff f858 	bl	80021fc <GPIO_Pin_Init>
 800314c:	e026      	b.n	800319c <Timer_3_Pin_Init+0x110>
		else if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH2_PB5)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	8b5b      	ldrh	r3, [r3, #26]
 8003152:	22b5      	movs	r2, #181	@ 0xb5
 8003154:	4293      	cmp	r3, r2
 8003156:	d10e      	bne.n	8003176 <Timer_3_Pin_Init+0xea>
			GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 8003158:	2002      	movs	r0, #2
 800315a:	2402      	movs	r4, #2
 800315c:	2303      	movs	r3, #3
 800315e:	2204      	movs	r2, #4
 8003160:	2102      	movs	r1, #2
 8003162:	9102      	str	r1, [sp, #8]
 8003164:	9201      	str	r2, [sp, #4]
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	4623      	mov	r3, r4
 800316a:	4602      	mov	r2, r0
 800316c:	2105      	movs	r1, #5
 800316e:	4851      	ldr	r0, [pc, #324]	@ (80032b4 <Timer_3_Pin_Init+0x228>)
 8003170:	f7ff f844 	bl	80021fc <GPIO_Pin_Init>
 8003174:	e012      	b.n	800319c <Timer_3_Pin_Init+0x110>
		else if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH2_PC7)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	8b5b      	ldrh	r3, [r3, #26]
 800317a:	22c7      	movs	r2, #199	@ 0xc7
 800317c:	4293      	cmp	r3, r2
 800317e:	d10d      	bne.n	800319c <Timer_3_Pin_Init+0x110>
			GPIO_Pin_Init(GPIOC, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 8003180:	2002      	movs	r0, #2
 8003182:	2402      	movs	r4, #2
 8003184:	2303      	movs	r3, #3
 8003186:	2204      	movs	r2, #4
 8003188:	2102      	movs	r1, #2
 800318a:	9102      	str	r1, [sp, #8]
 800318c:	9201      	str	r2, [sp, #4]
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	4623      	mov	r3, r4
 8003192:	4602      	mov	r2, r0
 8003194:	2107      	movs	r1, #7
 8003196:	4848      	ldr	r0, [pc, #288]	@ (80032b8 <Timer_3_Pin_Init+0x22c>)
 8003198:	f7ff f830 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_3.Enable ==  true)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	7f1b      	ldrb	r3, [r3, #28]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d026      	beq.n	80031f2 <Timer_3_Pin_Init+0x166>
	{
		if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH3_PB0)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	8c1b      	ldrh	r3, [r3, #32]
 80031a8:	22b0      	movs	r2, #176	@ 0xb0
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d10e      	bne.n	80031cc <Timer_3_Pin_Init+0x140>
			GPIO_Pin_Init(GPIOB, 0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 80031ae:	2002      	movs	r0, #2
 80031b0:	2402      	movs	r4, #2
 80031b2:	2303      	movs	r3, #3
 80031b4:	2204      	movs	r2, #4
 80031b6:	2102      	movs	r1, #2
 80031b8:	9102      	str	r1, [sp, #8]
 80031ba:	9201      	str	r2, [sp, #4]
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	4623      	mov	r3, r4
 80031c0:	4602      	mov	r2, r0
 80031c2:	2100      	movs	r1, #0
 80031c4:	483b      	ldr	r0, [pc, #236]	@ (80032b4 <Timer_3_Pin_Init+0x228>)
 80031c6:	f7ff f819 	bl	80021fc <GPIO_Pin_Init>
 80031ca:	e012      	b.n	80031f2 <Timer_3_Pin_Init+0x166>
		else if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH3_PC8)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	8c1b      	ldrh	r3, [r3, #32]
 80031d0:	22c8      	movs	r2, #200	@ 0xc8
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d10d      	bne.n	80031f2 <Timer_3_Pin_Init+0x166>
			GPIO_Pin_Init(GPIOC, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 80031d6:	2002      	movs	r0, #2
 80031d8:	2402      	movs	r4, #2
 80031da:	2303      	movs	r3, #3
 80031dc:	2204      	movs	r2, #4
 80031de:	2102      	movs	r1, #2
 80031e0:	9102      	str	r1, [sp, #8]
 80031e2:	9201      	str	r2, [sp, #4]
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	4623      	mov	r3, r4
 80031e8:	4602      	mov	r2, r0
 80031ea:	2108      	movs	r1, #8
 80031ec:	4832      	ldr	r0, [pc, #200]	@ (80032b8 <Timer_3_Pin_Init+0x22c>)
 80031ee:	f7ff f805 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_4.Enable ==  true)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d026      	beq.n	800324a <Timer_3_Pin_Init+0x1be>
	{
		if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH4_PB1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003200:	22b1      	movs	r2, #177	@ 0xb1
 8003202:	4293      	cmp	r3, r2
 8003204:	d10e      	bne.n	8003224 <Timer_3_Pin_Init+0x198>
			GPIO_Pin_Init(GPIOB, 1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 8003206:	2002      	movs	r0, #2
 8003208:	2402      	movs	r4, #2
 800320a:	2303      	movs	r3, #3
 800320c:	2204      	movs	r2, #4
 800320e:	2102      	movs	r1, #2
 8003210:	9102      	str	r1, [sp, #8]
 8003212:	9201      	str	r2, [sp, #4]
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	4623      	mov	r3, r4
 8003218:	4602      	mov	r2, r0
 800321a:	2101      	movs	r1, #1
 800321c:	4825      	ldr	r0, [pc, #148]	@ (80032b4 <Timer_3_Pin_Init+0x228>)
 800321e:	f7fe ffed 	bl	80021fc <GPIO_Pin_Init>
 8003222:	e012      	b.n	800324a <Timer_3_Pin_Init+0x1be>
		else if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH4_PC9)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003228:	22c9      	movs	r2, #201	@ 0xc9
 800322a:	4293      	cmp	r3, r2
 800322c:	d10d      	bne.n	800324a <Timer_3_Pin_Init+0x1be>
			GPIO_Pin_Init(GPIOC, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_3);
 800322e:	2002      	movs	r0, #2
 8003230:	2402      	movs	r4, #2
 8003232:	2303      	movs	r3, #3
 8003234:	2204      	movs	r2, #4
 8003236:	2102      	movs	r1, #2
 8003238:	9102      	str	r1, [sp, #8]
 800323a:	9201      	str	r2, [sp, #4]
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	4623      	mov	r3, r4
 8003240:	4602      	mov	r2, r0
 8003242:	2109      	movs	r1, #9
 8003244:	481c      	ldr	r0, [pc, #112]	@ (80032b8 <Timer_3_Pin_Init+0x22c>)
 8003246:	f7fe ffd9 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003250:	461a      	mov	r2, r3
 8003252:	2302      	movs	r3, #2
	if(
 8003254:	429a      	cmp	r2, r3
 8003256:	d022      	beq.n	800329e <Timer_3_Pin_Init+0x212>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800325e:	461a      	mov	r2, r3
 8003260:	2304      	movs	r3, #4
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003262:	429a      	cmp	r2, r3
 8003264:	d01b      	beq.n	800329e <Timer_3_Pin_Init+0x212>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800326c:	461a      	mov	r2, r3
 800326e:	2308      	movs	r3, #8
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003270:	429a      	cmp	r2, r3
 8003272:	d014      	beq.n	800329e <Timer_3_Pin_Init+0x212>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800327a:	461a      	mov	r2, r3
 800327c:	2310      	movs	r3, #16
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 800327e:	429a      	cmp	r2, r3
 8003280:	d00d      	beq.n	800329e <Timer_3_Pin_Init+0x212>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003288:	461a      	mov	r2, r3
 800328a:	2340      	movs	r3, #64	@ 0x40
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 800328c:	429a      	cmp	r2, r3
 800328e:	d006      	beq.n	800329e <Timer_3_Pin_Init+0x212>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003296:	461a      	mov	r2, r3
 8003298:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 800329a:	429a      	cmp	r2, r3
 800329c:	d102      	bne.n	80032a4 <Timer_3_Pin_Init+0x218>
	)
	{
		NVIC_EnableIRQ(TIM3_IRQn);
 800329e:	201d      	movs	r0, #29
 80032a0:	f7ff f854 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd90      	pop	{r4, r7, pc}
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40020000 	.word	0x40020000
 80032b4:	40020400 	.word	0x40020400
 80032b8:	40020800 	.word	0x40020800

080032bc <Timer_4_Pin_Init>:
static void Timer_4_Pin_Init(Timer_Config *config)
{
 80032bc:	b590      	push	{r4, r7, lr}
 80032be:	b087      	sub	sp, #28
 80032c0:	af04      	add	r7, sp, #16
 80032c2:	6078      	str	r0, [r7, #4]
	RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 80032c4:	4b72      	ldr	r3, [pc, #456]	@ (8003490 <Timer_4_Pin_Init+0x1d4>)
 80032c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c8:	4a71      	ldr	r2, [pc, #452]	@ (8003490 <Timer_4_Pin_Init+0x1d4>)
 80032ca:	f043 0304 	orr.w	r3, r3, #4
 80032ce:	6413      	str	r3, [r2, #64]	@ 0x40

	if(config -> Channel_1.Enable ==  true)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	7c1b      	ldrb	r3, [r3, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d027      	beq.n	8003328 <Timer_4_Pin_Init+0x6c>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_4.CH1_PB6)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	8a9b      	ldrh	r3, [r3, #20]
 80032dc:	22b6      	movs	r2, #182	@ 0xb6
 80032de:	4293      	cmp	r3, r2
 80032e0:	d10e      	bne.n	8003300 <Timer_4_Pin_Init+0x44>
			GPIO_Pin_Init(GPIOB, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 80032e2:	2002      	movs	r0, #2
 80032e4:	2402      	movs	r4, #2
 80032e6:	2303      	movs	r3, #3
 80032e8:	2204      	movs	r2, #4
 80032ea:	2102      	movs	r1, #2
 80032ec:	9102      	str	r1, [sp, #8]
 80032ee:	9201      	str	r2, [sp, #4]
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	4623      	mov	r3, r4
 80032f4:	4602      	mov	r2, r0
 80032f6:	2106      	movs	r1, #6
 80032f8:	4866      	ldr	r0, [pc, #408]	@ (8003494 <Timer_4_Pin_Init+0x1d8>)
 80032fa:	f7fe ff7f 	bl	80021fc <GPIO_Pin_Init>
 80032fe:	e013      	b.n	8003328 <Timer_4_Pin_Init+0x6c>
		else if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_4.CH1_PD12)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	8a9b      	ldrh	r3, [r3, #20]
 8003304:	f640 5212 	movw	r2, #3346	@ 0xd12
 8003308:	4293      	cmp	r3, r2
 800330a:	d10d      	bne.n	8003328 <Timer_4_Pin_Init+0x6c>
			GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 800330c:	2002      	movs	r0, #2
 800330e:	2402      	movs	r4, #2
 8003310:	2303      	movs	r3, #3
 8003312:	2204      	movs	r2, #4
 8003314:	2102      	movs	r1, #2
 8003316:	9102      	str	r1, [sp, #8]
 8003318:	9201      	str	r2, [sp, #4]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	4623      	mov	r3, r4
 800331e:	4602      	mov	r2, r0
 8003320:	210c      	movs	r1, #12
 8003322:	485d      	ldr	r0, [pc, #372]	@ (8003498 <Timer_4_Pin_Init+0x1dc>)
 8003324:	f7fe ff6a 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	7d9b      	ldrb	r3, [r3, #22]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d027      	beq.n	8003380 <Timer_4_Pin_Init+0xc4>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_4.CH2_PB7)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	8b5b      	ldrh	r3, [r3, #26]
 8003334:	22b7      	movs	r2, #183	@ 0xb7
 8003336:	4293      	cmp	r3, r2
 8003338:	d10e      	bne.n	8003358 <Timer_4_Pin_Init+0x9c>
			GPIO_Pin_Init(GPIOB, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 800333a:	2002      	movs	r0, #2
 800333c:	2402      	movs	r4, #2
 800333e:	2303      	movs	r3, #3
 8003340:	2204      	movs	r2, #4
 8003342:	2102      	movs	r1, #2
 8003344:	9102      	str	r1, [sp, #8]
 8003346:	9201      	str	r2, [sp, #4]
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	4623      	mov	r3, r4
 800334c:	4602      	mov	r2, r0
 800334e:	2107      	movs	r1, #7
 8003350:	4850      	ldr	r0, [pc, #320]	@ (8003494 <Timer_4_Pin_Init+0x1d8>)
 8003352:	f7fe ff53 	bl	80021fc <GPIO_Pin_Init>
 8003356:	e013      	b.n	8003380 <Timer_4_Pin_Init+0xc4>
		else if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_4.CH2_PD13)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	8b5b      	ldrh	r3, [r3, #26]
 800335c:	f640 5213 	movw	r2, #3347	@ 0xd13
 8003360:	4293      	cmp	r3, r2
 8003362:	d10d      	bne.n	8003380 <Timer_4_Pin_Init+0xc4>
			GPIO_Pin_Init(GPIOD, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 8003364:	2002      	movs	r0, #2
 8003366:	2402      	movs	r4, #2
 8003368:	2303      	movs	r3, #3
 800336a:	2204      	movs	r2, #4
 800336c:	2102      	movs	r1, #2
 800336e:	9102      	str	r1, [sp, #8]
 8003370:	9201      	str	r2, [sp, #4]
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	4623      	mov	r3, r4
 8003376:	4602      	mov	r2, r0
 8003378:	210d      	movs	r1, #13
 800337a:	4847      	ldr	r0, [pc, #284]	@ (8003498 <Timer_4_Pin_Init+0x1dc>)
 800337c:	f7fe ff3e 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_3.Enable ==  true)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	7f1b      	ldrb	r3, [r3, #28]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d026      	beq.n	80033d6 <Timer_4_Pin_Init+0x11a>
	{
		if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH3_PB0)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	8c1b      	ldrh	r3, [r3, #32]
 800338c:	22b0      	movs	r2, #176	@ 0xb0
 800338e:	4293      	cmp	r3, r2
 8003390:	d10e      	bne.n	80033b0 <Timer_4_Pin_Init+0xf4>
			GPIO_Pin_Init(GPIOB, 0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 8003392:	2002      	movs	r0, #2
 8003394:	2402      	movs	r4, #2
 8003396:	2303      	movs	r3, #3
 8003398:	2204      	movs	r2, #4
 800339a:	2102      	movs	r1, #2
 800339c:	9102      	str	r1, [sp, #8]
 800339e:	9201      	str	r2, [sp, #4]
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	4623      	mov	r3, r4
 80033a4:	4602      	mov	r2, r0
 80033a6:	2100      	movs	r1, #0
 80033a8:	483a      	ldr	r0, [pc, #232]	@ (8003494 <Timer_4_Pin_Init+0x1d8>)
 80033aa:	f7fe ff27 	bl	80021fc <GPIO_Pin_Init>
 80033ae:	e012      	b.n	80033d6 <Timer_4_Pin_Init+0x11a>
		else if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH3_PC8)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	8c1b      	ldrh	r3, [r3, #32]
 80033b4:	22c8      	movs	r2, #200	@ 0xc8
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d10d      	bne.n	80033d6 <Timer_4_Pin_Init+0x11a>
			GPIO_Pin_Init(GPIOC, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 80033ba:	2002      	movs	r0, #2
 80033bc:	2402      	movs	r4, #2
 80033be:	2303      	movs	r3, #3
 80033c0:	2204      	movs	r2, #4
 80033c2:	2102      	movs	r1, #2
 80033c4:	9102      	str	r1, [sp, #8]
 80033c6:	9201      	str	r2, [sp, #4]
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	4623      	mov	r3, r4
 80033cc:	4602      	mov	r2, r0
 80033ce:	2108      	movs	r1, #8
 80033d0:	4832      	ldr	r0, [pc, #200]	@ (800349c <Timer_4_Pin_Init+0x1e0>)
 80033d2:	f7fe ff13 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_4.Enable ==  true)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d026      	beq.n	800342e <Timer_4_Pin_Init+0x172>
	{
		if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH4_PB1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033e4:	22b1      	movs	r2, #177	@ 0xb1
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d10e      	bne.n	8003408 <Timer_4_Pin_Init+0x14c>
			GPIO_Pin_Init(GPIOB, 1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 80033ea:	2002      	movs	r0, #2
 80033ec:	2402      	movs	r4, #2
 80033ee:	2303      	movs	r3, #3
 80033f0:	2204      	movs	r2, #4
 80033f2:	2102      	movs	r1, #2
 80033f4:	9102      	str	r1, [sp, #8]
 80033f6:	9201      	str	r2, [sp, #4]
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	4623      	mov	r3, r4
 80033fc:	4602      	mov	r2, r0
 80033fe:	2101      	movs	r1, #1
 8003400:	4824      	ldr	r0, [pc, #144]	@ (8003494 <Timer_4_Pin_Init+0x1d8>)
 8003402:	f7fe fefb 	bl	80021fc <GPIO_Pin_Init>
 8003406:	e012      	b.n	800342e <Timer_4_Pin_Init+0x172>
		else if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_3.CH4_PC9)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800340c:	22c9      	movs	r2, #201	@ 0xc9
 800340e:	4293      	cmp	r3, r2
 8003410:	d10d      	bne.n	800342e <Timer_4_Pin_Init+0x172>
			GPIO_Pin_Init(GPIOC, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_4);
 8003412:	2002      	movs	r0, #2
 8003414:	2402      	movs	r4, #2
 8003416:	2303      	movs	r3, #3
 8003418:	2204      	movs	r2, #4
 800341a:	2102      	movs	r1, #2
 800341c:	9102      	str	r1, [sp, #8]
 800341e:	9201      	str	r2, [sp, #4]
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	4623      	mov	r3, r4
 8003424:	4602      	mov	r2, r0
 8003426:	2109      	movs	r1, #9
 8003428:	481c      	ldr	r0, [pc, #112]	@ (800349c <Timer_4_Pin_Init+0x1e0>)
 800342a:	f7fe fee7 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003434:	461a      	mov	r2, r3
 8003436:	2302      	movs	r3, #2
	if(
 8003438:	429a      	cmp	r2, r3
 800343a:	d022      	beq.n	8003482 <Timer_4_Pin_Init+0x1c6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003442:	461a      	mov	r2, r3
 8003444:	2304      	movs	r3, #4
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003446:	429a      	cmp	r2, r3
 8003448:	d01b      	beq.n	8003482 <Timer_4_Pin_Init+0x1c6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003450:	461a      	mov	r2, r3
 8003452:	2308      	movs	r3, #8
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003454:	429a      	cmp	r2, r3
 8003456:	d014      	beq.n	8003482 <Timer_4_Pin_Init+0x1c6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800345e:	461a      	mov	r2, r3
 8003460:	2310      	movs	r3, #16
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8003462:	429a      	cmp	r2, r3
 8003464:	d00d      	beq.n	8003482 <Timer_4_Pin_Init+0x1c6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800346c:	461a      	mov	r2, r3
 800346e:	2340      	movs	r3, #64	@ 0x40
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 8003470:	429a      	cmp	r2, r3
 8003472:	d006      	beq.n	8003482 <Timer_4_Pin_Init+0x1c6>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800347a:	461a      	mov	r2, r3
 800347c:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 800347e:	429a      	cmp	r2, r3
 8003480:	d102      	bne.n	8003488 <Timer_4_Pin_Init+0x1cc>
	)
	{
		NVIC_EnableIRQ(TIM4_IRQn);
 8003482:	201e      	movs	r0, #30
 8003484:	f7fe ff62 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	bd90      	pop	{r4, r7, pc}
 8003490:	40023800 	.word	0x40023800
 8003494:	40020400 	.word	0x40020400
 8003498:	40020c00 	.word	0x40020c00
 800349c:	40020800 	.word	0x40020800

080034a0 <Timer_5_Pin_Init>:
static void Timer_5_Pin_Init(Timer_Config *config)
{
 80034a0:	b590      	push	{r4, r7, lr}
 80034a2:	b087      	sub	sp, #28
 80034a4:	af04      	add	r7, sp, #16
 80034a6:	6078      	str	r0, [r7, #4]
	RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 80034a8:	4b49      	ldr	r3, [pc, #292]	@ (80035d0 <Timer_5_Pin_Init+0x130>)
 80034aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ac:	4a48      	ldr	r2, [pc, #288]	@ (80035d0 <Timer_5_Pin_Init+0x130>)
 80034ae:	f043 0308 	orr.w	r3, r3, #8
 80034b2:	6413      	str	r3, [r2, #64]	@ 0x40

	if(config -> Channel_1.Enable ==  true)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	7c1b      	ldrb	r3, [r3, #16]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d012      	beq.n	80034e2 <Timer_5_Pin_Init+0x42>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_5.CH1_PA0)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	8a9b      	ldrh	r3, [r3, #20]
 80034c0:	22a0      	movs	r2, #160	@ 0xa0
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d10d      	bne.n	80034e2 <Timer_5_Pin_Init+0x42>
			GPIO_Pin_Init(GPIOA, 0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_5);
 80034c6:	2002      	movs	r0, #2
 80034c8:	2402      	movs	r4, #2
 80034ca:	2303      	movs	r3, #3
 80034cc:	2204      	movs	r2, #4
 80034ce:	2102      	movs	r1, #2
 80034d0:	9102      	str	r1, [sp, #8]
 80034d2:	9201      	str	r2, [sp, #4]
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	4623      	mov	r3, r4
 80034d8:	4602      	mov	r2, r0
 80034da:	2100      	movs	r1, #0
 80034dc:	483d      	ldr	r0, [pc, #244]	@ (80035d4 <Timer_5_Pin_Init+0x134>)
 80034de:	f7fe fe8d 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	7d9b      	ldrb	r3, [r3, #22]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d012      	beq.n	8003510 <Timer_5_Pin_Init+0x70>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_5.CH2_PA1)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	8b5b      	ldrh	r3, [r3, #26]
 80034ee:	22a1      	movs	r2, #161	@ 0xa1
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d10d      	bne.n	8003510 <Timer_5_Pin_Init+0x70>
			GPIO_Pin_Init(GPIOA, 1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_5);
 80034f4:	2002      	movs	r0, #2
 80034f6:	2402      	movs	r4, #2
 80034f8:	2303      	movs	r3, #3
 80034fa:	2204      	movs	r2, #4
 80034fc:	2102      	movs	r1, #2
 80034fe:	9102      	str	r1, [sp, #8]
 8003500:	9201      	str	r2, [sp, #4]
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	4623      	mov	r3, r4
 8003506:	4602      	mov	r2, r0
 8003508:	2101      	movs	r1, #1
 800350a:	4832      	ldr	r0, [pc, #200]	@ (80035d4 <Timer_5_Pin_Init+0x134>)
 800350c:	f7fe fe76 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_3.Enable ==  true)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	7f1b      	ldrb	r3, [r3, #28]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d012      	beq.n	800353e <Timer_5_Pin_Init+0x9e>
	{
		if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_5.CH3_PA2)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	8c1b      	ldrh	r3, [r3, #32]
 800351c:	22a2      	movs	r2, #162	@ 0xa2
 800351e:	4293      	cmp	r3, r2
 8003520:	d10d      	bne.n	800353e <Timer_5_Pin_Init+0x9e>
			GPIO_Pin_Init(GPIOB, 0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_5);
 8003522:	2002      	movs	r0, #2
 8003524:	2402      	movs	r4, #2
 8003526:	2303      	movs	r3, #3
 8003528:	2204      	movs	r2, #4
 800352a:	2102      	movs	r1, #2
 800352c:	9102      	str	r1, [sp, #8]
 800352e:	9201      	str	r2, [sp, #4]
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	4623      	mov	r3, r4
 8003534:	4602      	mov	r2, r0
 8003536:	2100      	movs	r1, #0
 8003538:	4827      	ldr	r0, [pc, #156]	@ (80035d8 <Timer_5_Pin_Init+0x138>)
 800353a:	f7fe fe5f 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_4.Enable ==  true)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003544:	2b00      	cmp	r3, #0
 8003546:	d012      	beq.n	800356e <Timer_5_Pin_Init+0xce>
	{
		if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_5.CH4_PA3)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800354c:	22a3      	movs	r2, #163	@ 0xa3
 800354e:	4293      	cmp	r3, r2
 8003550:	d10d      	bne.n	800356e <Timer_5_Pin_Init+0xce>
			GPIO_Pin_Init(GPIOB, 1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_5);
 8003552:	2002      	movs	r0, #2
 8003554:	2402      	movs	r4, #2
 8003556:	2303      	movs	r3, #3
 8003558:	2204      	movs	r2, #4
 800355a:	2102      	movs	r1, #2
 800355c:	9102      	str	r1, [sp, #8]
 800355e:	9201      	str	r2, [sp, #4]
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	4623      	mov	r3, r4
 8003564:	4602      	mov	r2, r0
 8003566:	2101      	movs	r1, #1
 8003568:	481b      	ldr	r0, [pc, #108]	@ (80035d8 <Timer_5_Pin_Init+0x138>)
 800356a:	f7fe fe47 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003574:	461a      	mov	r2, r3
 8003576:	2302      	movs	r3, #2
	if(
 8003578:	429a      	cmp	r2, r3
 800357a:	d022      	beq.n	80035c2 <Timer_5_Pin_Init+0x122>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003582:	461a      	mov	r2, r3
 8003584:	2304      	movs	r3, #4
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003586:	429a      	cmp	r2, r3
 8003588:	d01b      	beq.n	80035c2 <Timer_5_Pin_Init+0x122>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003590:	461a      	mov	r2, r3
 8003592:	2308      	movs	r3, #8
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d014      	beq.n	80035c2 <Timer_5_Pin_Init+0x122>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800359e:	461a      	mov	r2, r3
 80035a0:	2310      	movs	r3, #16
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d00d      	beq.n	80035c2 <Timer_5_Pin_Init+0x122>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80035ac:	461a      	mov	r2, r3
 80035ae:	2340      	movs	r3, #64	@ 0x40
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) ||
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d006      	beq.n	80035c2 <Timer_5_Pin_Init+0x122>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80035ba:	461a      	mov	r2, r3
 80035bc:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Trigger_Interrupt) ||
 80035be:	429a      	cmp	r2, r3
 80035c0:	d102      	bne.n	80035c8 <Timer_5_Pin_Init+0x128>
	)
	{
		NVIC_EnableIRQ(TIM5_IRQn);
 80035c2:	2032      	movs	r0, #50	@ 0x32
 80035c4:	f7fe fec2 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd90      	pop	{r4, r7, pc}
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40020000 	.word	0x40020000
 80035d8:	40020400 	.word	0x40020400

080035dc <Timer_8_Pin_Init>:
static void Timer_8_Pin_Init(Timer_Config *config)
{
 80035dc:	b590      	push	{r4, r7, lr}
 80035de:	b087      	sub	sp, #28
 80035e0:	af04      	add	r7, sp, #16
 80035e2:	6078      	str	r0, [r7, #4]
	RCC -> APB2ENR |= RCC_APB2ENR_TIM8EN;
 80035e4:	4b53      	ldr	r3, [pc, #332]	@ (8003734 <Timer_8_Pin_Init+0x158>)
 80035e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e8:	4a52      	ldr	r2, [pc, #328]	@ (8003734 <Timer_8_Pin_Init+0x158>)
 80035ea:	f043 0302 	orr.w	r3, r3, #2
 80035ee:	6453      	str	r3, [r2, #68]	@ 0x44

	if(config -> Channel_1.Enable ==  true)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	7c1b      	ldrb	r3, [r3, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d012      	beq.n	800361e <Timer_8_Pin_Init+0x42>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_8.CH1_PC6)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	8a9b      	ldrh	r3, [r3, #20]
 80035fc:	22c6      	movs	r2, #198	@ 0xc6
 80035fe:	4293      	cmp	r3, r2
 8003600:	d10d      	bne.n	800361e <Timer_8_Pin_Init+0x42>
			GPIO_Pin_Init(GPIOC, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_8);
 8003602:	2002      	movs	r0, #2
 8003604:	2402      	movs	r4, #2
 8003606:	2303      	movs	r3, #3
 8003608:	2204      	movs	r2, #4
 800360a:	2103      	movs	r1, #3
 800360c:	9102      	str	r1, [sp, #8]
 800360e:	9201      	str	r2, [sp, #4]
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	4623      	mov	r3, r4
 8003614:	4602      	mov	r2, r0
 8003616:	2106      	movs	r1, #6
 8003618:	4847      	ldr	r0, [pc, #284]	@ (8003738 <Timer_8_Pin_Init+0x15c>)
 800361a:	f7fe fdef 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	7d9b      	ldrb	r3, [r3, #22]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d012      	beq.n	800364c <Timer_8_Pin_Init+0x70>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_8.CH2_PC7)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	8b5b      	ldrh	r3, [r3, #26]
 800362a:	22c7      	movs	r2, #199	@ 0xc7
 800362c:	4293      	cmp	r3, r2
 800362e:	d10d      	bne.n	800364c <Timer_8_Pin_Init+0x70>
			GPIO_Pin_Init(GPIOC, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_8);
 8003630:	2002      	movs	r0, #2
 8003632:	2402      	movs	r4, #2
 8003634:	2303      	movs	r3, #3
 8003636:	2204      	movs	r2, #4
 8003638:	2103      	movs	r1, #3
 800363a:	9102      	str	r1, [sp, #8]
 800363c:	9201      	str	r2, [sp, #4]
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	4623      	mov	r3, r4
 8003642:	4602      	mov	r2, r0
 8003644:	2107      	movs	r1, #7
 8003646:	483c      	ldr	r0, [pc, #240]	@ (8003738 <Timer_8_Pin_Init+0x15c>)
 8003648:	f7fe fdd8 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_3.Enable ==  true)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	7f1b      	ldrb	r3, [r3, #28]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d012      	beq.n	800367a <Timer_8_Pin_Init+0x9e>
	{
		if(config -> Channel_3.Pin == Timer_Configurations.Channel.Pin.Timer_8.CH3_PC8)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	8c1b      	ldrh	r3, [r3, #32]
 8003658:	22c8      	movs	r2, #200	@ 0xc8
 800365a:	4293      	cmp	r3, r2
 800365c:	d10d      	bne.n	800367a <Timer_8_Pin_Init+0x9e>
			GPIO_Pin_Init(GPIOC, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_8);
 800365e:	2002      	movs	r0, #2
 8003660:	2402      	movs	r4, #2
 8003662:	2303      	movs	r3, #3
 8003664:	2204      	movs	r2, #4
 8003666:	2103      	movs	r1, #3
 8003668:	9102      	str	r1, [sp, #8]
 800366a:	9201      	str	r2, [sp, #4]
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	4623      	mov	r3, r4
 8003670:	4602      	mov	r2, r0
 8003672:	2108      	movs	r1, #8
 8003674:	4830      	ldr	r0, [pc, #192]	@ (8003738 <Timer_8_Pin_Init+0x15c>)
 8003676:	f7fe fdc1 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_4.Enable ==  true)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003680:	2b00      	cmp	r3, #0
 8003682:	d012      	beq.n	80036aa <Timer_8_Pin_Init+0xce>
	{
		if(config -> Channel_4.Pin == Timer_Configurations.Channel.Pin.Timer_8.CH4_PC9)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003688:	22c9      	movs	r2, #201	@ 0xc9
 800368a:	4293      	cmp	r3, r2
 800368c:	d10d      	bne.n	80036aa <Timer_8_Pin_Init+0xce>
			GPIO_Pin_Init(GPIOC, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_8);
 800368e:	2002      	movs	r0, #2
 8003690:	2402      	movs	r4, #2
 8003692:	2303      	movs	r3, #3
 8003694:	2204      	movs	r2, #4
 8003696:	2103      	movs	r1, #3
 8003698:	9102      	str	r1, [sp, #8]
 800369a:	9201      	str	r2, [sp, #4]
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	4623      	mov	r3, r4
 80036a0:	4602      	mov	r2, r0
 80036a2:	2109      	movs	r1, #9
 80036a4:	4824      	ldr	r0, [pc, #144]	@ (8003738 <Timer_8_Pin_Init+0x15c>)
 80036a6:	f7fe fda9 	bl	80021fc <GPIO_Pin_Init>
	}


	if(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Break_Interrupt)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80036b0:	461a      	mov	r2, r3
 80036b2:	2380      	movs	r3, #128	@ 0x80
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d103      	bne.n	80036c0 <Timer_8_Pin_Init+0xe4>
	{
		NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80036b8:	202b      	movs	r0, #43	@ 0x2b
 80036ba:	f7fe fe47 	bl	800234c <__NVIC_EnableIRQ>
	{
		NVIC_EnableIRQ(TIM8_CC_IRQn);
	}


}
 80036be:	e034      	b.n	800372a <Timer_8_Pin_Init+0x14e>
	else if(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.COM_Interrupt)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80036c6:	461a      	mov	r2, r3
 80036c8:	2320      	movs	r3, #32
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d103      	bne.n	80036d6 <Timer_8_Pin_Init+0xfa>
		NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80036ce:	202d      	movs	r0, #45	@ 0x2d
 80036d0:	f7fe fe3c 	bl	800234c <__NVIC_EnableIRQ>
}
 80036d4:	e029      	b.n	800372a <Timer_8_Pin_Init+0x14e>
	else if(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80036dc:	461a      	mov	r2, r3
 80036de:	2301      	movs	r3, #1
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d103      	bne.n	80036ec <Timer_8_Pin_Init+0x110>
		NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80036e4:	202c      	movs	r0, #44	@ 0x2c
 80036e6:	f7fe fe31 	bl	800234c <__NVIC_EnableIRQ>
}
 80036ea:	e01e      	b.n	800372a <Timer_8_Pin_Init+0x14e>
	else if((config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80036f2:	461a      	mov	r2, r3
 80036f4:	2302      	movs	r3, #2
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d014      	beq.n	8003724 <Timer_8_Pin_Init+0x148>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003700:	461a      	mov	r2, r3
 8003702:	2304      	movs	r3, #4
	else if((config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003704:	429a      	cmp	r2, r3
 8003706:	d00d      	beq.n	8003724 <Timer_8_Pin_Init+0x148>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800370e:	461a      	mov	r2, r3
 8003710:	2308      	movs	r3, #8
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) ||
 8003712:	429a      	cmp	r2, r3
 8003714:	d006      	beq.n	8003724 <Timer_8_Pin_Init+0x148>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800371c:	461a      	mov	r2, r3
 800371e:	2310      	movs	r3, #16
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) ||
 8003720:	429a      	cmp	r2, r3
 8003722:	d102      	bne.n	800372a <Timer_8_Pin_Init+0x14e>
		NVIC_EnableIRQ(TIM8_CC_IRQn);
 8003724:	202e      	movs	r0, #46	@ 0x2e
 8003726:	f7fe fe11 	bl	800234c <__NVIC_EnableIRQ>
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	bd90      	pop	{r4, r7, pc}
 8003732:	bf00      	nop
 8003734:	40023800 	.word	0x40023800
 8003738:	40020800 	.word	0x40020800

0800373c <Timer_9_Pin_Init>:




static void Timer_9_Pin_Init(Timer_Config *config)
{
 800373c:	b590      	push	{r4, r7, lr}
 800373e:	b087      	sub	sp, #28
 8003740:	af04      	add	r7, sp, #16
 8003742:	6078      	str	r0, [r7, #4]
	RCC -> APB2ENR |= RCC_APB2ENR_TIM9EN;
 8003744:	4b38      	ldr	r3, [pc, #224]	@ (8003828 <Timer_9_Pin_Init+0xec>)
 8003746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003748:	4a37      	ldr	r2, [pc, #220]	@ (8003828 <Timer_9_Pin_Init+0xec>)
 800374a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374e:	6453      	str	r3, [r2, #68]	@ 0x44

	__timer_9_config__ = config;
 8003750:	4a36      	ldr	r2, [pc, #216]	@ (800382c <Timer_9_Pin_Init+0xf0>)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6013      	str	r3, [r2, #0]

	if(config -> Channel_1.Enable ==  true)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7c1b      	ldrb	r3, [r3, #16]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d025      	beq.n	80037aa <Timer_9_Pin_Init+0x6e>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_9.CH1_PA2)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	8a9b      	ldrh	r3, [r3, #20]
 8003762:	22a2      	movs	r2, #162	@ 0xa2
 8003764:	4293      	cmp	r3, r2
 8003766:	d10d      	bne.n	8003784 <Timer_9_Pin_Init+0x48>
			GPIO_Pin_Init(GPIOA, 2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_9);
 8003768:	2002      	movs	r0, #2
 800376a:	2402      	movs	r4, #2
 800376c:	2303      	movs	r3, #3
 800376e:	2204      	movs	r2, #4
 8003770:	2103      	movs	r1, #3
 8003772:	9102      	str	r1, [sp, #8]
 8003774:	9201      	str	r2, [sp, #4]
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	4623      	mov	r3, r4
 800377a:	4602      	mov	r2, r0
 800377c:	2102      	movs	r1, #2
 800377e:	482c      	ldr	r0, [pc, #176]	@ (8003830 <Timer_9_Pin_Init+0xf4>)
 8003780:	f7fe fd3c 	bl	80021fc <GPIO_Pin_Init>
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_9.CH1_PE5)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	8a9b      	ldrh	r3, [r3, #20]
 8003788:	22e5      	movs	r2, #229	@ 0xe5
 800378a:	4293      	cmp	r3, r2
 800378c:	d10d      	bne.n	80037aa <Timer_9_Pin_Init+0x6e>
			GPIO_Pin_Init(GPIOE, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_9);
 800378e:	2002      	movs	r0, #2
 8003790:	2402      	movs	r4, #2
 8003792:	2303      	movs	r3, #3
 8003794:	2204      	movs	r2, #4
 8003796:	2103      	movs	r1, #3
 8003798:	9102      	str	r1, [sp, #8]
 800379a:	9201      	str	r2, [sp, #4]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	4623      	mov	r3, r4
 80037a0:	4602      	mov	r2, r0
 80037a2:	2105      	movs	r1, #5
 80037a4:	4823      	ldr	r0, [pc, #140]	@ (8003834 <Timer_9_Pin_Init+0xf8>)
 80037a6:	f7fe fd29 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7d9b      	ldrb	r3, [r3, #22]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d025      	beq.n	80037fe <Timer_9_Pin_Init+0xc2>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_9.CH2_PA3)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	8b5b      	ldrh	r3, [r3, #26]
 80037b6:	22a3      	movs	r2, #163	@ 0xa3
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d10d      	bne.n	80037d8 <Timer_9_Pin_Init+0x9c>
			GPIO_Pin_Init(GPIOA, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_9);
 80037bc:	2002      	movs	r0, #2
 80037be:	2402      	movs	r4, #2
 80037c0:	2303      	movs	r3, #3
 80037c2:	2204      	movs	r2, #4
 80037c4:	2103      	movs	r1, #3
 80037c6:	9102      	str	r1, [sp, #8]
 80037c8:	9201      	str	r2, [sp, #4]
 80037ca:	9300      	str	r3, [sp, #0]
 80037cc:	4623      	mov	r3, r4
 80037ce:	4602      	mov	r2, r0
 80037d0:	2103      	movs	r1, #3
 80037d2:	4817      	ldr	r0, [pc, #92]	@ (8003830 <Timer_9_Pin_Init+0xf4>)
 80037d4:	f7fe fd12 	bl	80021fc <GPIO_Pin_Init>
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_9.CH1_PE5)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	8a9b      	ldrh	r3, [r3, #20]
 80037dc:	22e5      	movs	r2, #229	@ 0xe5
 80037de:	4293      	cmp	r3, r2
 80037e0:	d10d      	bne.n	80037fe <Timer_9_Pin_Init+0xc2>
			GPIO_Pin_Init(GPIOE, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_9);
 80037e2:	2002      	movs	r0, #2
 80037e4:	2402      	movs	r4, #2
 80037e6:	2303      	movs	r3, #3
 80037e8:	2204      	movs	r2, #4
 80037ea:	2103      	movs	r1, #3
 80037ec:	9102      	str	r1, [sp, #8]
 80037ee:	9201      	str	r2, [sp, #4]
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	4623      	mov	r3, r4
 80037f4:	4602      	mov	r2, r0
 80037f6:	2105      	movs	r1, #5
 80037f8:	480e      	ldr	r0, [pc, #56]	@ (8003834 <Timer_9_Pin_Init+0xf8>)
 80037fa:	f7fe fcff 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003804:	461a      	mov	r2, r3
 8003806:	2302      	movs	r3, #2
	if(
 8003808:	429a      	cmp	r2, r3
 800380a:	d006      	beq.n	800381a <Timer_9_Pin_Init+0xde>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003812:	461a      	mov	r2, r3
 8003814:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003816:	429a      	cmp	r2, r3
 8003818:	d102      	bne.n	8003820 <Timer_9_Pin_Init+0xe4>
	)
	{
		NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800381a:	2018      	movs	r0, #24
 800381c:	f7fe fd96 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	bd90      	pop	{r4, r7, pc}
 8003828:	40023800 	.word	0x40023800
 800382c:	200000c8 	.word	0x200000c8
 8003830:	40020000 	.word	0x40020000
 8003834:	40021000 	.word	0x40021000

08003838 <Timer_10_Pin_Init>:

static void Timer_10_Pin_Init(Timer_Config *config)
{
 8003838:	b590      	push	{r4, r7, lr}
 800383a:	b087      	sub	sp, #28
 800383c:	af04      	add	r7, sp, #16
 800383e:	6078      	str	r0, [r7, #4]
	RCC -> APB2ENR |= RCC_APB2ENR_TIM10EN;
 8003840:	4b18      	ldr	r3, [pc, #96]	@ (80038a4 <Timer_10_Pin_Init+0x6c>)
 8003842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003844:	4a17      	ldr	r2, [pc, #92]	@ (80038a4 <Timer_10_Pin_Init+0x6c>)
 8003846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800384a:	6453      	str	r3, [r2, #68]	@ 0x44

	if(config -> Channel_1.Enable ==  true)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	7c1b      	ldrb	r3, [r3, #16]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d012      	beq.n	800387a <Timer_10_Pin_Init+0x42>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_10.CH1_PB8)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	8a9b      	ldrh	r3, [r3, #20]
 8003858:	22b8      	movs	r2, #184	@ 0xb8
 800385a:	4293      	cmp	r3, r2
 800385c:	d10d      	bne.n	800387a <Timer_10_Pin_Init+0x42>
			GPIO_Pin_Init(GPIOB, 8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_10);
 800385e:	2002      	movs	r0, #2
 8003860:	2402      	movs	r4, #2
 8003862:	2303      	movs	r3, #3
 8003864:	2204      	movs	r2, #4
 8003866:	2103      	movs	r1, #3
 8003868:	9102      	str	r1, [sp, #8]
 800386a:	9201      	str	r2, [sp, #4]
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	4623      	mov	r3, r4
 8003870:	4602      	mov	r2, r0
 8003872:	2108      	movs	r1, #8
 8003874:	480c      	ldr	r0, [pc, #48]	@ (80038a8 <Timer_10_Pin_Init+0x70>)
 8003876:	f7fe fcc1 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003880:	461a      	mov	r2, r3
 8003882:	2302      	movs	r3, #2
	if(
 8003884:	429a      	cmp	r2, r3
 8003886:	d006      	beq.n	8003896 <Timer_10_Pin_Init+0x5e>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800388e:	461a      	mov	r2, r3
 8003890:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003892:	429a      	cmp	r2, r3
 8003894:	d102      	bne.n	800389c <Timer_10_Pin_Init+0x64>
	)
	{
		NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003896:	2019      	movs	r0, #25
 8003898:	f7fe fd58 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd90      	pop	{r4, r7, pc}
 80038a4:	40023800 	.word	0x40023800
 80038a8:	40020400 	.word	0x40020400

080038ac <Timer_11_Pin_Init>:

static void Timer_11_Pin_Init(Timer_Config *config)
{
 80038ac:	b590      	push	{r4, r7, lr}
 80038ae:	b087      	sub	sp, #28
 80038b0:	af04      	add	r7, sp, #16
 80038b2:	6078      	str	r0, [r7, #4]
	RCC -> APB2ENR |= RCC_APB2ENR_TIM11EN;
 80038b4:	4b18      	ldr	r3, [pc, #96]	@ (8003918 <Timer_11_Pin_Init+0x6c>)
 80038b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b8:	4a17      	ldr	r2, [pc, #92]	@ (8003918 <Timer_11_Pin_Init+0x6c>)
 80038ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038be:	6453      	str	r3, [r2, #68]	@ 0x44

	if(config -> Channel_1.Enable ==  true)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	7c1b      	ldrb	r3, [r3, #16]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d012      	beq.n	80038ee <Timer_11_Pin_Init+0x42>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_11.CH1_PB9)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	8a9b      	ldrh	r3, [r3, #20]
 80038cc:	22b9      	movs	r2, #185	@ 0xb9
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d10d      	bne.n	80038ee <Timer_11_Pin_Init+0x42>
			GPIO_Pin_Init(GPIOB, 9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_11);
 80038d2:	2002      	movs	r0, #2
 80038d4:	2402      	movs	r4, #2
 80038d6:	2303      	movs	r3, #3
 80038d8:	2204      	movs	r2, #4
 80038da:	2103      	movs	r1, #3
 80038dc:	9102      	str	r1, [sp, #8]
 80038de:	9201      	str	r2, [sp, #4]
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	4623      	mov	r3, r4
 80038e4:	4602      	mov	r2, r0
 80038e6:	2109      	movs	r1, #9
 80038e8:	480c      	ldr	r0, [pc, #48]	@ (800391c <Timer_11_Pin_Init+0x70>)
 80038ea:	f7fe fc87 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80038f4:	461a      	mov	r2, r3
 80038f6:	2302      	movs	r3, #2
	if(
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d006      	beq.n	800390a <Timer_11_Pin_Init+0x5e>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003902:	461a      	mov	r2, r3
 8003904:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003906:	429a      	cmp	r2, r3
 8003908:	d102      	bne.n	8003910 <Timer_11_Pin_Init+0x64>
	)
	{
		NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800390a:	201a      	movs	r0, #26
 800390c:	f7fe fd1e 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	bd90      	pop	{r4, r7, pc}
 8003918:	40023800 	.word	0x40023800
 800391c:	40020400 	.word	0x40020400

08003920 <Timer_12_Pin_Init>:

static void Timer_12_Pin_Init(Timer_Config *config)
{
 8003920:	b590      	push	{r4, r7, lr}
 8003922:	b087      	sub	sp, #28
 8003924:	af04      	add	r7, sp, #16
 8003926:	6078      	str	r0, [r7, #4]
	RCC -> APB1ENR |= RCC_APB1ENR_TIM12EN;
 8003928:	4b25      	ldr	r3, [pc, #148]	@ (80039c0 <Timer_12_Pin_Init+0xa0>)
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	4a24      	ldr	r2, [pc, #144]	@ (80039c0 <Timer_12_Pin_Init+0xa0>)
 800392e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003932:	6413      	str	r3, [r2, #64]	@ 0x40

	if(config -> Channel_1.Enable ==  true)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	7c1b      	ldrb	r3, [r3, #16]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d013      	beq.n	8003964 <Timer_12_Pin_Init+0x44>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_12.CH1_PB14)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	8a9b      	ldrh	r3, [r3, #20]
 8003940:	f640 3214 	movw	r2, #2836	@ 0xb14
 8003944:	4293      	cmp	r3, r2
 8003946:	d10d      	bne.n	8003964 <Timer_12_Pin_Init+0x44>
			GPIO_Pin_Init(GPIOB, 14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_12);
 8003948:	2002      	movs	r0, #2
 800394a:	2402      	movs	r4, #2
 800394c:	2303      	movs	r3, #3
 800394e:	2204      	movs	r2, #4
 8003950:	2109      	movs	r1, #9
 8003952:	9102      	str	r1, [sp, #8]
 8003954:	9201      	str	r2, [sp, #4]
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	4623      	mov	r3, r4
 800395a:	4602      	mov	r2, r0
 800395c:	210e      	movs	r1, #14
 800395e:	4819      	ldr	r0, [pc, #100]	@ (80039c4 <Timer_12_Pin_Init+0xa4>)
 8003960:	f7fe fc4c 	bl	80021fc <GPIO_Pin_Init>
	}

	if(config -> Channel_2.Enable ==  true)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	7d9b      	ldrb	r3, [r3, #22]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d013      	beq.n	8003994 <Timer_12_Pin_Init+0x74>
	{
		if(config -> Channel_2.Pin == Timer_Configurations.Channel.Pin.Timer_12.CH2_PB15)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	8b5b      	ldrh	r3, [r3, #26]
 8003970:	f640 3215 	movw	r2, #2837	@ 0xb15
 8003974:	4293      	cmp	r3, r2
 8003976:	d10d      	bne.n	8003994 <Timer_12_Pin_Init+0x74>
			GPIO_Pin_Init(GPIOB, 15, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_12);
 8003978:	2002      	movs	r0, #2
 800397a:	2402      	movs	r4, #2
 800397c:	2303      	movs	r3, #3
 800397e:	2204      	movs	r2, #4
 8003980:	2109      	movs	r1, #9
 8003982:	9102      	str	r1, [sp, #8]
 8003984:	9201      	str	r2, [sp, #4]
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	4623      	mov	r3, r4
 800398a:	4602      	mov	r2, r0
 800398c:	210f      	movs	r1, #15
 800398e:	480d      	ldr	r0, [pc, #52]	@ (80039c4 <Timer_12_Pin_Init+0xa4>)
 8003990:	f7fe fc34 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800399a:	461a      	mov	r2, r3
 800399c:	2302      	movs	r3, #2
	if(
 800399e:	429a      	cmp	r2, r3
 80039a0:	d006      	beq.n	80039b0 <Timer_12_Pin_Init+0x90>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80039a8:	461a      	mov	r2, r3
 80039aa:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d102      	bne.n	80039b6 <Timer_12_Pin_Init+0x96>
	)
	{
		NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80039b0:	202b      	movs	r0, #43	@ 0x2b
 80039b2:	f7fe fccb 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd90      	pop	{r4, r7, pc}
 80039be:	bf00      	nop
 80039c0:	40023800 	.word	0x40023800
 80039c4:	40020400 	.word	0x40020400

080039c8 <Timer_13_Pin_Init>:

static void Timer_13_Pin_Init(Timer_Config *config)
{
 80039c8:	b590      	push	{r4, r7, lr}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af04      	add	r7, sp, #16
 80039ce:	6078      	str	r0, [r7, #4]
	RCC -> APB1ENR |= RCC_APB1ENR_TIM13EN;
 80039d0:	4b18      	ldr	r3, [pc, #96]	@ (8003a34 <Timer_13_Pin_Init+0x6c>)
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	4a17      	ldr	r2, [pc, #92]	@ (8003a34 <Timer_13_Pin_Init+0x6c>)
 80039d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039da:	6413      	str	r3, [r2, #64]	@ 0x40

	if(config -> Channel_1.Enable ==  true)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	7c1b      	ldrb	r3, [r3, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d012      	beq.n	8003a0a <Timer_13_Pin_Init+0x42>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_13.CH1_PA6)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	8a9b      	ldrh	r3, [r3, #20]
 80039e8:	22a6      	movs	r2, #166	@ 0xa6
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d10d      	bne.n	8003a0a <Timer_13_Pin_Init+0x42>
			GPIO_Pin_Init(GPIOA, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_13);
 80039ee:	2002      	movs	r0, #2
 80039f0:	2402      	movs	r4, #2
 80039f2:	2303      	movs	r3, #3
 80039f4:	2204      	movs	r2, #4
 80039f6:	2109      	movs	r1, #9
 80039f8:	9102      	str	r1, [sp, #8]
 80039fa:	9201      	str	r2, [sp, #4]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	4623      	mov	r3, r4
 8003a00:	4602      	mov	r2, r0
 8003a02:	2106      	movs	r1, #6
 8003a04:	480c      	ldr	r0, [pc, #48]	@ (8003a38 <Timer_13_Pin_Init+0x70>)
 8003a06:	f7fe fbf9 	bl	80021fc <GPIO_Pin_Init>
	}

	if(
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003a10:	461a      	mov	r2, r3
 8003a12:	2302      	movs	r3, #2
	if(
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d006      	beq.n	8003a26 <Timer_13_Pin_Init+0x5e>
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003a1e:	461a      	mov	r2, r3
 8003a20:	2301      	movs	r3, #1
			(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d102      	bne.n	8003a2c <Timer_13_Pin_Init+0x64>
	)
	{
		NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003a26:	202c      	movs	r0, #44	@ 0x2c
 8003a28:	f7fe fc90 	bl	800234c <__NVIC_EnableIRQ>
	}
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd90      	pop	{r4, r7, pc}
 8003a34:	40023800 	.word	0x40023800
 8003a38:	40020000 	.word	0x40020000

08003a3c <Timer_14_Pin_Init>:

static void Timer_14_Pin_Init(Timer_Config *config)
{
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af04      	add	r7, sp, #16
 8003a42:	6078      	str	r0, [r7, #4]
	RCC -> APB1ENR |= RCC_APB1ENR_TIM14EN;
 8003a44:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab4 <Timer_14_Pin_Init+0x78>)
 8003a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a48:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab4 <Timer_14_Pin_Init+0x78>)
 8003a4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a4e:	6413      	str	r3, [r2, #64]	@ 0x40

	if(config -> Channel_1.Enable ==  true)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	7c1b      	ldrb	r3, [r3, #16]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d012      	beq.n	8003a7e <Timer_14_Pin_Init+0x42>
	{
		if(config -> Channel_1.Pin == Timer_Configurations.Channel.Pin.Timer_14.CH1_PA7)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	8a9b      	ldrh	r3, [r3, #20]
 8003a5c:	22a7      	movs	r2, #167	@ 0xa7
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d10d      	bne.n	8003a7e <Timer_14_Pin_Init+0x42>
			GPIO_Pin_Init(GPIOA, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.TIM_14);
 8003a62:	2002      	movs	r0, #2
 8003a64:	2402      	movs	r4, #2
 8003a66:	2303      	movs	r3, #3
 8003a68:	2204      	movs	r2, #4
 8003a6a:	2109      	movs	r1, #9
 8003a6c:	9102      	str	r1, [sp, #8]
 8003a6e:	9201      	str	r2, [sp, #4]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	4623      	mov	r3, r4
 8003a74:	4602      	mov	r2, r0
 8003a76:	2107      	movs	r1, #7
 8003a78:	480f      	ldr	r0, [pc, #60]	@ (8003ab8 <Timer_14_Pin_Init+0x7c>)
 8003a7a:	f7fe fbbf 	bl	80021fc <GPIO_Pin_Init>
	}

	if(!config->Interrupt_Request)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d110      	bne.n	8003aaa <Timer_14_Pin_Init+0x6e>
		if(
				(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003a8e:	461a      	mov	r2, r3
 8003a90:	2302      	movs	r3, #2
		if(
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d006      	beq.n	8003aa4 <Timer_14_Pin_Init+0x68>
				(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	2301      	movs	r3, #1
				(config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) ||
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d102      	bne.n	8003aaa <Timer_14_Pin_Init+0x6e>
		)
		{
			NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003aa4:	202d      	movs	r0, #45	@ 0x2d
 8003aa6:	f7fe fc51 	bl	800234c <__NVIC_EnableIRQ>
		}
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd90      	pop	{r4, r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	40020000 	.word	0x40020000

08003abc <Input_Capture_Mode_Setup>:




static void Input_Capture_Mode_Setup(Timer_Config *config)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
	if(config->Channel_1.Type == Timer_Configurations.Channel.Type.Input_Capture_Direct_Mode)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	8a5b      	ldrh	r3, [r3, #18]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d160      	bne.n	8003b90 <Input_Capture_Mode_Setup+0xd4>
	{
		if(config->Edge == Timer_Configurations.Edge.rising_edge_non_inverted) config -> Port -> CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d108      	bne.n	8003aec <Input_Capture_Mode_Setup+0x30>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6a1a      	ldr	r2, [r3, #32]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 020a 	bic.w	r2, r2, #10
 8003ae8:	621a      	str	r2, [r3, #32]
 8003aea:	e01c      	b.n	8003b26 <Input_Capture_Mode_Setup+0x6a>
		else if(config->Edge == Timer_Configurations.Edge.falling_edge_inverted) config -> Port -> CCER |= TIM_CCER_CC1NP;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003af2:	2200      	movs	r2, #0
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d108      	bne.n	8003b0a <Input_Capture_Mode_Setup+0x4e>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6a1a      	ldr	r2, [r3, #32]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0208 	orr.w	r2, r2, #8
 8003b06:	621a      	str	r2, [r3, #32]
 8003b08:	e00d      	b.n	8003b26 <Input_Capture_Mode_Setup+0x6a>
		else if(config->Edge == Timer_Configurations.Edge.both_edges_non_inverted) config -> Port -> CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003b10:	2200      	movs	r2, #0
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d107      	bne.n	8003b26 <Input_Capture_Mode_Setup+0x6a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6a1a      	ldr	r2, [r3, #32]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f042 020a 	orr.w	r2, r2, #10
 8003b24:	621a      	str	r2, [r3, #32]

		if(config -> DMA_Enable == true) config -> Port -> DIER |= TIM_DIER_CC1DE;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d007      	beq.n	8003b40 <Input_Capture_Mode_Setup+0x84>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3e:	60da      	str	r2, [r3, #12]
		if(config -> Interrupt_Request & Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_1) config -> Port -> DIER |= TIM_DIER_CC1IE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003b46:	461a      	mov	r2, r3
 8003b48:	2302      	movs	r3, #2
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d007      	beq.n	8003b60 <Input_Capture_Mode_Setup+0xa4>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0202 	orr.w	r2, r2, #2
 8003b5e:	60da      	str	r2, [r3, #12]

		config -> Port -> CCMR1 |= TIM_CCMR1_CC1S_0;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	699a      	ldr	r2, [r3, #24]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f042 0201 	orr.w	r2, r2, #1
 8003b6e:	619a      	str	r2, [r3, #24]
		config -> Port -> CCMR1 &= ~TIM_CCMR1_CC1S_1;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699a      	ldr	r2, [r3, #24]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0202 	bic.w	r2, r2, #2
 8003b7e:	619a      	str	r2, [r3, #24]
		config -> Port -> CCER |= TIM_CCER_CC1E;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6a1a      	ldr	r2, [r3, #32]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0201 	orr.w	r2, r2, #1
 8003b8e:	621a      	str	r2, [r3, #32]

	}
	if(config->Channel_2.Type == Timer_Configurations.Channel.Type.Input_Capture_Direct_Mode)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	8b1b      	ldrh	r3, [r3, #24]
 8003b94:	2201      	movs	r2, #1
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d160      	bne.n	8003c5c <Input_Capture_Mode_Setup+0x1a0>
	{
		if(config->Edge == Timer_Configurations.Edge.rising_edge_non_inverted) config -> Port -> CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d108      	bne.n	8003bb8 <Input_Capture_Mode_Setup+0xfc>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6a1a      	ldr	r2, [r3, #32]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bb4:	621a      	str	r2, [r3, #32]
 8003bb6:	e01c      	b.n	8003bf2 <Input_Capture_Mode_Setup+0x136>
		else if(config->Edge == Timer_Configurations.Edge.falling_edge_inverted) config -> Port -> CCER |= TIM_CCER_CC2NP;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d108      	bne.n	8003bd6 <Input_Capture_Mode_Setup+0x11a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6a1a      	ldr	r2, [r3, #32]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bd2:	621a      	str	r2, [r3, #32]
 8003bd4:	e00d      	b.n	8003bf2 <Input_Capture_Mode_Setup+0x136>
		else if(config->Edge == Timer_Configurations.Edge.both_edges_non_inverted) config -> Port -> CCER |= (TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003bdc:	2200      	movs	r2, #0
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d107      	bne.n	8003bf2 <Input_Capture_Mode_Setup+0x136>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6a1a      	ldr	r2, [r3, #32]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8003bf0:	621a      	str	r2, [r3, #32]

		if(config -> DMA_Enable == true) config -> Port -> DIER |= TIM_DIER_CC2DE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d007      	beq.n	8003c0c <Input_Capture_Mode_Setup+0x150>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68da      	ldr	r2, [r3, #12]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c0a:	60da      	str	r2, [r3, #12]
		if(config -> Interrupt_Request & Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_2) config -> Port -> DIER |= TIM_DIER_CC2IE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003c12:	461a      	mov	r2, r3
 8003c14:	2304      	movs	r3, #4
 8003c16:	4013      	ands	r3, r2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d007      	beq.n	8003c2c <Input_Capture_Mode_Setup+0x170>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f042 0204 	orr.w	r2, r2, #4
 8003c2a:	60da      	str	r2, [r3, #12]

		config -> Port -> CCMR1 |= TIM_CCMR1_CC2S_0;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c3a:	619a      	str	r2, [r3, #24]
		config -> Port -> CCMR1 &= ~TIM_CCMR1_CC2S_1;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699a      	ldr	r2, [r3, #24]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003c4a:	619a      	str	r2, [r3, #24]
		config -> Port -> CCER |= TIM_CCER_CC2E;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6a1a      	ldr	r2, [r3, #32]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0210 	orr.w	r2, r2, #16
 8003c5a:	621a      	str	r2, [r3, #32]
	}
	if(config->Channel_3.Type == Timer_Configurations.Channel.Type.Input_Capture_Direct_Mode)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	8bdb      	ldrh	r3, [r3, #30]
 8003c60:	2201      	movs	r2, #1
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d160      	bne.n	8003d28 <Input_Capture_Mode_Setup+0x26c>
	{
		if(config->Edge == Timer_Configurations.Edge.rising_edge_non_inverted) config -> Port -> CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d108      	bne.n	8003c84 <Input_Capture_Mode_Setup+0x1c8>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6a1a      	ldr	r2, [r3, #32]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f422 6220 	bic.w	r2, r2, #2560	@ 0xa00
 8003c80:	621a      	str	r2, [r3, #32]
 8003c82:	e01c      	b.n	8003cbe <Input_Capture_Mode_Setup+0x202>
		else if(config->Edge == Timer_Configurations.Edge.falling_edge_inverted) config -> Port -> CCER |= TIM_CCER_CC3NP;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d108      	bne.n	8003ca2 <Input_Capture_Mode_Setup+0x1e6>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6a1a      	ldr	r2, [r3, #32]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c9e:	621a      	str	r2, [r3, #32]
 8003ca0:	e00d      	b.n	8003cbe <Input_Capture_Mode_Setup+0x202>
		else if(config->Edge == Timer_Configurations.Edge.both_edges_non_inverted) config -> Port -> CCER |= (TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003ca8:	2200      	movs	r2, #0
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d107      	bne.n	8003cbe <Input_Capture_Mode_Setup+0x202>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6a1a      	ldr	r2, [r3, #32]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 6220 	orr.w	r2, r2, #2560	@ 0xa00
 8003cbc:	621a      	str	r2, [r3, #32]

		if(config -> DMA_Enable == true) config -> Port -> DIER |= TIM_DIER_CC3DE;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d007      	beq.n	8003cd8 <Input_Capture_Mode_Setup+0x21c>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cd6:	60da      	str	r2, [r3, #12]
		if(config -> Interrupt_Request & Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_3) config -> Port -> DIER |= TIM_DIER_CC3IE;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2308      	movs	r3, #8
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d007      	beq.n	8003cf8 <Input_Capture_Mode_Setup+0x23c>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0208 	orr.w	r2, r2, #8
 8003cf6:	60da      	str	r2, [r3, #12]

		config -> Port -> CCMR2 |= TIM_CCMR2_CC3S_0;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	69da      	ldr	r2, [r3, #28]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	61da      	str	r2, [r3, #28]
		config -> Port -> CCMR2 &= ~TIM_CCMR2_CC3S_1;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	69da      	ldr	r2, [r3, #28]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0202 	bic.w	r2, r2, #2
 8003d16:	61da      	str	r2, [r3, #28]
		config -> Port -> CCER |= TIM_CCER_CC3E;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6a1a      	ldr	r2, [r3, #32]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d26:	621a      	str	r2, [r3, #32]
	}
	if(config->Channel_4.Type == Timer_Configurations.Channel.Type.Input_Capture_Direct_Mode)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d160      	bne.n	8003df4 <Input_Capture_Mode_Setup+0x338>
	{
		if(config->Edge == Timer_Configurations.Edge.rising_edge_non_inverted) config -> Port -> CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003d38:	2200      	movs	r2, #0
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d108      	bne.n	8003d50 <Input_Capture_Mode_Setup+0x294>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6a1a      	ldr	r2, [r3, #32]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8003d4c:	621a      	str	r2, [r3, #32]
 8003d4e:	e01c      	b.n	8003d8a <Input_Capture_Mode_Setup+0x2ce>
		else if(config->Edge == Timer_Configurations.Edge.falling_edge_inverted) config -> Port -> CCER |= TIM_CCER_CC4NP;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003d56:	2200      	movs	r2, #0
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d108      	bne.n	8003d6e <Input_Capture_Mode_Setup+0x2b2>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6a1a      	ldr	r2, [r3, #32]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d6a:	621a      	str	r2, [r3, #32]
 8003d6c:	e00d      	b.n	8003d8a <Input_Capture_Mode_Setup+0x2ce>
		else if(config->Edge == Timer_Configurations.Edge.both_edges_non_inverted) config -> Port -> CCER |= (TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003d74:	2200      	movs	r2, #0
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d107      	bne.n	8003d8a <Input_Capture_Mode_Setup+0x2ce>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	6a1a      	ldr	r2, [r3, #32]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 4220 	orr.w	r2, r2, #40960	@ 0xa000
 8003d88:	621a      	str	r2, [r3, #32]

		if(config -> DMA_Enable == true) config -> Port -> DIER |= TIM_DIER_CC4DE;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d007      	beq.n	8003da4 <Input_Capture_Mode_Setup+0x2e8>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003da2:	60da      	str	r2, [r3, #12]
		if(config -> Interrupt_Request & Timer_Configurations.Interrupt_Request.Capture_Compare_Interrupt_4) config -> Port -> DIER |= TIM_DIER_CC4IE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003daa:	461a      	mov	r2, r3
 8003dac:	2310      	movs	r3, #16
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <Input_Capture_Mode_Setup+0x308>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68da      	ldr	r2, [r3, #12]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0210 	orr.w	r2, r2, #16
 8003dc2:	60da      	str	r2, [r3, #12]

		config -> Port -> CCMR2 |= TIM_CCMR2_CC4S_0;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	69da      	ldr	r2, [r3, #28]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dd2:	61da      	str	r2, [r3, #28]
		config -> Port -> CCMR2 &= ~TIM_CCMR2_CC4S_1;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	69da      	ldr	r2, [r3, #28]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003de2:	61da      	str	r2, [r3, #28]
		config -> Port -> CCER |= TIM_CCER_CC4E;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6a1a      	ldr	r2, [r3, #32]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003df2:	621a      	str	r2, [r3, #32]
	}
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <PWM_Input_Mode_Setup>:

static void PWM_Input_Mode_Setup(Timer_Config *config)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	if(config -> Combined_Channel == Timer_Configurations.Combined_Channel.PWM_Input_Channel_1)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e0e:	2202      	movs	r2, #2
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d14d      	bne.n	8003eb0 <PWM_Input_Mode_Setup+0xb0>
	{
		config -> Port -> PSC=0;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	629a      	str	r2, [r3, #40]	@ 0x28
		config -> Port -> ARR=0xFFFFFFFF;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f04f 32ff 	mov.w	r2, #4294967295
 8003e24:	62da      	str	r2, [r3, #44]	@ 0x2c
		config -> Port -> CNT=0;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24

		config -> Port -> CCMR1|=TIM_CCMR1_CC1S_0;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	699a      	ldr	r2, [r3, #24]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f042 0201 	orr.w	r2, r2, #1
 8003e3c:	619a      	str	r2, [r3, #24]

		config -> Port -> CCER&=~(TIM_CCER_CC1P|TIM_CCER_CC1NP);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6a1a      	ldr	r2, [r3, #32]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 020a 	bic.w	r2, r2, #10
 8003e4c:	621a      	str	r2, [r3, #32]

		config -> Port -> CCMR1|=TIM_CCMR1_CC2S_1;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	699a      	ldr	r2, [r3, #24]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e5c:	619a      	str	r2, [r3, #24]

		config -> Port -> CCER|=TIM_CCER_CC2P;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6a1a      	ldr	r2, [r3, #32]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f042 0220 	orr.w	r2, r2, #32
 8003e6c:	621a      	str	r2, [r3, #32]

		config -> Port -> CCER&=~TIM_CCER_CC2NP;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6a1a      	ldr	r2, [r3, #32]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e7c:	621a      	str	r2, [r3, #32]

		config -> Port -> SMCR|=TIM_SMCR_TS_2|TIM_SMCR_TS_0;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8003e8c:	609a      	str	r2, [r3, #8]

		config -> Port -> SMCR|=TIM_SMCR_SMS_2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0204 	orr.w	r2, r2, #4
 8003e9c:	609a      	str	r2, [r3, #8]

		config -> Port -> CCER|=TIM_CCER_CC1E|TIM_CCER_CC2E;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6a1a      	ldr	r2, [r3, #32]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0211 	orr.w	r2, r2, #17
 8003eac:	621a      	str	r2, [r3, #32]

		config -> Port -> SMCR|=TIM_SMCR_SMS_2;

		config -> Port -> CCER|=TIM_CCER_CC3E|TIM_CCER_CC4E;
	}
}
 8003eae:	e052      	b.n	8003f56 <PWM_Input_Mode_Setup+0x156>
	else if(config -> Combined_Channel == Timer_Configurations.Combined_Channel.PWM_Input_Channel_2)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003eb6:	2204      	movs	r2, #4
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d14c      	bne.n	8003f56 <PWM_Input_Mode_Setup+0x156>
		config -> Port -> PSC=0;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	629a      	str	r2, [r3, #40]	@ 0x28
		config -> Port -> ARR=0xFFFFFFFF;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
		config -> Port -> CNT=0;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	625a      	str	r2, [r3, #36]	@ 0x24
		config -> Port -> CCMR2|=TIM_CCMR2_CC3S_0;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	69da      	ldr	r2, [r3, #28]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f042 0201 	orr.w	r2, r2, #1
 8003ee4:	61da      	str	r2, [r3, #28]
		config -> Port -> CCER&=~(TIM_CCER_CC3P|TIM_CCER_CC3NP);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6a1a      	ldr	r2, [r3, #32]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 6220 	bic.w	r2, r2, #2560	@ 0xa00
 8003ef4:	621a      	str	r2, [r3, #32]
		config -> Port -> CCMR2|=TIM_CCMR2_CC4S_1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	69da      	ldr	r2, [r3, #28]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f04:	61da      	str	r2, [r3, #28]
		config -> Port -> CCER|=TIM_CCER_CC4P;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6a1a      	ldr	r2, [r3, #32]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f14:	621a      	str	r2, [r3, #32]
		config -> Port -> CCER&=~TIM_CCER_CC4NP;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6a1a      	ldr	r2, [r3, #32]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f24:	621a      	str	r2, [r3, #32]
		config -> Port -> SMCR|=TIM_SMCR_TS_2|TIM_SMCR_TS_0;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8003f34:	609a      	str	r2, [r3, #8]
		config -> Port -> SMCR|=TIM_SMCR_SMS_2;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689a      	ldr	r2, [r3, #8]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f042 0204 	orr.w	r2, r2, #4
 8003f44:	609a      	str	r2, [r3, #8]
		config -> Port -> CCER|=TIM_CCER_CC3E|TIM_CCER_CC4E;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6a1a      	ldr	r2, [r3, #32]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 8003f54:	621a      	str	r2, [r3, #32]
}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <Encoder_Mode_Setup>:



static void Encoder_Mode_Setup(Timer_Config *config)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
	//	config -> Port -> CCMR1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F); // Clear IC1F and IC2F bits
	////	config -> Port -> CCMR1 |= (TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC2F_3); // Set filter to 8 samples, N=8
	//	config -> Port -> CCMR1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC); // Clear IC1PSC and IC2PSC bits
	//	config -> Port -> CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); // Clear CC1P and CC2P bits (rising edge)
	//
	config -> Port -> SMCR = 0x0000;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	609a      	str	r2, [r3, #8]
	config -> Port -> CR2 = 0x0000;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2200      	movs	r2, #0
 8003f78:	605a      	str	r2, [r3, #4]
	config -> Port->CCMR1 = 0x0000;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	619a      	str	r2, [r3, #24]

	config -> Port->SMCR &= ~TIM_SMCR_SMS;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0207 	bic.w	r2, r2, #7
 8003f90:	609a      	str	r2, [r3, #8]
	config -> Port->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f042 0203 	orr.w	r2, r2, #3
 8003fa0:	609a      	str	r2, [r3, #8]
	config -> Port -> CCMR1 |= (TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC2F_3);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6812      	ldr	r2, [r2, #0]
 8003fac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fb4:	6193      	str	r3, [r2, #24]
	// Set TIM2 Channels to input
	config -> Port->CCMR1 &= ~((3U << TIM_CCMR1_CC1S_Pos) | (3U << TIM_CCMR1_CC2S_Pos));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6812      	ldr	r2, [r2, #0]
 8003fc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fc4:	f023 0303 	bic.w	r3, r3, #3
 8003fc8:	6193      	str	r3, [r2, #24]
	config -> Port->CCMR1 |= (1U << TIM_CCMR1_CC1S_Pos) | (1U << TIM_CCMR1_CC2S_Pos);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6812      	ldr	r2, [r2, #0]
 8003fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	6193      	str	r3, [r2, #24]

	// Configure polarity (if necessary)
	config -> Port->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6a1a      	ldr	r2, [r3, #32]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8003fec:	621a      	str	r2, [r3, #32]
	config -> Port -> ARR = config->Encoder_Resolution - 1;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	3a01      	subs	r2, #1
 8003ffa:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <XOR_Mode_Setup>:

static void XOR_Mode_Setup(Timer_Config *config)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
	config -> Port -> CR2 |= TIM_CR2_TI1S;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800401e:	605a      	str	r2, [r3, #4]
	config -> Port -> SMCR &= ~TIM_SMCR_TS;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	689a      	ldr	r2, [r3, #8]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800402e:	609a      	str	r2, [r3, #8]
	config -> Port -> SMCR |= TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800403e:	609a      	str	r2, [r3, #8]
	config -> Port -> SMCR &= ~TIM_SMCR_SMS;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0207 	bic.w	r2, r2, #7
 800404e:	609a      	str	r2, [r3, #8]
	config -> Port -> SMCR |= TIM_SMCR_SMS_2;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0204 	orr.w	r2, r2, #4
 800405e:	609a      	str	r2, [r3, #8]
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <PWM_Mode_Setup>:

static void PWM_Mode_Setup(Timer_Config *config)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]

	if((config -> Channel_1.Enable == true))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	7c1b      	ldrb	r3, [r3, #16]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d055      	beq.n	8004128 <PWM_Mode_Setup+0xbc>
	{

		if((config -> Channel_1.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP) || (config -> Channel_1.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	8a5b      	ldrh	r3, [r3, #18]
 8004080:	2240      	movs	r2, #64	@ 0x40
 8004082:	4293      	cmp	r3, r2
 8004084:	d005      	beq.n	8004092 <PWM_Mode_Setup+0x26>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8a5b      	ldrh	r3, [r3, #18]
 800408a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800408e:	4293      	cmp	r3, r2
 8004090:	d11f      	bne.n	80040d2 <PWM_Mode_Setup+0x66>
		{
			config -> Port -> CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) ; // PWM mode 1 for CH1 and CH2
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699a      	ldr	r2, [r3, #24]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80040a0:	619a      	str	r2, [r3, #24]
			config -> Port -> CCMR1 |= TIM_CCMR1_OC1PE ; // Enable preload for output compare
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	699a      	ldr	r2, [r3, #24]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0208 	orr.w	r2, r2, #8
 80040b0:	619a      	str	r2, [r3, #24]
			config -> Port -> CCER |= TIM_CCER_CC1E ;  // Enable CH1 and CH2 outputs
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6a1a      	ldr	r2, [r3, #32]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f042 0201 	orr.w	r2, r2, #1
 80040c0:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040d0:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		if((config -> Channel_1.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHN) || (config -> Channel_1.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	8a5b      	ldrh	r3, [r3, #18]
 80040d6:	2280      	movs	r2, #128	@ 0x80
 80040d8:	4293      	cmp	r3, r2
 80040da:	d005      	beq.n	80040e8 <PWM_Mode_Setup+0x7c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	8a5b      	ldrh	r3, [r3, #18]
 80040e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d11f      	bne.n	8004128 <PWM_Mode_Setup+0xbc>
		{
			config -> Port -> CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) ; // PWM mode 1 for CH1 and CH2
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	699a      	ldr	r2, [r3, #24]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80040f6:	619a      	str	r2, [r3, #24]
			config -> Port -> CCMR1 |= TIM_CCMR1_OC1PE ; // Enable preload for output compare
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	699a      	ldr	r2, [r3, #24]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0208 	orr.w	r2, r2, #8
 8004106:	619a      	str	r2, [r3, #24]
			config -> Port -> CCER |= TIM_CCER_CC1NE ;  // Enable CH1 and CH2 outputs
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6a1a      	ldr	r2, [r3, #32]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0204 	orr.w	r2, r2, #4
 8004116:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004126:	645a      	str	r2, [r3, #68]	@ 0x44
		}

	}
	if((config -> Channel_2.Enable == true))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	7d9b      	ldrb	r3, [r3, #22]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d055      	beq.n	80041dc <PWM_Mode_Setup+0x170>
	{
		if((config -> Channel_2.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP) || (config -> Channel_2.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	8b1b      	ldrh	r3, [r3, #24]
 8004134:	2240      	movs	r2, #64	@ 0x40
 8004136:	4293      	cmp	r3, r2
 8004138:	d005      	beq.n	8004146 <PWM_Mode_Setup+0xda>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	8b1b      	ldrh	r3, [r3, #24]
 800413e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004142:	4293      	cmp	r3, r2
 8004144:	d11f      	bne.n	8004186 <PWM_Mode_Setup+0x11a>
		{
			config -> Port -> CCMR1 |= (6 << TIM_CCMR1_OC2M_Pos) ; // PWM mode 1 for CH1 and CH2
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	699a      	ldr	r2, [r3, #24]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8004154:	619a      	str	r2, [r3, #24]
			config -> Port -> CCMR1 |= TIM_CCMR1_OC2PE ; // Enable preload for output compare
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699a      	ldr	r2, [r3, #24]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004164:	619a      	str	r2, [r3, #24]
			config -> Port -> CCER |= TIM_CCER_CC2E ;  // Enable CH1 and CH2 outputs
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6a1a      	ldr	r2, [r3, #32]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f042 0210 	orr.w	r2, r2, #16
 8004174:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004184:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		if((config -> Channel_2.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHN) || (config -> Channel_2.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	8b1b      	ldrh	r3, [r3, #24]
 800418a:	2280      	movs	r2, #128	@ 0x80
 800418c:	4293      	cmp	r3, r2
 800418e:	d005      	beq.n	800419c <PWM_Mode_Setup+0x130>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	8b1b      	ldrh	r3, [r3, #24]
 8004194:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004198:	4293      	cmp	r3, r2
 800419a:	d11f      	bne.n	80041dc <PWM_Mode_Setup+0x170>
		{
			config -> Port -> CCMR1 |= (6 << TIM_CCMR1_OC2M_Pos) ; // PWM mode 1 for CH1 and CH2
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699a      	ldr	r2, [r3, #24]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 80041aa:	619a      	str	r2, [r3, #24]
			config -> Port -> CCMR1 |= TIM_CCMR1_OC2PE ; // Enable preload for output compare
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699a      	ldr	r2, [r3, #24]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041ba:	619a      	str	r2, [r3, #24]
			config -> Port -> CCER |= TIM_CCER_CC2NE ;  // Enable CH1 and CH2 outputs
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6a1a      	ldr	r2, [r3, #32]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041ca:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041da:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}
	if((config -> Channel_3.Enable == true))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	7f1b      	ldrb	r3, [r3, #28]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d055      	beq.n	8004290 <PWM_Mode_Setup+0x224>
	{
		if((config -> Channel_3.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP) || (config -> Channel_3.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8bdb      	ldrh	r3, [r3, #30]
 80041e8:	2240      	movs	r2, #64	@ 0x40
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d005      	beq.n	80041fa <PWM_Mode_Setup+0x18e>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	8bdb      	ldrh	r3, [r3, #30]
 80041f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d11f      	bne.n	800423a <PWM_Mode_Setup+0x1ce>
		{
			config -> Port -> CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) ; // PWM mode 1 for CH1 and CH2
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	69da      	ldr	r2, [r3, #28]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8004208:	61da      	str	r2, [r3, #28]
			config -> Port -> CCMR2 |= TIM_CCMR2_OC3PE ; // Enable preload for output compare
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	69da      	ldr	r2, [r3, #28]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f042 0208 	orr.w	r2, r2, #8
 8004218:	61da      	str	r2, [r3, #28]
			config -> Port -> CCER |= TIM_CCER_CC3E ;  // Enable CH1 and CH2 outputs
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6a1a      	ldr	r2, [r3, #32]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004228:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004238:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		if((config -> Channel_3.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHN) || (config -> Channel_3.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	8bdb      	ldrh	r3, [r3, #30]
 800423e:	2280      	movs	r2, #128	@ 0x80
 8004240:	4293      	cmp	r3, r2
 8004242:	d005      	beq.n	8004250 <PWM_Mode_Setup+0x1e4>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8bdb      	ldrh	r3, [r3, #30]
 8004248:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800424c:	4293      	cmp	r3, r2
 800424e:	d11f      	bne.n	8004290 <PWM_Mode_Setup+0x224>
		{
			config -> Port -> CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) ; // PWM mode 1 for CH1 and CH2
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	69da      	ldr	r2, [r3, #28]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800425e:	61da      	str	r2, [r3, #28]
			config -> Port -> CCMR2 |= TIM_CCMR2_OC4PE ; // Enable preload for output compare
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	69da      	ldr	r2, [r3, #28]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800426e:	61da      	str	r2, [r3, #28]
			config -> Port -> CCER |= TIM_CCER_CC3NE ;  // Enable CH1 and CH2 outputs
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6a1a      	ldr	r2, [r3, #32]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800427e:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800428e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}
	if((config -> Channel_4.Enable == true))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8004296:	2b00      	cmp	r3, #0
 8004298:	d02f      	beq.n	80042fa <PWM_Mode_Setup+0x28e>
	{
		if((config -> Channel_4.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP) || (config -> Channel_4.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHP_CHN) || (config -> Channel_4.Type == Timer_Configurations.Channel.Type.PWM_Gen_CHN))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800429e:	2240      	movs	r2, #64	@ 0x40
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00a      	beq.n	80042ba <PWM_Mode_Setup+0x24e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80042a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d004      	beq.n	80042ba <PWM_Mode_Setup+0x24e>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80042b4:	2280      	movs	r2, #128	@ 0x80
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d11f      	bne.n	80042fa <PWM_Mode_Setup+0x28e>
		{
			config -> Port -> CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos) ; // PWM mode 1 for CH1 and CH2
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	69da      	ldr	r2, [r3, #28]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 80042c8:	61da      	str	r2, [r3, #28]
			config -> Port -> CCMR2 |= TIM_CCMR2_OC4PE ; // Enable preload for output compare
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	69da      	ldr	r2, [r3, #28]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042d8:	61da      	str	r2, [r3, #28]
			config -> Port -> CCER |= TIM_CCER_CC4E ;  // Enable CH1 and CH2 outputs
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6a1a      	ldr	r2, [r3, #32]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042e8:	621a      	str	r2, [r3, #32]
			config -> Port -> BDTR |= TIM_BDTR_MOE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042f8:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}

}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <Timer_Update>:

static void Timer_Update(Timer_Config *config)
{
 8004306:	b480      	push	{r7}
 8004308:	b083      	sub	sp, #12
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
	config -> Port -> ARR = config -> Autoreload_Value;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	89da      	ldrh	r2, [r3, #14]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	62da      	str	r2, [r3, #44]	@ 0x2c
	config -> Port -> PSC = config -> Prescaler;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	899a      	ldrh	r2, [r3, #12]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	629a      	str	r2, [r3, #40]	@ 0x28

	config -> Port -> EGR |= TIM_EGR_UG;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f042 0201 	orr.w	r2, r2, #1
 8004330:	615a      	str	r2, [r3, #20]
	config -> Port -> CR1 |= TIM_CR1_URS;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f042 0204 	orr.w	r2, r2, #4
 8004340:	601a      	str	r2, [r3, #0]
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
	...

08004350 <Timer_Init>:

void Timer_Init(Timer_Config *config)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

	if(config -> Port == TIM1) Timer_1_Pin_Init(config);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a6e      	ldr	r2, [pc, #440]	@ (8004518 <Timer_Init+0x1c8>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d103      	bne.n	800436a <Timer_Init+0x1a>
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fe fc82 	bl	8002c6c <Timer_1_Pin_Init>
 8004368:	e093      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM2) Timer_2_Pin_Init(config);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004372:	d103      	bne.n	800437c <Timer_Init+0x2c>
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7fe fd7f 	bl	8002e78 <Timer_2_Pin_Init>
 800437a:	e08a      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM3) Timer_3_Pin_Init(config);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a66      	ldr	r2, [pc, #408]	@ (800451c <Timer_Init+0x1cc>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d103      	bne.n	800438e <Timer_Init+0x3e>
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7fe fe80 	bl	800308c <Timer_3_Pin_Init>
 800438c:	e081      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM4) Timer_4_Pin_Init(config);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a63      	ldr	r2, [pc, #396]	@ (8004520 <Timer_Init+0x1d0>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d103      	bne.n	80043a0 <Timer_Init+0x50>
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f7fe ff8f 	bl	80032bc <Timer_4_Pin_Init>
 800439e:	e078      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM5) Timer_5_Pin_Init(config);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a5f      	ldr	r2, [pc, #380]	@ (8004524 <Timer_Init+0x1d4>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d103      	bne.n	80043b2 <Timer_Init+0x62>
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff f878 	bl	80034a0 <Timer_5_Pin_Init>
 80043b0:	e06f      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM6)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a5c      	ldr	r2, [pc, #368]	@ (8004528 <Timer_Init+0x1d8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d113      	bne.n	80043e4 <Timer_Init+0x94>
	{
		__timer_6_config__ = config;
 80043bc:	4a5b      	ldr	r2, [pc, #364]	@ (800452c <Timer_Init+0x1dc>)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6013      	str	r3, [r2, #0]
		RCC -> APB1ENR |= RCC_APB1ENR_TIM6EN;
 80043c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004530 <Timer_Init+0x1e0>)
 80043c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c6:	4a5a      	ldr	r2, [pc, #360]	@ (8004530 <Timer_Init+0x1e0>)
 80043c8:	f043 0310 	orr.w	r3, r3, #16
 80043cc:	6413      	str	r3, [r2, #64]	@ 0x40
		if((config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80043d4:	461a      	mov	r2, r3
 80043d6:	2301      	movs	r3, #1
 80043d8:	429a      	cmp	r2, r3
 80043da:	d15a      	bne.n	8004492 <Timer_Init+0x142>
		{
			NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80043dc:	2036      	movs	r0, #54	@ 0x36
 80043de:	f7fd ffb5 	bl	800234c <__NVIC_EnableIRQ>
 80043e2:	e056      	b.n	8004492 <Timer_Init+0x142>
		}
	}
	else if(config -> Port == TIM7)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a52      	ldr	r2, [pc, #328]	@ (8004534 <Timer_Init+0x1e4>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d113      	bne.n	8004416 <Timer_Init+0xc6>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_TIM7EN;
 80043ee:	4b50      	ldr	r3, [pc, #320]	@ (8004530 <Timer_Init+0x1e0>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	4a4f      	ldr	r2, [pc, #316]	@ (8004530 <Timer_Init+0x1e0>)
 80043f4:	f043 0320 	orr.w	r3, r3, #32
 80043f8:	6413      	str	r3, [r2, #64]	@ 0x40
		__timer_7_config__ = config;
 80043fa:	4a4f      	ldr	r2, [pc, #316]	@ (8004538 <Timer_Init+0x1e8>)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6013      	str	r3, [r2, #0]
		if((config->Interrupt_Request == Timer_Configurations.Interrupt_Request.Update_Interrupt))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004406:	461a      	mov	r2, r3
 8004408:	2301      	movs	r3, #1
 800440a:	429a      	cmp	r2, r3
 800440c:	d141      	bne.n	8004492 <Timer_Init+0x142>
		{
			NVIC_EnableIRQ(TIM7_IRQn);
 800440e:	2037      	movs	r0, #55	@ 0x37
 8004410:	f7fd ff9c 	bl	800234c <__NVIC_EnableIRQ>
 8004414:	e03d      	b.n	8004492 <Timer_Init+0x142>
		}
	}
	else if(config -> Port == TIM8) Timer_8_Pin_Init(config);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a48      	ldr	r2, [pc, #288]	@ (800453c <Timer_Init+0x1ec>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d103      	bne.n	8004428 <Timer_Init+0xd8>
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f7ff f8db 	bl	80035dc <Timer_8_Pin_Init>
 8004426:	e034      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM9) Timer_9_Pin_Init(config);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a44      	ldr	r2, [pc, #272]	@ (8004540 <Timer_Init+0x1f0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d103      	bne.n	800443a <Timer_Init+0xea>
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f7ff f982 	bl	800373c <Timer_9_Pin_Init>
 8004438:	e02b      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM10) Timer_10_Pin_Init(config);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a41      	ldr	r2, [pc, #260]	@ (8004544 <Timer_Init+0x1f4>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d103      	bne.n	800444c <Timer_Init+0xfc>
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7ff f9f7 	bl	8003838 <Timer_10_Pin_Init>
 800444a:	e022      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM11) Timer_11_Pin_Init(config);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a3d      	ldr	r2, [pc, #244]	@ (8004548 <Timer_Init+0x1f8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d103      	bne.n	800445e <Timer_Init+0x10e>
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7ff fa28 	bl	80038ac <Timer_11_Pin_Init>
 800445c:	e019      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM12) Timer_12_Pin_Init(config);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a3a      	ldr	r2, [pc, #232]	@ (800454c <Timer_Init+0x1fc>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d103      	bne.n	8004470 <Timer_Init+0x120>
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f7ff fa59 	bl	8003920 <Timer_12_Pin_Init>
 800446e:	e010      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM13) Timer_13_Pin_Init(config);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a36      	ldr	r2, [pc, #216]	@ (8004550 <Timer_Init+0x200>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d103      	bne.n	8004482 <Timer_Init+0x132>
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7ff faa4 	bl	80039c8 <Timer_13_Pin_Init>
 8004480:	e007      	b.n	8004492 <Timer_Init+0x142>
	else if(config -> Port == TIM14) Timer_14_Pin_Init(config);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a33      	ldr	r2, [pc, #204]	@ (8004554 <Timer_Init+0x204>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d102      	bne.n	8004492 <Timer_Init+0x142>
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f7ff fad5 	bl	8003a3c <Timer_14_Pin_Init>

	config -> Port -> DIER |= config -> Interrupt_Request;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800449e:	4619      	mov	r1, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	60da      	str	r2, [r3, #12]

	//uint16_t Input_Capture_Direct_Mode;
	Input_Capture_Mode_Setup(config);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f7ff fb07 	bl	8003abc <Input_Capture_Mode_Setup>
	PWM_Mode_Setup(config);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f7ff fddc 	bl	800406c <PWM_Mode_Setup>

	if(config -> Mode == Timer_Configurations.Mode.Update)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	791b      	ldrb	r3, [r3, #4]
 80044b8:	2220      	movs	r2, #32
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d102      	bne.n	80044c4 <Timer_Init+0x174>
	{
		Timer_Update(config);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7ff ff21 	bl	8004306 <Timer_Update>
	}

	if(config -> Combined_Channel == Timer_Configurations.Combined_Channel.Encoder)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044ca:	2201      	movs	r2, #1
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d102      	bne.n	80044d6 <Timer_Init+0x186>
	{
		Encoder_Mode_Setup(config);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f7ff fd46 	bl	8003f62 <Encoder_Mode_Setup>
	}

	if(config -> Combined_Channel == Timer_Configurations.Combined_Channel.PWM_Input_Channel_1)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044dc:	2202      	movs	r2, #2
 80044de:	4293      	cmp	r3, r2
 80044e0:	d102      	bne.n	80044e8 <Timer_Init+0x198>
	{
		PWM_Input_Mode_Setup(config);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7ff fc8c 	bl	8003e00 <PWM_Input_Mode_Setup>
	}

	if(config -> Combined_Channel == Timer_Configurations.Combined_Channel.XOR_Hall_Sensor)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044ee:	2208      	movs	r2, #8
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d102      	bne.n	80044fa <Timer_Init+0x1aa>
	{

		XOR_Mode_Setup(config);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f7ff fd87 	bl	8004008 <XOR_Mode_Setup>
	}

	if(config -> DMA_Enable) DMA_Init(&config->DMA_Timer);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004500:	2b00      	cmp	r3, #0
 8004502:	d004      	beq.n	800450e <Timer_Init+0x1be>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3330      	adds	r3, #48	@ 0x30
 8004508:	4618      	mov	r0, r3
 800450a:	f7fd f9f5 	bl	80018f8 <DMA_Init>
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40010000 	.word	0x40010000
 800451c:	40000400 	.word	0x40000400
 8004520:	40000800 	.word	0x40000800
 8004524:	40000c00 	.word	0x40000c00
 8004528:	40001000 	.word	0x40001000
 800452c:	200000bc 	.word	0x200000bc
 8004530:	40023800 	.word	0x40023800
 8004534:	40001400 	.word	0x40001400
 8004538:	200000c0 	.word	0x200000c0
 800453c:	40010400 	.word	0x40010400
 8004540:	40014000 	.word	0x40014000
 8004544:	40014400 	.word	0x40014400
 8004548:	40014800 	.word	0x40014800
 800454c:	40001800 	.word	0x40001800
 8004550:	40001c00 	.word	0x40001c00
 8004554:	40002000 	.word	0x40002000

08004558 <UART4_IRQHandler>:




void UART4_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
	USART_SR = UART4 -> SR;
 800455c:	4b57      	ldr	r3, [pc, #348]	@ (80046bc <UART4_IRQHandler+0x164>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	b29a      	uxth	r2, r3
 8004562:	4b57      	ldr	r3, [pc, #348]	@ (80046c0 <UART4_IRQHandler+0x168>)
 8004564:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 8004566:	4b56      	ldr	r3, [pc, #344]	@ (80046c0 <UART4_IRQHandler+0x168>)
 8004568:	881b      	ldrh	r3, [r3, #0]
 800456a:	b29b      	uxth	r3, r3
 800456c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004570:	2b00      	cmp	r3, #0
 8004572:	d010      	beq.n	8004596 <UART4_IRQHandler+0x3e>
	{
	    if (__usart_4_config__ ->ISR_Routines.CTS_ISR) {
 8004574:	4b53      	ldr	r3, [pc, #332]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <UART4_IRQHandler+0x3e>
	    	__usart_4_config__ ->ISR_Routines.CTS_ISR();
 8004580:	4b50      	ldr	r3, [pc, #320]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004588:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 800458a:	4b4c      	ldr	r3, [pc, #304]	@ (80046bc <UART4_IRQHandler+0x164>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a4b      	ldr	r2, [pc, #300]	@ (80046bc <UART4_IRQHandler+0x164>)
 8004590:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004594:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_LBD)
 8004596:	4b4a      	ldr	r3, [pc, #296]	@ (80046c0 <UART4_IRQHandler+0x168>)
 8004598:	881b      	ldrh	r3, [r3, #0]
 800459a:	b29b      	uxth	r3, r3
 800459c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d010      	beq.n	80045c6 <UART4_IRQHandler+0x6e>
	{
	    if (__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 80045a4:	4b47      	ldr	r3, [pc, #284]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00a      	beq.n	80045c6 <UART4_IRQHandler+0x6e>
	    	__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 80045b0:	4b44      	ldr	r3, [pc, #272]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045b8:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 80045ba:	4b40      	ldr	r3, [pc, #256]	@ (80046bc <UART4_IRQHandler+0x164>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a3f      	ldr	r2, [pc, #252]	@ (80046bc <UART4_IRQHandler+0x164>)
 80045c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045c4:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_TXE)
 80045c6:	4b3e      	ldr	r3, [pc, #248]	@ (80046c0 <UART4_IRQHandler+0x168>)
 80045c8:	881b      	ldrh	r3, [r3, #0]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d010      	beq.n	80045f6 <UART4_IRQHandler+0x9e>
	{
	    if (__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 80045d4:	4b3b      	ldr	r3, [pc, #236]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00a      	beq.n	80045f6 <UART4_IRQHandler+0x9e>
	    	__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR();
 80045e0:	4b38      	ldr	r3, [pc, #224]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80045e8:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 80045ea:	4b34      	ldr	r3, [pc, #208]	@ (80046bc <UART4_IRQHandler+0x164>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a33      	ldr	r2, [pc, #204]	@ (80046bc <UART4_IRQHandler+0x164>)
 80045f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f4:	6013      	str	r3, [r2, #0]
	    }
	}


	if(USART_SR & USART_SR_TC)
 80045f6:	4b32      	ldr	r3, [pc, #200]	@ (80046c0 <UART4_IRQHandler+0x168>)
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004600:	2b00      	cmp	r3, #0
 8004602:	d010      	beq.n	8004626 <UART4_IRQHandler+0xce>
	{
	    if (__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8004604:	4b2f      	ldr	r3, [pc, #188]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00a      	beq.n	8004626 <UART4_IRQHandler+0xce>
	    	__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR();
 8004610:	4b2c      	ldr	r3, [pc, #176]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8004618:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 800461a:	4b28      	ldr	r3, [pc, #160]	@ (80046bc <UART4_IRQHandler+0x164>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a27      	ldr	r2, [pc, #156]	@ (80046bc <UART4_IRQHandler+0x164>)
 8004620:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004624:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_RXNE)
 8004626:	4b26      	ldr	r3, [pc, #152]	@ (80046c0 <UART4_IRQHandler+0x168>)
 8004628:	881b      	ldrh	r3, [r3, #0]
 800462a:	b29b      	uxth	r3, r3
 800462c:	f003 0320 	and.w	r3, r3, #32
 8004630:	2b00      	cmp	r3, #0
 8004632:	d010      	beq.n	8004656 <UART4_IRQHandler+0xfe>
	{
	    if (__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8004634:	4b23      	ldr	r3, [pc, #140]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <UART4_IRQHandler+0xfe>
	    	__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR();
 8004640:	4b20      	ldr	r3, [pc, #128]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004648:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 800464a:	4b1c      	ldr	r3, [pc, #112]	@ (80046bc <UART4_IRQHandler+0x164>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a1b      	ldr	r2, [pc, #108]	@ (80046bc <UART4_IRQHandler+0x164>)
 8004650:	f023 0320 	bic.w	r3, r3, #32
 8004654:	6013      	str	r3, [r2, #0]
	    }
	}


	if(USART_SR & USART_SR_IDLE)
 8004656:	4b1a      	ldr	r3, [pc, #104]	@ (80046c0 <UART4_IRQHandler+0x168>)
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	b29b      	uxth	r3, r3
 800465c:	f003 0310 	and.w	r3, r3, #16
 8004660:	2b00      	cmp	r3, #0
 8004662:	d010      	beq.n	8004686 <UART4_IRQHandler+0x12e>
	{
	    if (__usart_4_config__ ->ISR_Routines.Idle_Line_ISR) {
 8004664:	4b17      	ldr	r3, [pc, #92]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00a      	beq.n	8004686 <UART4_IRQHandler+0x12e>
	    	__usart_4_config__ ->ISR_Routines.Idle_Line_ISR();
 8004670:	4b14      	ldr	r3, [pc, #80]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004678:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 800467a:	4b10      	ldr	r3, [pc, #64]	@ (80046bc <UART4_IRQHandler+0x164>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a0f      	ldr	r2, [pc, #60]	@ (80046bc <UART4_IRQHandler+0x164>)
 8004680:	f023 0310 	bic.w	r3, r3, #16
 8004684:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_PE)
 8004686:	4b0e      	ldr	r3, [pc, #56]	@ (80046c0 <UART4_IRQHandler+0x168>)
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	b29b      	uxth	r3, r3
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	d010      	beq.n	80046b6 <UART4_IRQHandler+0x15e>
	{
	    if (__usart_4_config__ ->ISR_Routines.Parity_ISR) {
 8004694:	4b0b      	ldr	r3, [pc, #44]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00a      	beq.n	80046b6 <UART4_IRQHandler+0x15e>
	    	__usart_4_config__ ->ISR_Routines.Parity_ISR();
 80046a0:	4b08      	ldr	r3, [pc, #32]	@ (80046c4 <UART4_IRQHandler+0x16c>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80046a8:	4798      	blx	r3
	    	UART4->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 80046aa:	4b04      	ldr	r3, [pc, #16]	@ (80046bc <UART4_IRQHandler+0x164>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a03      	ldr	r2, [pc, #12]	@ (80046bc <UART4_IRQHandler+0x164>)
 80046b0:	f023 0301 	bic.w	r3, r3, #1
 80046b4:	6013      	str	r3, [r2, #0]
	    }
	}

}
 80046b6:	bf00      	nop
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40004c00 	.word	0x40004c00
 80046c0:	200000e8 	.word	0x200000e8
 80046c4:	200000e4 	.word	0x200000e4

080046c8 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
	USART_SR = USART1 -> SR;
 80046cc:	4b57      	ldr	r3, [pc, #348]	@ (800482c <USART1_IRQHandler+0x164>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	4b57      	ldr	r3, [pc, #348]	@ (8004830 <USART1_IRQHandler+0x168>)
 80046d4:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 80046d6:	4b56      	ldr	r3, [pc, #344]	@ (8004830 <USART1_IRQHandler+0x168>)
 80046d8:	881b      	ldrh	r3, [r3, #0]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d010      	beq.n	8004706 <USART1_IRQHandler+0x3e>
	{
	    if (__usart_1_config__ ->ISR_Routines.CTS_ISR) {
 80046e4:	4b53      	ldr	r3, [pc, #332]	@ (8004834 <USART1_IRQHandler+0x16c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <USART1_IRQHandler+0x3e>
	    	__usart_1_config__ ->ISR_Routines.CTS_ISR();
 80046f0:	4b50      	ldr	r3, [pc, #320]	@ (8004834 <USART1_IRQHandler+0x16c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046f8:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 80046fa:	4b4c      	ldr	r3, [pc, #304]	@ (800482c <USART1_IRQHandler+0x164>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a4b      	ldr	r2, [pc, #300]	@ (800482c <USART1_IRQHandler+0x164>)
 8004700:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004704:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_LBD)
 8004706:	4b4a      	ldr	r3, [pc, #296]	@ (8004830 <USART1_IRQHandler+0x168>)
 8004708:	881b      	ldrh	r3, [r3, #0]
 800470a:	b29b      	uxth	r3, r3
 800470c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004710:	2b00      	cmp	r3, #0
 8004712:	d010      	beq.n	8004736 <USART1_IRQHandler+0x6e>
	{
	    if (__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8004714:	4b47      	ldr	r3, [pc, #284]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00a      	beq.n	8004736 <USART1_IRQHandler+0x6e>
	    	__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 8004720:	4b44      	ldr	r3, [pc, #272]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004728:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 800472a:	4b40      	ldr	r3, [pc, #256]	@ (800482c <USART1_IRQHandler+0x164>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a3f      	ldr	r2, [pc, #252]	@ (800482c <USART1_IRQHandler+0x164>)
 8004730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004734:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_TXE)
 8004736:	4b3e      	ldr	r3, [pc, #248]	@ (8004830 <USART1_IRQHandler+0x168>)
 8004738:	881b      	ldrh	r3, [r3, #0]
 800473a:	b29b      	uxth	r3, r3
 800473c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004740:	2b00      	cmp	r3, #0
 8004742:	d010      	beq.n	8004766 <USART1_IRQHandler+0x9e>
	{
	    if (__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 8004744:	4b3b      	ldr	r3, [pc, #236]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <USART1_IRQHandler+0x9e>
	    	__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR();
 8004750:	4b38      	ldr	r3, [pc, #224]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004758:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 800475a:	4b34      	ldr	r3, [pc, #208]	@ (800482c <USART1_IRQHandler+0x164>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a33      	ldr	r2, [pc, #204]	@ (800482c <USART1_IRQHandler+0x164>)
 8004760:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004764:	6013      	str	r3, [r2, #0]
	    }
	}


	if(USART_SR & USART_SR_TC)
 8004766:	4b32      	ldr	r3, [pc, #200]	@ (8004830 <USART1_IRQHandler+0x168>)
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	b29b      	uxth	r3, r3
 800476c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	d010      	beq.n	8004796 <USART1_IRQHandler+0xce>
	{
	    if (__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8004774:	4b2f      	ldr	r3, [pc, #188]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00a      	beq.n	8004796 <USART1_IRQHandler+0xce>
	    	__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR();
 8004780:	4b2c      	ldr	r3, [pc, #176]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8004788:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 800478a:	4b28      	ldr	r3, [pc, #160]	@ (800482c <USART1_IRQHandler+0x164>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a27      	ldr	r2, [pc, #156]	@ (800482c <USART1_IRQHandler+0x164>)
 8004790:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004794:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_RXNE)
 8004796:	4b26      	ldr	r3, [pc, #152]	@ (8004830 <USART1_IRQHandler+0x168>)
 8004798:	881b      	ldrh	r3, [r3, #0]
 800479a:	b29b      	uxth	r3, r3
 800479c:	f003 0320 	and.w	r3, r3, #32
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d010      	beq.n	80047c6 <USART1_IRQHandler+0xfe>
	{
	    if (__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 80047a4:	4b23      	ldr	r3, [pc, #140]	@ (8004834 <USART1_IRQHandler+0x16c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <USART1_IRQHandler+0xfe>
	    	__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR();
 80047b0:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <USART1_IRQHandler+0x16c>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80047b8:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 80047ba:	4b1c      	ldr	r3, [pc, #112]	@ (800482c <USART1_IRQHandler+0x164>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1b      	ldr	r2, [pc, #108]	@ (800482c <USART1_IRQHandler+0x164>)
 80047c0:	f023 0320 	bic.w	r3, r3, #32
 80047c4:	6013      	str	r3, [r2, #0]
	    }
	}


	if(USART_SR & USART_SR_IDLE)
 80047c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004830 <USART1_IRQHandler+0x168>)
 80047c8:	881b      	ldrh	r3, [r3, #0]
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	f003 0310 	and.w	r3, r3, #16
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d010      	beq.n	80047f6 <USART1_IRQHandler+0x12e>
	{
	    if (__usart_1_config__ ->ISR_Routines.Idle_Line_ISR) {
 80047d4:	4b17      	ldr	r3, [pc, #92]	@ (8004834 <USART1_IRQHandler+0x16c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00a      	beq.n	80047f6 <USART1_IRQHandler+0x12e>
	    	__usart_1_config__ ->ISR_Routines.Idle_Line_ISR();
 80047e0:	4b14      	ldr	r3, [pc, #80]	@ (8004834 <USART1_IRQHandler+0x16c>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80047e8:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 80047ea:	4b10      	ldr	r3, [pc, #64]	@ (800482c <USART1_IRQHandler+0x164>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a0f      	ldr	r2, [pc, #60]	@ (800482c <USART1_IRQHandler+0x164>)
 80047f0:	f023 0310 	bic.w	r3, r3, #16
 80047f4:	6013      	str	r3, [r2, #0]
	    }
	}

	if(USART_SR & USART_SR_PE)
 80047f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004830 <USART1_IRQHandler+0x168>)
 80047f8:	881b      	ldrh	r3, [r3, #0]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d010      	beq.n	8004826 <USART1_IRQHandler+0x15e>
	{
	    if (__usart_1_config__ ->ISR_Routines.Parity_ISR) {
 8004804:	4b0b      	ldr	r3, [pc, #44]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <USART1_IRQHandler+0x15e>
	    	__usart_1_config__ ->ISR_Routines.Parity_ISR();
 8004810:	4b08      	ldr	r3, [pc, #32]	@ (8004834 <USART1_IRQHandler+0x16c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004818:	4798      	blx	r3
	    	USART1->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 800481a:	4b04      	ldr	r3, [pc, #16]	@ (800482c <USART1_IRQHandler+0x164>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a03      	ldr	r2, [pc, #12]	@ (800482c <USART1_IRQHandler+0x164>)
 8004820:	f023 0301 	bic.w	r3, r3, #1
 8004824:	6013      	str	r3, [r2, #0]
	    }
	}

}
 8004826:	bf00      	nop
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40011000 	.word	0x40011000
 8004830:	200000e8 	.word	0x200000e8
 8004834:	200000e0 	.word	0x200000e0

08004838 <__NVIC_SetPriority>:
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	4603      	mov	r3, r0
 8004840:	6039      	str	r1, [r7, #0]
 8004842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004848:	2b00      	cmp	r3, #0
 800484a:	db0a      	blt.n	8004862 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	b2da      	uxtb	r2, r3
 8004850:	490c      	ldr	r1, [pc, #48]	@ (8004884 <__NVIC_SetPriority+0x4c>)
 8004852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004856:	0112      	lsls	r2, r2, #4
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	440b      	add	r3, r1
 800485c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004860:	e00a      	b.n	8004878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	b2da      	uxtb	r2, r3
 8004866:	4908      	ldr	r1, [pc, #32]	@ (8004888 <__NVIC_SetPriority+0x50>)
 8004868:	79fb      	ldrb	r3, [r7, #7]
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	3b04      	subs	r3, #4
 8004870:	0112      	lsls	r2, r2, #4
 8004872:	b2d2      	uxtb	r2, r2
 8004874:	440b      	add	r3, r1
 8004876:	761a      	strb	r2, [r3, #24]
}
 8004878:	bf00      	nop
 800487a:	370c      	adds	r7, #12
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr
 8004884:	e000e100 	.word	0xe000e100
 8004888:	e000ed00 	.word	0xe000ed00

0800488c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3b01      	subs	r3, #1
 8004898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800489c:	d301      	bcc.n	80048a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800489e:	2301      	movs	r3, #1
 80048a0:	e00f      	b.n	80048c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048a2:	4a0a      	ldr	r2, [pc, #40]	@ (80048cc <SysTick_Config+0x40>)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048aa:	210f      	movs	r1, #15
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295
 80048b0:	f7ff ffc2 	bl	8004838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048b4:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <SysTick_Config+0x40>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ba:	4b04      	ldr	r3, [pc, #16]	@ (80048cc <SysTick_Config+0x40>)
 80048bc:	2207      	movs	r2, #7
 80048be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	e000e010 	.word	0xe000e010

080048d0 <MCU_Clock_Setup>:
{
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
}

__STATIC_INLINE void MCU_Clock_Setup(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
//	uint8_t pll_m = 4;
//	uint8_t pll_n = 168; //192
//	uint8_t pll_p = 0;
//	uint8_t pll_q = 7;

	SystemInit();
 80048d6:	f000 fb89 	bl	8004fec <SystemInit>

	uint8_t pll_m = 8;
 80048da:	2308      	movs	r3, #8
 80048dc:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 80048de:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80048e2:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 80048e8:	2307      	movs	r3, #7
 80048ea:	70bb      	strb	r3, [r7, #2]

	RCC->PLLCFGR = 0x00000000;
 80048ec:	4b3c      	ldr	r3, [pc, #240]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 80048f2:	4b3b      	ldr	r3, [pc, #236]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a3a      	ldr	r2, [pc, #232]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80048f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048fc:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 80048fe:	bf00      	nop
 8004900:	4b37      	ldr	r3, [pc, #220]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0f9      	beq.n	8004900 <MCU_Clock_Setup+0x30>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 800490c:	4b34      	ldr	r3, [pc, #208]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 800490e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004910:	4a33      	ldr	r2, [pc, #204]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004916:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8004918:	4b32      	ldr	r3, [pc, #200]	@ (80049e4 <MCU_Clock_Setup+0x114>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a31      	ldr	r2, [pc, #196]	@ (80049e4 <MCU_Clock_Setup+0x114>)
 800491e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004922:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 8004924:	4b30      	ldr	r3, [pc, #192]	@ (80049e8 <MCU_Clock_Setup+0x118>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a2f      	ldr	r2, [pc, #188]	@ (80049e8 <MCU_Clock_Setup+0x118>)
 800492a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800492e:	f043 0305 	orr.w	r3, r3, #5
 8004932:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 8004934:	4b2a      	ldr	r3, [pc, #168]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	78ba      	ldrb	r2, [r7, #2]
 800493a:	0611      	lsls	r1, r2, #24
 800493c:	78fa      	ldrb	r2, [r7, #3]
 800493e:	0412      	lsls	r2, r2, #16
 8004940:	4311      	orrs	r1, r2
 8004942:	88ba      	ldrh	r2, [r7, #4]
 8004944:	0192      	lsls	r2, r2, #6
 8004946:	4311      	orrs	r1, r2
 8004948:	79fa      	ldrb	r2, [r7, #7]
 800494a:	430a      	orrs	r2, r1
 800494c:	4611      	mov	r1, r2
 800494e:	4a24      	ldr	r2, [pc, #144]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004950:	430b      	orrs	r3, r1
 8004952:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 8004954:	4b22      	ldr	r3, [pc, #136]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	4a21      	ldr	r2, [pc, #132]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 800495a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800495e:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8004960:	4b1f      	ldr	r3, [pc, #124]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004962:	4a1f      	ldr	r2, [pc, #124]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004968:	4b1d      	ldr	r3, [pc, #116]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	4a1c      	ldr	r2, [pc, #112]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 800496e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8004972:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 8004974:	4b1a      	ldr	r3, [pc, #104]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	4a19      	ldr	r2, [pc, #100]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 800497a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800497e:	6093      	str	r3, [r2, #8]




	RCC -> CR |= RCC_CR_PLLON;
 8004980:	4b17      	ldr	r3, [pc, #92]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a16      	ldr	r2, [pc, #88]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800498a:	6013      	str	r3, [r2, #0]



	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 800498c:	bf00      	nop
 800498e:	4b14      	ldr	r3, [pc, #80]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0f9      	beq.n	800498e <MCU_Clock_Setup+0xbe>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 800499a:	4b11      	ldr	r3, [pc, #68]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	4a10      	ldr	r2, [pc, #64]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80049a0:	f043 0302 	orr.w	r3, r3, #2
 80049a4:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 80049a6:	bf00      	nop
 80049a8:	4b0d      	ldr	r3, [pc, #52]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 0308 	and.w	r3, r3, #8
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d1f9      	bne.n	80049a8 <MCU_Clock_Setup+0xd8>
	SystemCoreClockUpdate();
 80049b4:	f000 fb2c 	bl	8005010 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 80049b8:	4b0c      	ldr	r3, [pc, #48]	@ (80049ec <MCU_Clock_Setup+0x11c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	08db      	lsrs	r3, r3, #3
 80049be:	4a0c      	ldr	r2, [pc, #48]	@ (80049f0 <MCU_Clock_Setup+0x120>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	085b      	lsrs	r3, r3, #1
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7ff ff60 	bl	800488c <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80049cc:	4b04      	ldr	r3, [pc, #16]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80049ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d0:	4a03      	ldr	r2, [pc, #12]	@ (80049e0 <MCU_Clock_Setup+0x110>)
 80049d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049d6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80049d8:	bf00      	nop
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40023800 	.word	0x40023800
 80049e4:	40007000 	.word	0x40007000
 80049e8:	40023c00 	.word	0x40023c00
 80049ec:	20000000 	.word	0x20000000
 80049f0:	18618619 	.word	0x18618619

080049f4 <GPIO_Pin_Low>:
 * @brief  Sets a specific pin low.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set low (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	2101      	movs	r1, #1
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	fa01 f202 	lsl.w	r2, r1, r2
 8004a0a:	43d2      	mvns	r2, r2
 8004a0c:	401a      	ands	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	615a      	str	r2, [r3, #20]
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	6039      	str	r1, [r7, #0]
	Port -> ODR |= 1 << pin;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	fa01 f202 	lsl.w	r2, r1, r2
 8004a34:	431a      	orrs	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	615a      	str	r2, [r3, #20]
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <Timer_Trigger>:
void Timer_Init(Timer_Config *config);
//void Timer_Trigger(Timer_Config *config);
//void Timer_Disable(Timer_Config *config);

__STATIC_INLINE void Timer_Trigger(Timer_Config *config)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
	config -> Port -> CR1 |= TIM_CR1_CEN;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 0201 	orr.w	r2, r2, #1
 8004a5c:	601a      	str	r2, [r3, #0]
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
	...

08004a6c <H1_L1>:
const uint16_t heater2_off_timer_delay = 15;
volatile uint16_t heater2_delay_off_timer_tick = 0;


void H1_L1(bool on_off)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	4603      	mov	r3, r0
 8004a74:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <H1_L1+0x20>
		GPIO_Pin_High(GPIOA, 4);
 8004a7c:	2104      	movs	r1, #4
 8004a7e:	4809      	ldr	r0, [pc, #36]	@ (8004aa4 <H1_L1+0x38>)
 8004a80:	f7ff ffcd 	bl	8004a1e <GPIO_Pin_High>
		Heater_Flag_1 = On;
 8004a84:	4b08      	ldr	r3, [pc, #32]	@ (8004aa8 <H1_L1+0x3c>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	701a      	strb	r2, [r3, #0]
	else{
		GPIO_Pin_Low(GPIOA, 4);
		Heater_Flag_1 = Off;
	}

}
 8004a8a:	e006      	b.n	8004a9a <H1_L1+0x2e>
		GPIO_Pin_Low(GPIOA, 4);
 8004a8c:	2104      	movs	r1, #4
 8004a8e:	4805      	ldr	r0, [pc, #20]	@ (8004aa4 <H1_L1+0x38>)
 8004a90:	f7ff ffb0 	bl	80049f4 <GPIO_Pin_Low>
		Heater_Flag_1 = Off;
 8004a94:	4b04      	ldr	r3, [pc, #16]	@ (8004aa8 <H1_L1+0x3c>)
 8004a96:	2202      	movs	r2, #2
 8004a98:	701a      	strb	r2, [r3, #0]
}
 8004a9a:	bf00      	nop
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40020000 	.word	0x40020000
 8004aa8:	200001a1 	.word	0x200001a1

08004aac <H1_L2>:

void H1_L2(bool on_off)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d007      	beq.n	8004acc <H1_L2+0x20>
		GPIO_Pin_High(GPIOA, 5);
 8004abc:	2105      	movs	r1, #5
 8004abe:	4809      	ldr	r0, [pc, #36]	@ (8004ae4 <H1_L2+0x38>)
 8004ac0:	f7ff ffad 	bl	8004a1e <GPIO_Pin_High>
		Heater_Flag_1 = On;
 8004ac4:	4b08      	ldr	r3, [pc, #32]	@ (8004ae8 <H1_L2+0x3c>)
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	701a      	strb	r2, [r3, #0]
	else{
		GPIO_Pin_Low(GPIOA, 5);
		Heater_Flag_1 = Off;
	}

}
 8004aca:	e006      	b.n	8004ada <H1_L2+0x2e>
		GPIO_Pin_Low(GPIOA, 5);
 8004acc:	2105      	movs	r1, #5
 8004ace:	4805      	ldr	r0, [pc, #20]	@ (8004ae4 <H1_L2+0x38>)
 8004ad0:	f7ff ff90 	bl	80049f4 <GPIO_Pin_Low>
		Heater_Flag_1 = Off;
 8004ad4:	4b04      	ldr	r3, [pc, #16]	@ (8004ae8 <H1_L2+0x3c>)
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	701a      	strb	r2, [r3, #0]
}
 8004ada:	bf00      	nop
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40020000 	.word	0x40020000
 8004ae8:	200001a1 	.word	0x200001a1

08004aec <H2_L1>:

void H2_L1(bool on_off)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	4603      	mov	r3, r0
 8004af4:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d007      	beq.n	8004b0c <H2_L1+0x20>
		GPIO_Pin_High(GPIOA, 6);
 8004afc:	2106      	movs	r1, #6
 8004afe:	4809      	ldr	r0, [pc, #36]	@ (8004b24 <H2_L1+0x38>)
 8004b00:	f7ff ff8d 	bl	8004a1e <GPIO_Pin_High>
		Heater_Flag_1 = On;
 8004b04:	4b08      	ldr	r3, [pc, #32]	@ (8004b28 <H2_L1+0x3c>)
 8004b06:	2201      	movs	r2, #1
 8004b08:	701a      	strb	r2, [r3, #0]
	else{
		GPIO_Pin_Low(GPIOA, 6);
		Heater_Flag_1 = Off;
	}

}
 8004b0a:	e006      	b.n	8004b1a <H2_L1+0x2e>
		GPIO_Pin_Low(GPIOA, 6);
 8004b0c:	2106      	movs	r1, #6
 8004b0e:	4805      	ldr	r0, [pc, #20]	@ (8004b24 <H2_L1+0x38>)
 8004b10:	f7ff ff70 	bl	80049f4 <GPIO_Pin_Low>
		Heater_Flag_1 = Off;
 8004b14:	4b04      	ldr	r3, [pc, #16]	@ (8004b28 <H2_L1+0x3c>)
 8004b16:	2202      	movs	r2, #2
 8004b18:	701a      	strb	r2, [r3, #0]
}
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40020000 	.word	0x40020000
 8004b28:	200001a1 	.word	0x200001a1

08004b2c <H2_L2>:

void H2_L2(bool on_off)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	4603      	mov	r3, r0
 8004b34:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d007      	beq.n	8004b4c <H2_L2+0x20>
		GPIO_Pin_High(GPIOA, 7);
 8004b3c:	2107      	movs	r1, #7
 8004b3e:	4809      	ldr	r0, [pc, #36]	@ (8004b64 <H2_L2+0x38>)
 8004b40:	f7ff ff6d 	bl	8004a1e <GPIO_Pin_High>
		Heater_Flag_2 = On;
 8004b44:	4b08      	ldr	r3, [pc, #32]	@ (8004b68 <H2_L2+0x3c>)
 8004b46:	2201      	movs	r2, #1
 8004b48:	701a      	strb	r2, [r3, #0]
	else{
		GPIO_Pin_Low(GPIOA, 7);
		Heater_Flag_2 = Off;
	}

}
 8004b4a:	e006      	b.n	8004b5a <H2_L2+0x2e>
		GPIO_Pin_Low(GPIOA, 7);
 8004b4c:	2107      	movs	r1, #7
 8004b4e:	4805      	ldr	r0, [pc, #20]	@ (8004b64 <H2_L2+0x38>)
 8004b50:	f7ff ff50 	bl	80049f4 <GPIO_Pin_Low>
		Heater_Flag_2 = Off;
 8004b54:	4b04      	ldr	r3, [pc, #16]	@ (8004b68 <H2_L2+0x3c>)
 8004b56:	2202      	movs	r2, #2
 8004b58:	701a      	strb	r2, [r3, #0]
}
 8004b5a:	bf00      	nop
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	40020000 	.word	0x40020000
 8004b68:	200001a2 	.word	0x200001a2

08004b6c <Speed_Tap_1>:

void Speed_Tap_1(bool on_off)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	4603      	mov	r3, r0
 8004b74:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d007      	beq.n	8004b8c <Speed_Tap_1+0x20>
		GPIO_Pin_High(GPIOA, 8);
 8004b7c:	2108      	movs	r1, #8
 8004b7e:	4809      	ldr	r0, [pc, #36]	@ (8004ba4 <Speed_Tap_1+0x38>)
 8004b80:	f7ff ff4d 	bl	8004a1e <GPIO_Pin_High>
		Speed_Tap1_Flag = On;
 8004b84:	4b08      	ldr	r3, [pc, #32]	@ (8004ba8 <Speed_Tap_1+0x3c>)
 8004b86:	2201      	movs	r2, #1
 8004b88:	701a      	strb	r2, [r3, #0]
	else {
		GPIO_Pin_Low(GPIOA, 8);
		Speed_Tap1_Flag = Off;
	}

}
 8004b8a:	e006      	b.n	8004b9a <Speed_Tap_1+0x2e>
		GPIO_Pin_Low(GPIOA, 8);
 8004b8c:	2108      	movs	r1, #8
 8004b8e:	4805      	ldr	r0, [pc, #20]	@ (8004ba4 <Speed_Tap_1+0x38>)
 8004b90:	f7ff ff30 	bl	80049f4 <GPIO_Pin_Low>
		Speed_Tap1_Flag = Off;
 8004b94:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <Speed_Tap_1+0x3c>)
 8004b96:	2202      	movs	r2, #2
 8004b98:	701a      	strb	r2, [r3, #0]
}
 8004b9a:	bf00      	nop
 8004b9c:	3708      	adds	r7, #8
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	40020000 	.word	0x40020000
 8004ba8:	2000019f 	.word	0x2000019f

08004bac <Speed_Tap_2>:

void Speed_Tap_2(bool on_off)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d007      	beq.n	8004bcc <Speed_Tap_2+0x20>
		GPIO_Pin_High(GPIOA, 9);
 8004bbc:	2109      	movs	r1, #9
 8004bbe:	4809      	ldr	r0, [pc, #36]	@ (8004be4 <Speed_Tap_2+0x38>)
 8004bc0:	f7ff ff2d 	bl	8004a1e <GPIO_Pin_High>
		Speed_Tap2_Flag = On;
 8004bc4:	4b08      	ldr	r3, [pc, #32]	@ (8004be8 <Speed_Tap_2+0x3c>)
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	701a      	strb	r2, [r3, #0]
	else {
		GPIO_Pin_Low(GPIOA, 9);
		Speed_Tap2_Flag = Off;
	}

}
 8004bca:	e006      	b.n	8004bda <Speed_Tap_2+0x2e>
		GPIO_Pin_Low(GPIOA, 9);
 8004bcc:	2109      	movs	r1, #9
 8004bce:	4805      	ldr	r0, [pc, #20]	@ (8004be4 <Speed_Tap_2+0x38>)
 8004bd0:	f7ff ff10 	bl	80049f4 <GPIO_Pin_Low>
		Speed_Tap2_Flag = Off;
 8004bd4:	4b04      	ldr	r3, [pc, #16]	@ (8004be8 <Speed_Tap_2+0x3c>)
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	701a      	strb	r2, [r3, #0]
}
 8004bda:	bf00      	nop
 8004bdc:	3708      	adds	r7, #8
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40020000 	.word	0x40020000
 8004be8:	200001a0 	.word	0x200001a0

08004bec <Delay_Timer_ISR>:


void Delay_Timer_ISR()
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
	timer_tick += 1;
 8004bf0:	4b71      	ldr	r3, [pc, #452]	@ (8004db8 <Delay_Timer_ISR+0x1cc>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	4a70      	ldr	r2, [pc, #448]	@ (8004db8 <Delay_Timer_ISR+0x1cc>)
 8004bf8:	6013      	str	r3, [r2, #0]

	if(G_Flag == On)
 8004bfa:	4b70      	ldr	r3, [pc, #448]	@ (8004dbc <Delay_Timer_ISR+0x1d0>)
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d11f      	bne.n	8004c44 <Delay_Timer_ISR+0x58>
	{
		if((Speed_Tap2_Flag == Undefined) || (Speed_Tap2_Flag == Off))
 8004c04:	4b6e      	ldr	r3, [pc, #440]	@ (8004dc0 <Delay_Timer_ISR+0x1d4>)
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d004      	beq.n	8004c18 <Delay_Timer_ISR+0x2c>
 8004c0e:	4b6c      	ldr	r3, [pc, #432]	@ (8004dc0 <Delay_Timer_ISR+0x1d4>)
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d115      	bne.n	8004c44 <Delay_Timer_ISR+0x58>
		{
			fan1_delay_on_timer_tick += 1;
 8004c18:	4b6a      	ldr	r3, [pc, #424]	@ (8004dc4 <Delay_Timer_ISR+0x1d8>)
 8004c1a:	881b      	ldrh	r3, [r3, #0]
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	3301      	adds	r3, #1
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	4b68      	ldr	r3, [pc, #416]	@ (8004dc4 <Delay_Timer_ISR+0x1d8>)
 8004c24:	801a      	strh	r2, [r3, #0]
			if(fan1_delay_on_timer_tick >= fan1_on_delay)
 8004c26:	4b67      	ldr	r3, [pc, #412]	@ (8004dc4 <Delay_Timer_ISR+0x1d8>)
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d308      	bcc.n	8004c44 <Delay_Timer_ISR+0x58>
			{
				Speed_Tap_1(true);
 8004c32:	2001      	movs	r0, #1
 8004c34:	f7ff ff9a 	bl	8004b6c <Speed_Tap_1>
				G_Flag = Undefined;
 8004c38:	4b60      	ldr	r3, [pc, #384]	@ (8004dbc <Delay_Timer_ISR+0x1d0>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	701a      	strb	r2, [r3, #0]
				fan1_delay_on_timer_tick = 0;
 8004c3e:	4b61      	ldr	r3, [pc, #388]	@ (8004dc4 <Delay_Timer_ISR+0x1d8>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	801a      	strh	r2, [r3, #0]
			}
		}

	}

	if(G_Flag == Off)
 8004c44:	4b5d      	ldr	r3, [pc, #372]	@ (8004dbc <Delay_Timer_ISR+0x1d0>)
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d115      	bne.n	8004c7a <Delay_Timer_ISR+0x8e>
	{
		fan1_delay_off_timer_tick += 1;
 8004c4e:	4b5e      	ldr	r3, [pc, #376]	@ (8004dc8 <Delay_Timer_ISR+0x1dc>)
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	3301      	adds	r3, #1
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	4b5b      	ldr	r3, [pc, #364]	@ (8004dc8 <Delay_Timer_ISR+0x1dc>)
 8004c5a:	801a      	strh	r2, [r3, #0]
		if(fan1_delay_off_timer_tick >= fan1_off_delay)
 8004c5c:	4b5a      	ldr	r3, [pc, #360]	@ (8004dc8 <Delay_Timer_ISR+0x1dc>)
 8004c5e:	881b      	ldrh	r3, [r3, #0]
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	220f      	movs	r2, #15
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d308      	bcc.n	8004c7a <Delay_Timer_ISR+0x8e>
		{
			Speed_Tap_1(false);
 8004c68:	2000      	movs	r0, #0
 8004c6a:	f7ff ff7f 	bl	8004b6c <Speed_Tap_1>
			G_Flag = Undefined;
 8004c6e:	4b53      	ldr	r3, [pc, #332]	@ (8004dbc <Delay_Timer_ISR+0x1d0>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	701a      	strb	r2, [r3, #0]
			fan1_delay_off_timer_tick = 0;
 8004c74:	4b54      	ldr	r3, [pc, #336]	@ (8004dc8 <Delay_Timer_ISR+0x1dc>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	801a      	strh	r2, [r3, #0]
		}
	}



	if(W_Flag == On)
 8004c7a:	4b54      	ldr	r3, [pc, #336]	@ (8004dcc <Delay_Timer_ISR+0x1e0>)
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d160      	bne.n	8004d46 <Delay_Timer_ISR+0x15a>
	{

		Speed_Tap_1(false);
 8004c84:	2000      	movs	r0, #0
 8004c86:	f7ff ff71 	bl	8004b6c <Speed_Tap_1>
		fan1_delay_off_timer_tick = 0;
 8004c8a:	4b4f      	ldr	r3, [pc, #316]	@ (8004dc8 <Delay_Timer_ISR+0x1dc>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	801a      	strh	r2, [r3, #0]
		fan1_delay_on_timer_tick = 0;
 8004c90:	4b4c      	ldr	r3, [pc, #304]	@ (8004dc4 <Delay_Timer_ISR+0x1d8>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	801a      	strh	r2, [r3, #0]
		fan2_delay_on_timer_tick += 1;
 8004c96:	4b4e      	ldr	r3, [pc, #312]	@ (8004dd0 <Delay_Timer_ISR+0x1e4>)
 8004c98:	881b      	ldrh	r3, [r3, #0]
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd0 <Delay_Timer_ISR+0x1e4>)
 8004ca2:	801a      	strh	r2, [r3, #0]
		if(fan2_delay_on_timer_tick >= fan2_on_delay)
 8004ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8004dd0 <Delay_Timer_ISR+0x1e4>)
 8004ca6:	881b      	ldrh	r3, [r3, #0]
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	220a      	movs	r2, #10
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d302      	bcc.n	8004cb6 <Delay_Timer_ISR+0xca>
		{
			Speed_Tap_2(true);
 8004cb0:	2001      	movs	r0, #1
 8004cb2:	f7ff ff7b 	bl	8004bac <Speed_Tap_2>
		}

		heater1_delay_on_timer_tick += 1;
 8004cb6:	4b47      	ldr	r3, [pc, #284]	@ (8004dd4 <Delay_Timer_ISR+0x1e8>)
 8004cb8:	881b      	ldrh	r3, [r3, #0]
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	4b44      	ldr	r3, [pc, #272]	@ (8004dd4 <Delay_Timer_ISR+0x1e8>)
 8004cc2:	801a      	strh	r2, [r3, #0]
		if(heater1_delay_on_timer_tick >= heater1_on_timer_delay)
 8004cc4:	4b43      	ldr	r3, [pc, #268]	@ (8004dd4 <Delay_Timer_ISR+0x1e8>)
 8004cc6:	881b      	ldrh	r3, [r3, #0]
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	220f      	movs	r2, #15
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d305      	bcc.n	8004cdc <Delay_Timer_ISR+0xf0>
		{
			H1_L1(true);
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	f7ff fecb 	bl	8004a6c <H1_L1>
			H1_L2(true);
 8004cd6:	2001      	movs	r0, #1
 8004cd8:	f7ff fee8 	bl	8004aac <H1_L2>
		}

		heater2_delay_on_timer_tick += 1;
 8004cdc:	4b3e      	ldr	r3, [pc, #248]	@ (8004dd8 <Delay_Timer_ISR+0x1ec>)
 8004cde:	881b      	ldrh	r3, [r3, #0]
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	4b3c      	ldr	r3, [pc, #240]	@ (8004dd8 <Delay_Timer_ISR+0x1ec>)
 8004ce8:	801a      	strh	r2, [r3, #0]
		if(heater2_delay_on_timer_tick >= heater2_on_timer_delay)
 8004cea:	4b3b      	ldr	r3, [pc, #236]	@ (8004dd8 <Delay_Timer_ISR+0x1ec>)
 8004cec:	881b      	ldrh	r3, [r3, #0]
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2214      	movs	r2, #20
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d305      	bcc.n	8004d02 <Delay_Timer_ISR+0x116>
		{
			H2_L1(true);
 8004cf6:	2001      	movs	r0, #1
 8004cf8:	f7ff fef8 	bl	8004aec <H2_L1>
			H2_L2(true);
 8004cfc:	2001      	movs	r0, #1
 8004cfe:	f7ff ff15 	bl	8004b2c <H2_L2>
		}

		W_Flag_Count_ON++;
 8004d02:	4b36      	ldr	r3, [pc, #216]	@ (8004ddc <Delay_Timer_ISR+0x1f0>)
 8004d04:	881b      	ldrh	r3, [r3, #0]
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3301      	adds	r3, #1
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	4b33      	ldr	r3, [pc, #204]	@ (8004ddc <Delay_Timer_ISR+0x1f0>)
 8004d0e:	801a      	strh	r2, [r3, #0]
		if (W_Flag_Count_ON >= (fan2_on_delay + heater1_on_timer_delay + heater2_on_timer_delay))
 8004d10:	4b32      	ldr	r3, [pc, #200]	@ (8004ddc <Delay_Timer_ISR+0x1f0>)
 8004d12:	881b      	ldrh	r3, [r3, #0]
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	461a      	mov	r2, r3
 8004d18:	230a      	movs	r3, #10
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	230f      	movs	r3, #15
 8004d1e:	440b      	add	r3, r1
 8004d20:	2114      	movs	r1, #20
 8004d22:	440b      	add	r3, r1
 8004d24:	429a      	cmp	r2, r3
 8004d26:	db0e      	blt.n	8004d46 <Delay_Timer_ISR+0x15a>
		{
			W_Flag = Undefined;
 8004d28:	4b28      	ldr	r3, [pc, #160]	@ (8004dcc <Delay_Timer_ISR+0x1e0>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	701a      	strb	r2, [r3, #0]
			W_Flag_Count_ON = 0;
 8004d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8004ddc <Delay_Timer_ISR+0x1f0>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	801a      	strh	r2, [r3, #0]
			fan2_delay_on_timer_tick = 0;
 8004d34:	4b26      	ldr	r3, [pc, #152]	@ (8004dd0 <Delay_Timer_ISR+0x1e4>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	801a      	strh	r2, [r3, #0]
			heater1_delay_on_timer_tick = 0;
 8004d3a:	4b26      	ldr	r3, [pc, #152]	@ (8004dd4 <Delay_Timer_ISR+0x1e8>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	801a      	strh	r2, [r3, #0]
			heater2_delay_on_timer_tick = 0;
 8004d40:	4b25      	ldr	r3, [pc, #148]	@ (8004dd8 <Delay_Timer_ISR+0x1ec>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	801a      	strh	r2, [r3, #0]
		}
	}

	if(W_Flag == Off)
 8004d46:	4b21      	ldr	r3, [pc, #132]	@ (8004dcc <Delay_Timer_ISR+0x1e0>)
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d131      	bne.n	8004db4 <Delay_Timer_ISR+0x1c8>
	{


			H2_L1(false);
 8004d50:	2000      	movs	r0, #0
 8004d52:	f7ff fecb 	bl	8004aec <H2_L1>
			H2_L2(false);
 8004d56:	2000      	movs	r0, #0
 8004d58:	f7ff fee8 	bl	8004b2c <H2_L2>

			H1_L1(false);
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	f7ff fe85 	bl	8004a6c <H1_L1>
			H1_L2(false);
 8004d62:	2000      	movs	r0, #0
 8004d64:	f7ff fea2 	bl	8004aac <H1_L2>


		fan2_delay_off_timer_tick += 1;
 8004d68:	4b1d      	ldr	r3, [pc, #116]	@ (8004de0 <Delay_Timer_ISR+0x1f4>)
 8004d6a:	881b      	ldrh	r3, [r3, #0]
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	3301      	adds	r3, #1
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	4b1b      	ldr	r3, [pc, #108]	@ (8004de0 <Delay_Timer_ISR+0x1f4>)
 8004d74:	801a      	strh	r2, [r3, #0]
		if((fan2_delay_off_timer_tick >= fan2_off_delay))
 8004d76:	4b1a      	ldr	r3, [pc, #104]	@ (8004de0 <Delay_Timer_ISR+0x1f4>)
 8004d78:	881b      	ldrh	r3, [r3, #0]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	220f      	movs	r2, #15
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d302      	bcc.n	8004d88 <Delay_Timer_ISR+0x19c>
		{
			Speed_Tap_2(false);
 8004d82:	2000      	movs	r0, #0
 8004d84:	f7ff ff12 	bl	8004bac <Speed_Tap_2>
		}

		W_Flag_Count_OFF++;
 8004d88:	4b16      	ldr	r3, [pc, #88]	@ (8004de4 <Delay_Timer_ISR+0x1f8>)
 8004d8a:	881b      	ldrh	r3, [r3, #0]
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	3301      	adds	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	4b14      	ldr	r3, [pc, #80]	@ (8004de4 <Delay_Timer_ISR+0x1f8>)
 8004d94:	801a      	strh	r2, [r3, #0]

		if (W_Flag_Count_OFF >= fan2_off_delay)
 8004d96:	4b13      	ldr	r3, [pc, #76]	@ (8004de4 <Delay_Timer_ISR+0x1f8>)
 8004d98:	881b      	ldrh	r3, [r3, #0]
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	220f      	movs	r2, #15
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d308      	bcc.n	8004db4 <Delay_Timer_ISR+0x1c8>
		{
			W_Flag = Undefined;
 8004da2:	4b0a      	ldr	r3, [pc, #40]	@ (8004dcc <Delay_Timer_ISR+0x1e0>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	701a      	strb	r2, [r3, #0]
			W_Flag_Count_OFF = 0;
 8004da8:	4b0e      	ldr	r3, [pc, #56]	@ (8004de4 <Delay_Timer_ISR+0x1f8>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	801a      	strh	r2, [r3, #0]
			fan2_delay_off_timer_tick = 0;
 8004dae:	4b0c      	ldr	r3, [pc, #48]	@ (8004de0 <Delay_Timer_ISR+0x1f4>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	801a      	strh	r2, [r3, #0]
		}
	}

}
 8004db4:	bf00      	nop
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	200000ec 	.word	0x200000ec
 8004dbc:	2000019c 	.word	0x2000019c
 8004dc0:	200001a0 	.word	0x200001a0
 8004dc4:	200001a8 	.word	0x200001a8
 8004dc8:	200001b0 	.word	0x200001b0
 8004dcc:	2000019d 	.word	0x2000019d
 8004dd0:	200001aa 	.word	0x200001aa
 8004dd4:	200001ac 	.word	0x200001ac
 8004dd8:	200001ae 	.word	0x200001ae
 8004ddc:	200001a4 	.word	0x200001a4
 8004de0:	200001b2 	.word	0x200001b2
 8004de4:	200001a6 	.word	0x200001a6

08004de8 <G_Call_ISR>:




void G_Call_ISR(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	af00      	add	r7, sp, #0
	if((GPIOA -> IDR & GPIO_IDR_ID0)) G_Flag = 1;
 8004dec:	4b0b      	ldr	r3, [pc, #44]	@ (8004e1c <G_Call_ISR+0x34>)
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <G_Call_ISR+0x16>
 8004df8:	4b09      	ldr	r3, [pc, #36]	@ (8004e20 <G_Call_ISR+0x38>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	701a      	strb	r2, [r3, #0]
	if(!(GPIOA -> IDR & GPIO_IDR_ID0)) G_Flag = 0;
 8004dfe:	4b07      	ldr	r3, [pc, #28]	@ (8004e1c <G_Call_ISR+0x34>)
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d102      	bne.n	8004e10 <G_Call_ISR+0x28>
 8004e0a:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <G_Call_ISR+0x38>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	701a      	strb	r2, [r3, #0]
}
 8004e10:	bf00      	nop
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40020000 	.word	0x40020000
 8004e20:	2000019c 	.word	0x2000019c

08004e24 <W_Call_ISR>:


void W_Call_ISR(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
	if((GPIOA -> IDR & GPIO_IDR_ID1)) W_Flag = 1;
 8004e28:	4b0b      	ldr	r3, [pc, #44]	@ (8004e58 <W_Call_ISR+0x34>)
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	f003 0302 	and.w	r3, r3, #2
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <W_Call_ISR+0x16>
 8004e34:	4b09      	ldr	r3, [pc, #36]	@ (8004e5c <W_Call_ISR+0x38>)
 8004e36:	2201      	movs	r2, #1
 8004e38:	701a      	strb	r2, [r3, #0]
	if(!(GPIOA -> IDR & GPIO_IDR_ID1)) W_Flag = 0;
 8004e3a:	4b07      	ldr	r3, [pc, #28]	@ (8004e58 <W_Call_ISR+0x34>)
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d102      	bne.n	8004e4c <W_Call_ISR+0x28>
 8004e46:	4b05      	ldr	r3, [pc, #20]	@ (8004e5c <W_Call_ISR+0x38>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	701a      	strb	r2, [r3, #0]
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40020000 	.word	0x40020000
 8004e5c:	2000019d 	.word	0x2000019d

08004e60 <main>:



int main(void)
{
 8004e60:	b590      	push	{r4, r7, lr}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af04      	add	r7, sp, #16
	MCU_Clock_Setup();
 8004e66:	f7ff fd33 	bl	80048d0 <MCU_Clock_Setup>


	GPIO_Pin_Init(GPIOA, 0,
			GPIO_Configuration.Mode.Input,
 8004e6a:	2000      	movs	r0, #0
			GPIO_Configuration.Output_Type.None,
 8004e6c:	2402      	movs	r4, #2
			GPIO_Configuration.Speed.None,
 8004e6e:	2304      	movs	r3, #4
			GPIO_Configuration.Pull.None,
 8004e70:	2204      	movs	r2, #4
			GPIO_Configuration.Alternate_Functions.None);
 8004e72:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 0,
 8004e74:	9102      	str	r1, [sp, #8]
 8004e76:	9201      	str	r2, [sp, #4]
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	4623      	mov	r3, r4
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	2100      	movs	r1, #0
 8004e80:	4853      	ldr	r0, [pc, #332]	@ (8004fd0 <main+0x170>)
 8004e82:	f7fd f9bb 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Interrupt_Setup(GPIOA,0, GPIO_Configuration.Interrupt_Edge.RISING_FALLING_EDGE, 0, G_Call_ISR);
 8004e86:	2302      	movs	r3, #2
 8004e88:	461a      	mov	r2, r3
 8004e8a:	4b52      	ldr	r3, [pc, #328]	@ (8004fd4 <main+0x174>)
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	2300      	movs	r3, #0
 8004e90:	2100      	movs	r1, #0
 8004e92:	484f      	ldr	r0, [pc, #316]	@ (8004fd0 <main+0x170>)
 8004e94:	f7fd f840 	bl	8001f18 <GPIO_Interrupt_Setup>

	GPIO_Pin_Init(GPIOA, 1,
			GPIO_Configuration.Mode.Input,
 8004e98:	2000      	movs	r0, #0
			GPIO_Configuration.Output_Type.None,
 8004e9a:	2402      	movs	r4, #2
			GPIO_Configuration.Speed.None,
 8004e9c:	2304      	movs	r3, #4
			GPIO_Configuration.Pull.None,
 8004e9e:	2204      	movs	r2, #4
			GPIO_Configuration.Alternate_Functions.None);
 8004ea0:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 1,
 8004ea2:	9102      	str	r1, [sp, #8]
 8004ea4:	9201      	str	r2, [sp, #4]
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	4623      	mov	r3, r4
 8004eaa:	4602      	mov	r2, r0
 8004eac:	2101      	movs	r1, #1
 8004eae:	4848      	ldr	r0, [pc, #288]	@ (8004fd0 <main+0x170>)
 8004eb0:	f7fd f9a4 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Interrupt_Setup(GPIOA,1, GPIO_Configuration.Interrupt_Edge.RISING_FALLING_EDGE, 0, W_Call_ISR);
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	4b47      	ldr	r3, [pc, #284]	@ (8004fd8 <main+0x178>)
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	4843      	ldr	r0, [pc, #268]	@ (8004fd0 <main+0x170>)
 8004ec2:	f7fd f829 	bl	8001f18 <GPIO_Interrupt_Setup>


	GPIO_Pin_Init(GPIOA, 4,
			GPIO_Configuration.Mode.General_Purpose_Output,
 8004ec6:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8004ec8:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8004eca:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8004ecc:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8004ece:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 4,
 8004ed0:	9102      	str	r1, [sp, #8]
 8004ed2:	9201      	str	r2, [sp, #4]
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	4623      	mov	r3, r4
 8004ed8:	4602      	mov	r2, r0
 8004eda:	2104      	movs	r1, #4
 8004edc:	483c      	ldr	r0, [pc, #240]	@ (8004fd0 <main+0x170>)
 8004ede:	f7fd f98d 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Pin_Init(GPIOA, 5,
			GPIO_Configuration.Mode.General_Purpose_Output,
 8004ee2:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8004ee4:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8004ee6:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8004ee8:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8004eea:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 5,
 8004eec:	9102      	str	r1, [sp, #8]
 8004eee:	9201      	str	r2, [sp, #4]
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	2105      	movs	r1, #5
 8004ef8:	4835      	ldr	r0, [pc, #212]	@ (8004fd0 <main+0x170>)
 8004efa:	f7fd f97f 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Pin_Init(GPIOA, 6,
			GPIO_Configuration.Mode.General_Purpose_Output,
 8004efe:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8004f00:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8004f02:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8004f04:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8004f06:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 6,
 8004f08:	9102      	str	r1, [sp, #8]
 8004f0a:	9201      	str	r2, [sp, #4]
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	4623      	mov	r3, r4
 8004f10:	4602      	mov	r2, r0
 8004f12:	2106      	movs	r1, #6
 8004f14:	482e      	ldr	r0, [pc, #184]	@ (8004fd0 <main+0x170>)
 8004f16:	f7fd f971 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Pin_Init(GPIOA, 7,
			GPIO_Configuration.Mode.General_Purpose_Output,
 8004f1a:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8004f1c:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8004f1e:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8004f20:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8004f22:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 7,
 8004f24:	9102      	str	r1, [sp, #8]
 8004f26:	9201      	str	r2, [sp, #4]
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	4623      	mov	r3, r4
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	2107      	movs	r1, #7
 8004f30:	4827      	ldr	r0, [pc, #156]	@ (8004fd0 <main+0x170>)
 8004f32:	f7fd f963 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Pin_Init(GPIOA, 8,
			GPIO_Configuration.Mode.General_Purpose_Output,
 8004f36:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8004f38:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8004f3a:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8004f3c:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8004f3e:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 8,
 8004f40:	9102      	str	r1, [sp, #8]
 8004f42:	9201      	str	r2, [sp, #4]
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	4623      	mov	r3, r4
 8004f48:	4602      	mov	r2, r0
 8004f4a:	2108      	movs	r1, #8
 8004f4c:	4820      	ldr	r0, [pc, #128]	@ (8004fd0 <main+0x170>)
 8004f4e:	f7fd f955 	bl	80021fc <GPIO_Pin_Init>

	GPIO_Pin_Init(GPIOA, 9,
			GPIO_Configuration.Mode.General_Purpose_Output,
 8004f52:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8004f54:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8004f56:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8004f58:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8004f5a:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOA, 9,
 8004f5c:	9102      	str	r1, [sp, #8]
 8004f5e:	9201      	str	r2, [sp, #4]
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	4623      	mov	r3, r4
 8004f64:	4602      	mov	r2, r0
 8004f66:	2109      	movs	r1, #9
 8004f68:	4819      	ldr	r0, [pc, #100]	@ (8004fd0 <main+0x170>)
 8004f6a:	f7fd f947 	bl	80021fc <GPIO_Pin_Init>

	Delay_Flag = 0;
 8004f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fdc <main+0x17c>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	701a      	strb	r2, [r3, #0]
	Delay_Timer.Port = TIM6;
 8004f74:	4b1a      	ldr	r3, [pc, #104]	@ (8004fe0 <main+0x180>)
 8004f76:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe4 <main+0x184>)
 8004f78:	601a      	str	r2, [r3, #0]
	Delay_Timer.Mode = Timer_Configurations.Mode.Update;
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	4b18      	ldr	r3, [pc, #96]	@ (8004fe0 <main+0x180>)
 8004f7e:	711a      	strb	r2, [r3, #4]
	Delay_Timer.Clock_Source = Timer_Configurations.Clock_Source.Internal;
 8004f80:	2200      	movs	r2, #0
 8004f82:	4b17      	ldr	r3, [pc, #92]	@ (8004fe0 <main+0x180>)
 8004f84:	715a      	strb	r2, [r3, #5]
	Delay_Timer.DMA_Enable = false;
 8004f86:	4b16      	ldr	r3, [pc, #88]	@ (8004fe0 <main+0x180>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	Delay_Timer.Direction = Timer_Configurations.Direction.Upcounting;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	bf14      	ite	ne
 8004f94:	2301      	movne	r3, #1
 8004f96:	2300      	moveq	r3, #0
 8004f98:	b2da      	uxtb	r2, r3
 8004f9a:	4b11      	ldr	r3, [pc, #68]	@ (8004fe0 <main+0x180>)
 8004f9c:	719a      	strb	r2, [r3, #6]
	Delay_Timer.Interrupt_Request = Timer_Configurations.Interrupt_Request.Update_Interrupt;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	b2da      	uxtb	r2, r3
 8004fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8004fe0 <main+0x180>)
 8004fa4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	Delay_Timer.ISR_Routines.Update_ISR = Delay_Timer_ISR;
 8004fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <main+0x180>)
 8004faa:	4a0f      	ldr	r2, [pc, #60]	@ (8004fe8 <main+0x188>)
 8004fac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	Delay_Timer.Prescaler = (uint16_t)(8400)-1;
 8004fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe0 <main+0x180>)
 8004fb2:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8004fb6:	819a      	strh	r2, [r3, #12]
	Delay_Timer.Autoreload_Value = 10000-1;
 8004fb8:	4b09      	ldr	r3, [pc, #36]	@ (8004fe0 <main+0x180>)
 8004fba:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004fbe:	81da      	strh	r2, [r3, #14]
	Timer_Init(&Delay_Timer);
 8004fc0:	4807      	ldr	r0, [pc, #28]	@ (8004fe0 <main+0x180>)
 8004fc2:	f7ff f9c5 	bl	8004350 <Timer_Init>
	Timer_Trigger(&Delay_Timer);
 8004fc6:	4806      	ldr	r0, [pc, #24]	@ (8004fe0 <main+0x180>)
 8004fc8:	f7ff fd3d 	bl	8004a46 <Timer_Trigger>



	for(;;)
 8004fcc:	bf00      	nop
 8004fce:	e7fd      	b.n	8004fcc <main+0x16c>
 8004fd0:	40020000 	.word	0x40020000
 8004fd4:	08004de9 	.word	0x08004de9
 8004fd8:	08004e25 	.word	0x08004e25
 8004fdc:	2000019e 	.word	0x2000019e
 8004fe0:	200000f0 	.word	0x200000f0
 8004fe4:	40001000 	.word	0x40001000
 8004fe8:	08004bed 	.word	0x08004bed

08004fec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ff0:	4b06      	ldr	r3, [pc, #24]	@ (800500c <SystemInit+0x20>)
 8004ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff6:	4a05      	ldr	r2, [pc, #20]	@ (800500c <SystemInit+0x20>)
 8004ff8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ffc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005000:	bf00      	nop
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	e000ed00 	.word	0xe000ed00

08005010 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005016:	2300      	movs	r3, #0
 8005018:	613b      	str	r3, [r7, #16]
 800501a:	2300      	movs	r3, #0
 800501c:	617b      	str	r3, [r7, #20]
 800501e:	2302      	movs	r3, #2
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	2300      	movs	r3, #0
 8005024:	60bb      	str	r3, [r7, #8]
 8005026:	2302      	movs	r3, #2
 8005028:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800502a:	4b34      	ldr	r3, [pc, #208]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	2b08      	cmp	r3, #8
 8005038:	d011      	beq.n	800505e <SystemCoreClockUpdate+0x4e>
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	2b08      	cmp	r3, #8
 800503e:	d844      	bhi.n	80050ca <SystemCoreClockUpdate+0xba>
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <SystemCoreClockUpdate+0x3e>
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	2b04      	cmp	r3, #4
 800504a:	d004      	beq.n	8005056 <SystemCoreClockUpdate+0x46>
 800504c:	e03d      	b.n	80050ca <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800504e:	4b2c      	ldr	r3, [pc, #176]	@ (8005100 <SystemCoreClockUpdate+0xf0>)
 8005050:	4a2c      	ldr	r2, [pc, #176]	@ (8005104 <SystemCoreClockUpdate+0xf4>)
 8005052:	601a      	str	r2, [r3, #0]
      break;
 8005054:	e03d      	b.n	80050d2 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005056:	4b2a      	ldr	r3, [pc, #168]	@ (8005100 <SystemCoreClockUpdate+0xf0>)
 8005058:	4a2b      	ldr	r2, [pc, #172]	@ (8005108 <SystemCoreClockUpdate+0xf8>)
 800505a:	601a      	str	r2, [r3, #0]
      break;
 800505c:	e039      	b.n	80050d2 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800505e:	4b27      	ldr	r3, [pc, #156]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	0d9b      	lsrs	r3, r3, #22
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800506a:	4b24      	ldr	r3, [pc, #144]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005072:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00c      	beq.n	8005094 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800507a:	4a23      	ldr	r2, [pc, #140]	@ (8005108 <SystemCoreClockUpdate+0xf8>)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	4a1e      	ldr	r2, [pc, #120]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 8005084:	6852      	ldr	r2, [r2, #4]
 8005086:	0992      	lsrs	r2, r2, #6
 8005088:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800508c:	fb02 f303 	mul.w	r3, r2, r3
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	e00b      	b.n	80050ac <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005094:	4a1b      	ldr	r2, [pc, #108]	@ (8005104 <SystemCoreClockUpdate+0xf4>)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	fbb2 f3f3 	udiv	r3, r2, r3
 800509c:	4a17      	ldr	r2, [pc, #92]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 800509e:	6852      	ldr	r2, [r2, #4]
 80050a0:	0992      	lsrs	r2, r2, #6
 80050a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050a6:	fb02 f303 	mul.w	r3, r2, r3
 80050aa:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80050ac:	4b13      	ldr	r3, [pc, #76]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	0c1b      	lsrs	r3, r3, #16
 80050b2:	f003 0303 	and.w	r3, r3, #3
 80050b6:	3301      	adds	r3, #1
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c4:	4a0e      	ldr	r2, [pc, #56]	@ (8005100 <SystemCoreClockUpdate+0xf0>)
 80050c6:	6013      	str	r3, [r2, #0]
      break;
 80050c8:	e003      	b.n	80050d2 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80050ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005100 <SystemCoreClockUpdate+0xf0>)
 80050cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005104 <SystemCoreClockUpdate+0xf4>)
 80050ce:	601a      	str	r2, [r3, #0]
      break;
 80050d0:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80050d2:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <SystemCoreClockUpdate+0xec>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	091b      	lsrs	r3, r3, #4
 80050d8:	f003 030f 	and.w	r3, r3, #15
 80050dc:	4a0b      	ldr	r2, [pc, #44]	@ (800510c <SystemCoreClockUpdate+0xfc>)
 80050de:	5cd3      	ldrb	r3, [r2, r3]
 80050e0:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80050e2:	4b07      	ldr	r3, [pc, #28]	@ (8005100 <SystemCoreClockUpdate+0xf0>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	fa22 f303 	lsr.w	r3, r2, r3
 80050ec:	4a04      	ldr	r2, [pc, #16]	@ (8005100 <SystemCoreClockUpdate+0xf0>)
 80050ee:	6013      	str	r3, [r2, #0]
}
 80050f0:	bf00      	nop
 80050f2:	371c      	adds	r7, #28
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr
 80050fc:	40023800 	.word	0x40023800
 8005100:	20000000 	.word	0x20000000
 8005104:	00f42400 	.word	0x00f42400
 8005108:	017d7840 	.word	0x017d7840
 800510c:	080051c4 	.word	0x080051c4

08005110 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005110:	480d      	ldr	r0, [pc, #52]	@ (8005148 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005112:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005114:	f7ff ff6a 	bl	8004fec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005118:	480c      	ldr	r0, [pc, #48]	@ (800514c <LoopForever+0x6>)
  ldr r1, =_edata
 800511a:	490d      	ldr	r1, [pc, #52]	@ (8005150 <LoopForever+0xa>)
  ldr r2, =_sidata
 800511c:	4a0d      	ldr	r2, [pc, #52]	@ (8005154 <LoopForever+0xe>)
  movs r3, #0
 800511e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005120:	e002      	b.n	8005128 <LoopCopyDataInit>

08005122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005126:	3304      	adds	r3, #4

08005128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800512a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800512c:	d3f9      	bcc.n	8005122 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800512e:	4a0a      	ldr	r2, [pc, #40]	@ (8005158 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005130:	4c0a      	ldr	r4, [pc, #40]	@ (800515c <LoopForever+0x16>)
  movs r3, #0
 8005132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005134:	e001      	b.n	800513a <LoopFillZerobss>

08005136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005138:	3204      	adds	r2, #4

0800513a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800513a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800513c:	d3fb      	bcc.n	8005136 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800513e:	f000 f811 	bl	8005164 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005142:	f7ff fe8d 	bl	8004e60 <main>

08005146 <LoopForever>:

LoopForever:
  b LoopForever
 8005146:	e7fe      	b.n	8005146 <LoopForever>
  ldr   r0, =_estack
 8005148:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800514c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005150:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8005154:	080051dc 	.word	0x080051dc
  ldr r2, =_sbss
 8005158:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800515c:	200001b4 	.word	0x200001b4

08005160 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005160:	e7fe      	b.n	8005160 <ADC_IRQHandler>
	...

08005164 <__libc_init_array>:
 8005164:	b570      	push	{r4, r5, r6, lr}
 8005166:	4d0d      	ldr	r5, [pc, #52]	@ (800519c <__libc_init_array+0x38>)
 8005168:	4c0d      	ldr	r4, [pc, #52]	@ (80051a0 <__libc_init_array+0x3c>)
 800516a:	1b64      	subs	r4, r4, r5
 800516c:	10a4      	asrs	r4, r4, #2
 800516e:	2600      	movs	r6, #0
 8005170:	42a6      	cmp	r6, r4
 8005172:	d109      	bne.n	8005188 <__libc_init_array+0x24>
 8005174:	4d0b      	ldr	r5, [pc, #44]	@ (80051a4 <__libc_init_array+0x40>)
 8005176:	4c0c      	ldr	r4, [pc, #48]	@ (80051a8 <__libc_init_array+0x44>)
 8005178:	f000 f818 	bl	80051ac <_init>
 800517c:	1b64      	subs	r4, r4, r5
 800517e:	10a4      	asrs	r4, r4, #2
 8005180:	2600      	movs	r6, #0
 8005182:	42a6      	cmp	r6, r4
 8005184:	d105      	bne.n	8005192 <__libc_init_array+0x2e>
 8005186:	bd70      	pop	{r4, r5, r6, pc}
 8005188:	f855 3b04 	ldr.w	r3, [r5], #4
 800518c:	4798      	blx	r3
 800518e:	3601      	adds	r6, #1
 8005190:	e7ee      	b.n	8005170 <__libc_init_array+0xc>
 8005192:	f855 3b04 	ldr.w	r3, [r5], #4
 8005196:	4798      	blx	r3
 8005198:	3601      	adds	r6, #1
 800519a:	e7f2      	b.n	8005182 <__libc_init_array+0x1e>
 800519c:	080051d4 	.word	0x080051d4
 80051a0:	080051d4 	.word	0x080051d4
 80051a4:	080051d4 	.word	0x080051d4
 80051a8:	080051d8 	.word	0x080051d8

080051ac <_init>:
 80051ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ae:	bf00      	nop
 80051b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051b2:	bc08      	pop	{r3}
 80051b4:	469e      	mov	lr, r3
 80051b6:	4770      	bx	lr

080051b8 <_fini>:
 80051b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ba:	bf00      	nop
 80051bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051be:	bc08      	pop	{r3}
 80051c0:	469e      	mov	lr, r3
 80051c2:	4770      	bx	lr
