// Seed: 955163761
module module_0 (
    output wire id_0,
    input uwire id_1,
    output wire id_2
    , id_7,
    input wor id_3,
    input tri0 id_4,
    input supply0 id_5
);
endmodule
module module_1 #(
    parameter id_0 = 32'd10
) (
    input supply0 _id_0,
    output tri id_1,
    output tri1 id_2[-1 : id_0],
    output uwire id_3,
    input tri0 id_4,
    output tri1 id_5#(
        .id_12(1),
        .id_13(1),
        .id_14(1),
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18(1)
    ),
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10
);
  assign id_16[1] = id_9 && (-1 == ~-1);
  module_0 modCall_1 (
      id_1,
      id_8,
      id_3,
      id_10,
      id_10,
      id_4
  );
endmodule
