// Seed: 1899089469
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_14 = id_13;
  wire id_21;
  assign id_8 = (1);
  wire id_22;
  wire id_23;
  nor (
      id_12,
      id_11,
      id_23,
      id_1,
      id_22,
      id_16,
      id_3,
      id_8,
      id_19,
      id_4,
      id_21,
      id_7,
      id_9,
      id_13,
      id_18,
      id_5
  );
  module_0(
      id_21, id_12
  );
  initial id_15 <= 1;
endmodule
