

================================================================
== Vitis HLS Report for 'hist_1'
================================================================
* Date:           Sat Oct  4 15:13:02 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.434 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- hist_1_hist_2  |     6144|     6144|         4|          3|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1914|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     271|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     271|    2065|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U3  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_22_32_1_1_U4  |mux_22_32_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  18|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln52_1_fu_421_p2     |         +|   0|  0|   17|          10|          10|
    |add_ln52_fu_291_p2       |         +|   0|  0|   16|           9|           1|
    |add_ln54_1_fu_220_p2     |         +|   0|  0|   17|          10|           1|
    |add_ln54_fu_194_p2       |         +|   0|  0|   19|          12|           1|
    |add_ln55_fu_499_p2       |         +|   0|  0|   11|           3|           1|
    |add_ln56_fu_305_p2       |         +|   0|  0|   18|          11|          11|
    |add_ln57_1_fu_311_p2     |         +|   0|  0|   17|          10|          10|
    |add_ln57_fu_254_p2       |         +|   0|  0|   16|           9|           9|
    |add_ln58_fu_509_p2       |         +|   0|  0|   39|          32|           1|
    |bucket_indx_fu_415_p2    |         +|   0|  0|   19|          12|          12|
    |and_ln58_1_fu_529_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln58_fu_551_p2       |       and|   0|  0|   64|          64|          64|
    |ashr_ln57_fu_385_p2      |      ashr|   0|  0|   84|          32|          32|
    |icmp_ln54_fu_188_p2      |      icmp|   0|  0|   12|          12|          13|
    |icmp_ln55_fu_206_p2      |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln57_1_fu_359_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln57_fu_345_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln58_1_fu_471_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln58_fu_457_p2      |      lshr|   0|  0|  182|          64|          64|
    |bucket_0_d0              |        or|   0|  0|   64|          64|          64|
    |bucket_1_d0              |        or|   0|  0|   64|          64|          64|
    |or_ln57_fu_401_p2        |        or|   0|  0|   11|          11|           1|
    |select_ln54_1_fu_226_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln54_fu_212_p3    |    select|   0|  0|    3|           1|           1|
    |shl_ln58_1_fu_560_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln58_2_fu_538_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln58_fu_517_p2       |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln58_fu_523_p2       |       xor|   0|  0|   64|          64|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1914|         915|         826|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  17|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_blockID_load         |   9|          2|   10|         20|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |blockID_fu_100                        |   9|          2|   10|         20|
    |bucket_0_address0                     |  13|          3|    9|         27|
    |bucket_1_address0                     |  13|          3|    9|         27|
    |i_fu_96                               |   9|          2|    3|          6|
    |indvar_flatten_fu_104                 |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 133|         30|   73|        166|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |blockID_fu_100               |  10|   0|   10|          0|
    |bucket_0_addr_reg_633        |   9|   0|    9|          0|
    |bucket_0_load_reg_653        |  64|   0|   64|          0|
    |bucket_1_addr_reg_638        |   9|   0|    9|          0|
    |bucket_1_load_reg_658        |  64|   0|   64|          0|
    |empty_25_reg_615             |   9|   0|    9|          0|
    |exp_cast_reg_594             |   5|   0|   32|         27|
    |i_fu_96                      |   3|   0|    3|          0|
    |icmp_ln54_reg_599            |   1|   0|    1|          0|
    |indvar_flatten_fu_104        |  12|   0|   12|          0|
    |select_ln54_1_reg_610        |  10|   0|   10|          0|
    |select_ln54_reg_603          |   3|   0|    3|          0|
    |shl_ln1_reg_648              |   1|   0|    6|          5|
    |tmp_19_reg_643               |  32|   0|   32|          0|
    |tmp_20_reg_663               |  32|   0|   32|          0|
    |tmp_35_reg_668               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 271|   0|  303|         32|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        hist.1|  return value|
|bucket_0_address0  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d0        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d0        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|      bucket_1|         array|
|b_0_address0       |  out|    9|   ap_memory|           b_0|         array|
|b_0_ce0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0             |   in|   64|   ap_memory|           b_0|         array|
|b_1_address0       |  out|    9|   ap_memory|           b_1|         array|
|b_1_ce0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0             |   in|   64|   ap_memory|           b_1|         array|
|exp                |   in|    5|     ap_none|           exp|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%blockID = alloca i32 1"   --->   Operation 8 'alloca' 'blockID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%exp_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %exp"   --->   Operation 10 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%exp_cast = zext i5 %exp_read"   --->   Operation 11 'zext' 'exp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln54 = store i12 0, i12 %indvar_flatten" [sort.c:54]   --->   Operation 16 'store' 'store_ln54' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln54 = store i10 0, i10 %blockID" [sort.c:54]   --->   Operation 17 'store' 'store_ln54' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln54 = store i3 0, i3 %i" [sort.c:54]   --->   Operation 18 'store' 'store_ln54' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [sort.c:54]   --->   Operation 19 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [sort.c:54]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%icmp_ln54 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [sort.c:54]   --->   Operation 21 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.33ns)   --->   "%add_ln54 = add i12 %indvar_flatten_load, i12 1" [sort.c:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc10, void %for.end12" [sort.c:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [sort.c:55]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%blockID_load = load i10 %blockID" [sort.c:54]   --->   Operation 25 'load' 'blockID_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln55 = icmp_eq  i3 %i_load, i3 4" [sort.c:55]   --->   Operation 26 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.51ns)   --->   "%select_ln54 = select i1 %icmp_ln55, i3 0, i3 %i_load" [sort.c:54]   --->   Operation 27 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.34ns)   --->   "%add_ln54_1 = add i10 %blockID_load, i10 1" [sort.c:54]   --->   Operation 28 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.51ns)   --->   "%select_ln54_1 = select i1 %icmp_ln55, i10 %add_ln54_1, i10 %blockID_load" [sort.c:54]   --->   Operation 29 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_25 = trunc i10 %select_ln54_1" [sort.c:54]   --->   Operation 30 'trunc' 'empty_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %select_ln54_1" [sort.c:56]   --->   Operation 31 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln56, i2 0" [sort.c:56]   --->   Operation 32 'bitconcatenate' 'trunc_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i3 %select_ln54" [sort.c:56]   --->   Operation 33 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%add_ln57 = add i9 %zext_ln56_1, i9 %trunc_ln56_1" [sort.c:57]   --->   Operation 34 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %add_ln57" [sort.c:57]   --->   Operation 35 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i64 0, i64 %zext_ln57_1" [sort.c:57]   --->   Operation 36 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.26ns)   --->   "%b_0_load = load i9 %b_0_addr" [sort.c:57]   --->   Operation 37 'load' 'b_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i64 0, i64 %zext_ln57_1" [sort.c:57]   --->   Operation 38 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.26ns)   --->   "%b_1_load = load i9 %b_1_addr" [sort.c:57]   --->   Operation 39 'load' 'b_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln55 = store i12 %add_ln54, i12 %indvar_flatten" [sort.c:55]   --->   Operation 40 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln55 = store i10 %select_ln54_1, i10 %blockID" [sort.c:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [sort.c:61]   --->   Operation 113 'ret' 'ret_ln61' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %select_ln54" [sort.c:55]   --->   Operation 42 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_25, i2 0" [sort.c:54]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_1)   --->   "%shl_ln56 = shl i10 %select_ln54_1, i10 2" [sort.c:56]   --->   Operation 44 'shl' 'shl_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.35ns)   --->   "%add_ln52 = add i9 %empty_25, i9 1" [sort.c:52]   --->   Operation 45 'add' 'add_ln52' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %add_ln52" [sort.c:58]   --->   Operation 46 'zext' 'zext_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln58" [sort.c:58]   --->   Operation 47 'getelementptr' 'bucket_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln58" [sort.c:58]   --->   Operation 48 'getelementptr' 'bucket_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_1)   --->   "%zext_ln56 = zext i3 %select_ln54" [sort.c:56]   --->   Operation 49 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.33ns)   --->   "%add_ln56 = add i11 %zext_ln55_1, i11 %tmp_s" [sort.c:56]   --->   Operation 50 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.34ns) (out node of the LUT)   --->   "%add_ln57_1 = add i10 %zext_ln56, i10 %shl_ln56" [sort.c:57]   --->   Operation 51 'add' 'add_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln56, i32 10" [sort.c:57]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln57_1, i32 9" [sort.c:57]   --->   Operation 53 'bitselect' 'tmp_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_33, i5 0" [sort.c:57]   --->   Operation 54 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (2.26ns)   --->   "%b_0_load = load i9 %b_0_addr" [sort.c:57]   --->   Operation 55 'load' 'b_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i6 %and_ln" [sort.c:57]   --->   Operation 56 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.35ns)   --->   "%lshr_ln57 = lshr i64 %b_0_load, i64 %zext_ln57_2" [sort.c:57]   --->   Operation 57 'lshr' 'lshr_ln57' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i64 %lshr_ln57" [sort.c:57]   --->   Operation 58 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (2.26ns)   --->   "%b_1_load = load i9 %b_1_addr" [sort.c:57]   --->   Operation 59 'load' 'b_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i6 %and_ln" [sort.c:57]   --->   Operation 60 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.35ns)   --->   "%lshr_ln57_1 = lshr i64 %b_1_load, i64 %zext_ln57_4" [sort.c:57]   --->   Operation 61 'lshr' 'lshr_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i64 %lshr_ln57_1" [sort.c:57]   --->   Operation 62 'trunc' 'trunc_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.84ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln57, i32 %trunc_ln57_1, i1 %tmp" [sort.c:57]   --->   Operation 63 'mux' 'tmp_19' <Predicate = (!icmp_ln54)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:58]   --->   Operation 64 'load' 'bucket_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 65 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:58]   --->   Operation 65 'load' 'bucket_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i9 %empty_25" [sort.c:55]   --->   Operation 66 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %empty_25" [sort.c:57]   --->   Operation 67 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.89ns)   --->   "%ashr_ln57 = ashr i32 %tmp_19, i32 %exp_cast" [sort.c:57]   --->   Operation 68 'ashr' 'ashr_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i32 %ashr_ln57" [sort.c:57]   --->   Operation 69 'trunc' 'trunc_ln57_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln57_2, i9 0" [sort.c:57]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln57 = or i11 %shl_ln, i11 1" [sort.c:57]   --->   Operation 71 'or' 'or_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i11 %or_ln57" [sort.c:57]   --->   Operation 72 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i11 %or_ln57" [sort.c:57]   --->   Operation 73 'trunc' 'trunc_ln57_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.33ns)   --->   "%bucket_indx = add i12 %zext_ln57_3, i12 %zext_ln55" [sort.c:57]   --->   Operation 74 'add' 'bucket_indx' <Predicate = (!icmp_ln54)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.34ns)   --->   "%add_ln52_1 = add i10 %trunc_ln57_3, i10 %zext_ln57" [sort.c:52]   --->   Operation 75 'add' 'add_ln52_1' <Predicate = (!icmp_ln54)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %bucket_indx, i32 10, i32 11" [sort.c:58]   --->   Operation 76 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln52_1, i32 9" [sort.c:58]   --->   Operation 77 'bitselect' 'tmp_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_34, i5 0" [sort.c:58]   --->   Operation 78 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:58]   --->   Operation 79 'load' 'bucket_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %shl_ln1" [sort.c:58]   --->   Operation 80 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.35ns)   --->   "%lshr_ln58 = lshr i64 %bucket_0_load, i64 %zext_ln58_1" [sort.c:58]   --->   Operation 81 'lshr' 'lshr_ln58' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i64 %lshr_ln58" [sort.c:58]   --->   Operation 82 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:58]   --->   Operation 83 'load' 'bucket_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i6 %shl_ln1" [sort.c:58]   --->   Operation 84 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.35ns)   --->   "%lshr_ln58_1 = lshr i64 %bucket_1_load, i64 %zext_ln58_2" [sort.c:58]   --->   Operation 85 'lshr' 'lshr_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i64 %lshr_ln58_1" [sort.c:58]   --->   Operation 86 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.84ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln58, i32 %trunc_ln58_1, i2 %lshr_ln1" [sort.c:58]   --->   Operation 87 'mux' 'tmp_20' <Predicate = (!icmp_ln54)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %bucket_indx, i32 10" [sort.c:58]   --->   Operation 88 'bitselect' 'tmp_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_35, void %arrayidx84.case.0, void %arrayidx84.case.1" [sort.c:58]   --->   Operation 89 'br' 'br_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.93ns)   --->   "%add_ln55 = add i3 %select_ln54, i3 1" [sort.c:55]   --->   Operation 90 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln55 = store i3 %add_ln55, i3 %i" [sort.c:55]   --->   Operation 91 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.84>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [sort.c:55]   --->   Operation 92 'br' 'br_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @hist_1_hist_2_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:18]   --->   Operation 95 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sort.c:52]   --->   Operation 96 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.51ns)   --->   "%add_ln58 = add i32 %tmp_20, i32 1" [sort.c:58]   --->   Operation 97 'add' 'add_ln58' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i6 %shl_ln1" [sort.c:58]   --->   Operation 98 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln58)   --->   "%shl_ln58 = shl i64 4294967295, i64 %zext_ln58_3" [sort.c:58]   --->   Operation 99 'shl' 'shl_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln58 = xor i64 %shl_ln58, i64 18446744073709551615" [sort.c:58]   --->   Operation 100 'xor' 'xor_ln58' <Predicate = true> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_1)   --->   "%and_ln58_1 = and i64 %bucket_0_load, i64 %xor_ln58" [sort.c:58]   --->   Operation 101 'and' 'and_ln58_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_1)   --->   "%zext_ln58_5 = zext i32 %add_ln58" [sort.c:58]   --->   Operation 102 'zext' 'zext_ln58_5' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_1)   --->   "%shl_ln58_2 = shl i64 %zext_ln58_5, i64 %zext_ln58_3" [sort.c:58]   --->   Operation 103 'shl' 'shl_ln58_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln58_1 = or i64 %and_ln58_1, i64 %shl_ln58_2" [sort.c:58]   --->   Operation 104 'or' 'or_ln58_1' <Predicate = (!tmp_35)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (2.26ns)   --->   "%store_ln58 = store i64 %or_ln58_1, i9 %bucket_0_addr" [sort.c:58]   --->   Operation 105 'store' 'store_ln58' <Predicate = (!tmp_35)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx84.exit" [sort.c:58]   --->   Operation 106 'br' 'br_ln58' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln58)   --->   "%and_ln58 = and i64 %bucket_1_load, i64 %xor_ln58" [sort.c:58]   --->   Operation 107 'and' 'and_ln58' <Predicate = (tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln58)   --->   "%zext_ln58_4 = zext i32 %add_ln58" [sort.c:58]   --->   Operation 108 'zext' 'zext_ln58_4' <Predicate = (tmp_35)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln58)   --->   "%shl_ln58_1 = shl i64 %zext_ln58_4, i64 %zext_ln58_3" [sort.c:58]   --->   Operation 109 'shl' 'shl_ln58_1' <Predicate = (tmp_35)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln58 = or i64 %and_ln58, i64 %shl_ln58_1" [sort.c:58]   --->   Operation 110 'or' 'or_ln58' <Predicate = (tmp_35)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (2.26ns)   --->   "%store_ln58 = store i64 %or_ln58, i9 %bucket_1_addr" [sort.c:58]   --->   Operation 111 'store' 'store_ln58' <Predicate = (tmp_35)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx84.exit" [sort.c:58]   --->   Operation 112 'br' 'br_ln58' <Predicate = (tmp_35)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01110]
blockID             (alloca           ) [ 01000]
indvar_flatten      (alloca           ) [ 01000]
exp_read            (read             ) [ 00000]
exp_cast            (zext             ) [ 00110]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
store_ln54          (store            ) [ 00000]
store_ln54          (store            ) [ 00000]
store_ln54          (store            ) [ 00000]
br_ln54             (br               ) [ 00000]
indvar_flatten_load (load             ) [ 00000]
icmp_ln54           (icmp             ) [ 01110]
add_ln54            (add              ) [ 00000]
br_ln54             (br               ) [ 00000]
i_load              (load             ) [ 00000]
blockID_load        (load             ) [ 00000]
icmp_ln55           (icmp             ) [ 00000]
select_ln54         (select           ) [ 00110]
add_ln54_1          (add              ) [ 00000]
select_ln54_1       (select           ) [ 00100]
empty_25            (trunc            ) [ 00110]
trunc_ln56          (trunc            ) [ 00000]
trunc_ln56_1        (bitconcatenate   ) [ 00000]
zext_ln56_1         (zext             ) [ 00000]
add_ln57            (add              ) [ 00000]
zext_ln57_1         (zext             ) [ 00000]
b_0_addr            (getelementptr    ) [ 00100]
b_1_addr            (getelementptr    ) [ 00100]
store_ln55          (store            ) [ 00000]
store_ln55          (store            ) [ 00000]
zext_ln55_1         (zext             ) [ 00000]
tmp_s               (bitconcatenate   ) [ 00000]
shl_ln56            (shl              ) [ 00000]
add_ln52            (add              ) [ 00000]
zext_ln58           (zext             ) [ 00000]
bucket_0_addr       (getelementptr    ) [ 01011]
bucket_1_addr       (getelementptr    ) [ 01011]
zext_ln56           (zext             ) [ 00000]
add_ln56            (add              ) [ 00000]
add_ln57_1          (add              ) [ 00000]
tmp                 (bitselect        ) [ 00000]
tmp_33              (bitselect        ) [ 00000]
and_ln              (bitconcatenate   ) [ 00000]
b_0_load            (load             ) [ 00000]
zext_ln57_2         (zext             ) [ 00000]
lshr_ln57           (lshr             ) [ 00000]
trunc_ln57          (trunc            ) [ 00000]
b_1_load            (load             ) [ 00000]
zext_ln57_4         (zext             ) [ 00000]
lshr_ln57_1         (lshr             ) [ 00000]
trunc_ln57_1        (trunc            ) [ 00000]
tmp_19              (mux              ) [ 00010]
zext_ln55           (zext             ) [ 00000]
zext_ln57           (zext             ) [ 00000]
ashr_ln57           (ashr             ) [ 00000]
trunc_ln57_2        (trunc            ) [ 00000]
shl_ln              (bitconcatenate   ) [ 00000]
or_ln57             (or               ) [ 00000]
zext_ln57_3         (zext             ) [ 00000]
trunc_ln57_3        (trunc            ) [ 00000]
bucket_indx         (add              ) [ 00000]
add_ln52_1          (add              ) [ 00000]
lshr_ln1            (partselect       ) [ 00000]
tmp_34              (bitselect        ) [ 00000]
shl_ln1             (bitconcatenate   ) [ 01001]
bucket_0_load       (load             ) [ 01001]
zext_ln58_1         (zext             ) [ 00000]
lshr_ln58           (lshr             ) [ 00000]
trunc_ln58          (trunc            ) [ 00000]
bucket_1_load       (load             ) [ 01001]
zext_ln58_2         (zext             ) [ 00000]
lshr_ln58_1         (lshr             ) [ 00000]
trunc_ln58_1        (trunc            ) [ 00000]
tmp_20              (mux              ) [ 01001]
tmp_35              (bitselect        ) [ 01001]
br_ln58             (br               ) [ 00000]
add_ln55            (add              ) [ 00000]
store_ln55          (store            ) [ 00000]
br_ln55             (br               ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
specpipeline_ln18   (specpipeline     ) [ 00000]
specloopname_ln52   (specloopname     ) [ 00000]
add_ln58            (add              ) [ 00000]
zext_ln58_3         (zext             ) [ 00000]
shl_ln58            (shl              ) [ 00000]
xor_ln58            (xor              ) [ 00000]
and_ln58_1          (and              ) [ 00000]
zext_ln58_5         (zext             ) [ 00000]
shl_ln58_2          (shl              ) [ 00000]
or_ln58_1           (or               ) [ 00000]
store_ln58          (store            ) [ 00000]
br_ln58             (br               ) [ 00000]
and_ln58            (and              ) [ 00000]
zext_ln58_4         (zext             ) [ 00000]
shl_ln58_1          (shl              ) [ 00000]
or_ln58             (or               ) [ 00000]
store_ln58          (store            ) [ 00000]
br_ln58             (br               ) [ 00000]
ret_ln61            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bucket_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_1_hist_2_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="blockID_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="blockID/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="exp_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="b_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bucket_0_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="bucket_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_0_load/2 store_ln58/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_1_load/2 store_ln58/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="exp_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln54_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln54_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln54_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln54_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln54_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="blockID_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="blockID_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln55_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln54_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln54_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln54_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_25_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln56_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln56_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln56_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln56_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln57_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln57_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln55_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln55_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln55_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln56_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="1"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln52_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln58_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln56_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln56_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln57_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_33_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln57_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="lshr_ln57_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln57/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln57_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln57_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="lshr_ln57_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln57_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln57_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_19_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="0" index="3" bw="1" slack="0"/>
<pin id="374" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln55_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="2"/>
<pin id="381" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln57_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="2"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="ashr_ln57_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="5" slack="2"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln57/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln57_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_2/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln57_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln57_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln57_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_3/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="bucket_indx_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bucket_indx/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln52_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="9" slack="0"/>
<pin id="424" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="lshr_ln1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="12" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="5" slack="0"/>
<pin id="432" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_34_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln58_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="lshr_ln58_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln58/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln58_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln58_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="lshr_ln58_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="6" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln58_1/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln58_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_20_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="0" index="3" bw="2" slack="0"/>
<pin id="486" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_35_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="12" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln55_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="2"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln55_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="0" index="1" bw="3" slack="2"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln58_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln58_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_3/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln58_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="33" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln58/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln58_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln58_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_1/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln58_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_5/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln58_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln58_2/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln58_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln58_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln58_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_4/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln58_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="6" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln58_1/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln58_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/4 "/>
</bind>
</comp>

<comp id="573" class="1005" name="i_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="0"/>
<pin id="575" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="580" class="1005" name="blockID_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="blockID "/>
</bind>
</comp>

<comp id="587" class="1005" name="indvar_flatten_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="594" class="1005" name="exp_cast_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2"/>
<pin id="596" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="exp_cast "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln54_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="603" class="1005" name="select_ln54_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="1"/>
<pin id="605" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="610" class="1005" name="select_ln54_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="empty_25_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="1"/>
<pin id="617" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="623" class="1005" name="b_0_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="1"/>
<pin id="625" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="b_1_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="1"/>
<pin id="630" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="bucket_0_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="1"/>
<pin id="635" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="bucket_1_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="1"/>
<pin id="640" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_19_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="648" class="1005" name="shl_ln1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="1"/>
<pin id="650" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="bucket_0_load_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="1"/>
<pin id="655" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_load "/>
</bind>
</comp>

<comp id="658" class="1005" name="bucket_1_load_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="1"/>
<pin id="660" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_load "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_20_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_35_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="140" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="108" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="200" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="203" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="206" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="203" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="226" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="212" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="242" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="270"><net_src comp="194" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="226" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="309"><net_src comp="276" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="279" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="302" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="286" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="305" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="311" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="325" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="121" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="333" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="134" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="351" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="317" pin="3"/><net_sink comp="369" pin=3"/></net>

<net id="392"><net_src comp="385" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="407" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="379" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="411" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="382" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="421" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="437" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="154" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="445" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="160" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="463" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="427" pin="4"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="76" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="415" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="52" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="10" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="92" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="94" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="509" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="514" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="529" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="555"><net_src comp="523" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="509" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="514" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="551" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="566" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="576"><net_src comp="96" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="583"><net_src comp="100" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="590"><net_src comp="104" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="597"><net_src comp="166" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="602"><net_src comp="188" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="212" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="613"><net_src comp="226" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="618"><net_src comp="234" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="626"><net_src comp="114" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="631"><net_src comp="127" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="636"><net_src comp="140" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="641"><net_src comp="147" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="646"><net_src comp="369" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="651"><net_src comp="445" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="656"><net_src comp="154" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="661"><net_src comp="160" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="666"><net_src comp="481" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="671"><net_src comp="491" pin="3"/><net_sink comp="668" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket_0 | {4 }
	Port: bucket_1 | {4 }
	Port: b_0 | {}
	Port: b_1 | {}
 - Input state : 
	Port: hist.1 : bucket_0 | {2 3 }
	Port: hist.1 : bucket_1 | {2 3 }
	Port: hist.1 : b_0 | {1 2 }
	Port: hist.1 : b_1 | {1 2 }
	Port: hist.1 : exp | {1 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		indvar_flatten_load : 1
		icmp_ln54 : 2
		add_ln54 : 2
		br_ln54 : 3
		i_load : 1
		blockID_load : 1
		icmp_ln55 : 2
		select_ln54 : 3
		add_ln54_1 : 2
		select_ln54_1 : 3
		empty_25 : 4
		trunc_ln56 : 4
		trunc_ln56_1 : 5
		zext_ln56_1 : 4
		add_ln57 : 6
		zext_ln57_1 : 7
		b_0_addr : 8
		b_0_load : 9
		b_1_addr : 8
		b_1_load : 9
		store_ln55 : 3
		store_ln55 : 4
	State 2
		zext_ln58 : 1
		bucket_0_addr : 2
		bucket_1_addr : 2
		add_ln56 : 1
		add_ln57_1 : 1
		tmp : 2
		tmp_33 : 2
		and_ln : 3
		zext_ln57_2 : 4
		lshr_ln57 : 5
		trunc_ln57 : 6
		zext_ln57_4 : 4
		lshr_ln57_1 : 5
		trunc_ln57_1 : 6
		tmp_19 : 7
		bucket_0_load : 3
		bucket_1_load : 3
	State 3
		trunc_ln57_2 : 1
		shl_ln : 2
		or_ln57 : 3
		zext_ln57_3 : 3
		trunc_ln57_3 : 3
		bucket_indx : 4
		add_ln52_1 : 4
		lshr_ln1 : 5
		tmp_34 : 5
		shl_ln1 : 6
		zext_ln58_1 : 7
		lshr_ln58 : 8
		trunc_ln58 : 9
		zext_ln58_2 : 7
		lshr_ln58_1 : 8
		trunc_ln58_1 : 9
		tmp_20 : 10
		tmp_35 : 5
		br_ln58 : 6
		store_ln55 : 1
	State 4
		shl_ln58 : 1
		xor_ln58 : 2
		and_ln58_1 : 2
		zext_ln58_5 : 1
		shl_ln58_2 : 2
		or_ln58_1 : 2
		store_ln58 : 2
		and_ln58 : 2
		zext_ln58_4 : 1
		shl_ln58_1 : 2
		or_ln58 : 2
		store_ln58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   lshr_ln57_fu_345   |    0    |   182   |
|   lshr   |  lshr_ln57_1_fu_359  |    0    |   182   |
|          |   lshr_ln58_fu_457   |    0    |   182   |
|          |  lshr_ln58_1_fu_471  |    0    |   182   |
|----------|----------------------|---------|---------|
|          |    shl_ln56_fu_286   |    0    |    0    |
|    shl   |    shl_ln58_fu_517   |    0    |    90   |
|          |   shl_ln58_2_fu_538  |    0    |    84   |
|          |   shl_ln58_1_fu_560  |    0    |    84   |
|----------|----------------------|---------|---------|
|          |    add_ln54_fu_194   |    0    |    19   |
|          |   add_ln54_1_fu_220  |    0    |    17   |
|          |    add_ln57_fu_254   |    0    |    16   |
|          |    add_ln52_fu_291   |    0    |    16   |
|    add   |    add_ln56_fu_305   |    0    |    18   |
|          |   add_ln57_1_fu_311  |    0    |    17   |
|          |  bucket_indx_fu_415  |    0    |    18   |
|          |   add_ln52_1_fu_421  |    0    |    17   |
|          |    add_ln55_fu_499   |    0    |    11   |
|          |    add_ln58_fu_509   |    0    |    39   |
|----------|----------------------|---------|---------|
|          |    or_ln57_fu_401    |    0    |    0    |
|    or    |   or_ln58_1_fu_544   |    0    |    64   |
|          |    or_ln58_fu_566    |    0    |    64   |
|----------|----------------------|---------|---------|
|    and   |   and_ln58_1_fu_529  |    0    |    64   |
|          |    and_ln58_fu_551   |    0    |    64   |
|----------|----------------------|---------|---------|
|   ashr   |   ashr_ln57_fu_385   |    0    |    84   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln58_fu_523   |    0    |    64   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln54_fu_188   |    0    |    12   |
|          |   icmp_ln55_fu_206   |    0    |    8    |
|----------|----------------------|---------|---------|
|    mux   |     tmp_19_fu_369    |    0    |    9    |
|          |     tmp_20_fu_481    |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln54_fu_212  |    0    |    3    |
|          | select_ln54_1_fu_226 |    0    |    10   |
|----------|----------------------|---------|---------|
|   read   | exp_read_read_fu_108 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    exp_cast_fu_166   |    0    |    0    |
|          |  zext_ln56_1_fu_250  |    0    |    0    |
|          |  zext_ln57_1_fu_260  |    0    |    0    |
|          |  zext_ln55_1_fu_276  |    0    |    0    |
|          |   zext_ln58_fu_296   |    0    |    0    |
|          |   zext_ln56_fu_302   |    0    |    0    |
|          |  zext_ln57_2_fu_341  |    0    |    0    |
|   zext   |  zext_ln57_4_fu_355  |    0    |    0    |
|          |   zext_ln55_fu_379   |    0    |    0    |
|          |   zext_ln57_fu_382   |    0    |    0    |
|          |  zext_ln57_3_fu_407  |    0    |    0    |
|          |  zext_ln58_1_fu_453  |    0    |    0    |
|          |  zext_ln58_2_fu_467  |    0    |    0    |
|          |  zext_ln58_3_fu_514  |    0    |    0    |
|          |  zext_ln58_5_fu_534  |    0    |    0    |
|          |  zext_ln58_4_fu_556  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    empty_25_fu_234   |    0    |    0    |
|          |   trunc_ln56_fu_238  |    0    |    0    |
|          |   trunc_ln57_fu_351  |    0    |    0    |
|   trunc  |  trunc_ln57_1_fu_365 |    0    |    0    |
|          |  trunc_ln57_2_fu_389 |    0    |    0    |
|          |  trunc_ln57_3_fu_411 |    0    |    0    |
|          |   trunc_ln58_fu_463  |    0    |    0    |
|          |  trunc_ln58_1_fu_477 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln56_1_fu_242 |    0    |    0    |
|          |     tmp_s_fu_279     |    0    |    0    |
|bitconcatenate|     and_ln_fu_333    |    0    |    0    |
|          |     shl_ln_fu_393    |    0    |    0    |
|          |    shl_ln1_fu_445    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_317      |    0    |    0    |
| bitselect|     tmp_33_fu_325    |    0    |    0    |
|          |     tmp_34_fu_437    |    0    |    0    |
|          |     tmp_35_fu_491    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    lshr_ln1_fu_427   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1629  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   b_0_addr_reg_623   |    9   |
|   b_1_addr_reg_628   |    9   |
|    blockID_reg_580   |   10   |
| bucket_0_addr_reg_633|    9   |
| bucket_0_load_reg_653|   64   |
| bucket_1_addr_reg_638|    9   |
| bucket_1_load_reg_658|   64   |
|   empty_25_reg_615   |    9   |
|   exp_cast_reg_594   |   32   |
|       i_reg_573      |    3   |
|   icmp_ln54_reg_599  |    1   |
|indvar_flatten_reg_587|   12   |
| select_ln54_1_reg_610|   10   |
|  select_ln54_reg_603 |    3   |
|    shl_ln1_reg_648   |    6   |
|    tmp_19_reg_643    |   32   |
|    tmp_20_reg_663    |   32   |
|    tmp_35_reg_668    |    1   |
+----------------------+--------+
|         Total        |   315  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  3.376  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1629  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   315  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   315  |  1665  |
+-----------+--------+--------+--------+
