# FpgaMacro
A Chisel3 package to describe verilog FPGA template and macro for hardened FPGA modules

## Generic

### ResetGen

Generating a reset pulse with initial 0 state.

### TriStateBuffer

Instanciation of 1 bit tri-state buffer.

## MachXO3

### ReverseClock

A PLL instanciation of MachXO3 to reverse clock (180Â° phase).
