

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_95_8'
================================================================
* Date:           Thu Jun 20 21:21:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.443 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.145 us|  0.145 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_8  |       30|       30|         2|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      264|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    13|        0|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1029|    -|
|Register             |        -|     -|       93|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    13|       93|     1371|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_9ns_11ns_19_1_1_U265  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U266  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U267  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U268  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U269  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U270  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U271  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U272  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U273  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U274  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U275  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U276  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U277  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|  13|  0|  78|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln95_fu_1880_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln97_10_fu_1955_p2  |         +|   0|  0|  16|           9|           2|
    |add_ln97_11_fu_1961_p2  |         +|   0|  0|  16|           9|           1|
    |add_ln97_12_fu_1889_p2  |         +|   0|  0|  16|           9|           4|
    |add_ln97_13_fu_2016_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln97_1_fu_1901_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln97_2_fu_1907_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln97_3_fu_1913_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln97_4_fu_1919_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln97_5_fu_1925_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln97_6_fu_1931_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln97_7_fu_1937_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln97_8_fu_1943_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln97_9_fu_1949_p2   |         +|   0|  0|  16|           9|           2|
    |add_ln97_fu_1895_p2     |         +|   0|  0|  16|           9|           4|
    |ap_condition_267        |       and|   0|  0|   2|           1|           1|
    |icmp_ln95_fu_1874_p2    |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln97_fu_2006_p2    |      icmp|   0|  0|  12|           5|           4|
    |select_ln97_fu_2022_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 264|         139|          57|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_v4_1          |   9|          2|    5|         10|
    |phi_mul_fu_128                 |   9|          2|    9|         18|
    |v3_10_address0                 |  65|         13|    5|         65|
    |v3_11_address0                 |  65|         13|    5|         65|
    |v3_12_address0                 |  65|         13|    5|         65|
    |v3_13_address0                 |  65|         13|    5|         65|
    |v3_14_address0                 |  65|         13|    5|         65|
    |v3_1_address0                  |  65|         13|    5|         65|
    |v3_2_address0                  |  65|         13|    5|         65|
    |v3_3_address0                  |  65|         13|    5|         65|
    |v3_4_address0                  |  65|         13|    5|         65|
    |v3_5_address0                  |  65|         13|    5|         65|
    |v3_6_address0                  |  65|         13|    5|         65|
    |v3_7_address0                  |  65|         13|    5|         65|
    |v3_8_address0                  |  65|         13|    5|         65|
    |v3_9_address0                  |  65|         13|    5|         65|
    |v3_address0                    |  65|         13|    5|         65|
    |v4_fu_132                      |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1029|        207|  105|       1035|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |phi_mul_fu_128           |  9|   0|    9|          0|
    |select_ln97_reg_2513     |  4|   0|    4|          0|
    |tmp_10_reg_2562          |  6|   0|    6|          0|
    |tmp_11_reg_2567          |  6|   0|    6|          0|
    |tmp_12_reg_2572          |  6|   0|    6|          0|
    |tmp_1_reg_2517           |  6|   0|    6|          0|
    |tmp_2_reg_2522           |  6|   0|    6|          0|
    |tmp_3_reg_2527           |  6|   0|    6|          0|
    |tmp_4_reg_2532           |  6|   0|    6|          0|
    |tmp_5_reg_2537           |  6|   0|    6|          0|
    |tmp_6_reg_2542           |  6|   0|    6|          0|
    |tmp_7_reg_2547           |  6|   0|    6|          0|
    |tmp_8_reg_2552           |  6|   0|    6|          0|
    |tmp_9_reg_2557           |  6|   0|    6|          0|
    |v4_fu_132                |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 93|   0|   93|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_8|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_8|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_8|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_8|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_8|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_8|  return value|
|v3_14_address0  |  out|    5|   ap_memory|                                v3_14|         array|
|v3_14_ce0       |  out|    1|   ap_memory|                                v3_14|         array|
|v3_14_we0       |  out|    1|   ap_memory|                                v3_14|         array|
|v3_14_d0        |  out|   32|   ap_memory|                                v3_14|         array|
|v3_14_address1  |  out|    5|   ap_memory|                                v3_14|         array|
|v3_14_ce1       |  out|    1|   ap_memory|                                v3_14|         array|
|v3_14_we1       |  out|    1|   ap_memory|                                v3_14|         array|
|v3_14_d1        |  out|   32|   ap_memory|                                v3_14|         array|
|v3_13_address0  |  out|    5|   ap_memory|                                v3_13|         array|
|v3_13_ce0       |  out|    1|   ap_memory|                                v3_13|         array|
|v3_13_we0       |  out|    1|   ap_memory|                                v3_13|         array|
|v3_13_d0        |  out|   32|   ap_memory|                                v3_13|         array|
|v3_13_address1  |  out|    5|   ap_memory|                                v3_13|         array|
|v3_13_ce1       |  out|    1|   ap_memory|                                v3_13|         array|
|v3_13_we1       |  out|    1|   ap_memory|                                v3_13|         array|
|v3_13_d1        |  out|   32|   ap_memory|                                v3_13|         array|
|v3_12_address0  |  out|    5|   ap_memory|                                v3_12|         array|
|v3_12_ce0       |  out|    1|   ap_memory|                                v3_12|         array|
|v3_12_we0       |  out|    1|   ap_memory|                                v3_12|         array|
|v3_12_d0        |  out|   32|   ap_memory|                                v3_12|         array|
|v3_12_address1  |  out|    5|   ap_memory|                                v3_12|         array|
|v3_12_ce1       |  out|    1|   ap_memory|                                v3_12|         array|
|v3_12_we1       |  out|    1|   ap_memory|                                v3_12|         array|
|v3_12_d1        |  out|   32|   ap_memory|                                v3_12|         array|
|v3_11_address0  |  out|    5|   ap_memory|                                v3_11|         array|
|v3_11_ce0       |  out|    1|   ap_memory|                                v3_11|         array|
|v3_11_we0       |  out|    1|   ap_memory|                                v3_11|         array|
|v3_11_d0        |  out|   32|   ap_memory|                                v3_11|         array|
|v3_11_address1  |  out|    5|   ap_memory|                                v3_11|         array|
|v3_11_ce1       |  out|    1|   ap_memory|                                v3_11|         array|
|v3_11_we1       |  out|    1|   ap_memory|                                v3_11|         array|
|v3_11_d1        |  out|   32|   ap_memory|                                v3_11|         array|
|v3_10_address0  |  out|    5|   ap_memory|                                v3_10|         array|
|v3_10_ce0       |  out|    1|   ap_memory|                                v3_10|         array|
|v3_10_we0       |  out|    1|   ap_memory|                                v3_10|         array|
|v3_10_d0        |  out|   32|   ap_memory|                                v3_10|         array|
|v3_10_address1  |  out|    5|   ap_memory|                                v3_10|         array|
|v3_10_ce1       |  out|    1|   ap_memory|                                v3_10|         array|
|v3_10_we1       |  out|    1|   ap_memory|                                v3_10|         array|
|v3_10_d1        |  out|   32|   ap_memory|                                v3_10|         array|
|v3_9_address0   |  out|    5|   ap_memory|                                 v3_9|         array|
|v3_9_ce0        |  out|    1|   ap_memory|                                 v3_9|         array|
|v3_9_we0        |  out|    1|   ap_memory|                                 v3_9|         array|
|v3_9_d0         |  out|   32|   ap_memory|                                 v3_9|         array|
|v3_9_address1   |  out|    5|   ap_memory|                                 v3_9|         array|
|v3_9_ce1        |  out|    1|   ap_memory|                                 v3_9|         array|
|v3_9_we1        |  out|    1|   ap_memory|                                 v3_9|         array|
|v3_9_d1         |  out|   32|   ap_memory|                                 v3_9|         array|
|v3_8_address0   |  out|    5|   ap_memory|                                 v3_8|         array|
|v3_8_ce0        |  out|    1|   ap_memory|                                 v3_8|         array|
|v3_8_we0        |  out|    1|   ap_memory|                                 v3_8|         array|
|v3_8_d0         |  out|   32|   ap_memory|                                 v3_8|         array|
|v3_8_address1   |  out|    5|   ap_memory|                                 v3_8|         array|
|v3_8_ce1        |  out|    1|   ap_memory|                                 v3_8|         array|
|v3_8_we1        |  out|    1|   ap_memory|                                 v3_8|         array|
|v3_8_d1         |  out|   32|   ap_memory|                                 v3_8|         array|
|v3_7_address0   |  out|    5|   ap_memory|                                 v3_7|         array|
|v3_7_ce0        |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_we0        |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_d0         |  out|   32|   ap_memory|                                 v3_7|         array|
|v3_7_address1   |  out|    5|   ap_memory|                                 v3_7|         array|
|v3_7_ce1        |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_we1        |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_d1         |  out|   32|   ap_memory|                                 v3_7|         array|
|v3_6_address0   |  out|    5|   ap_memory|                                 v3_6|         array|
|v3_6_ce0        |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_we0        |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_d0         |  out|   32|   ap_memory|                                 v3_6|         array|
|v3_6_address1   |  out|    5|   ap_memory|                                 v3_6|         array|
|v3_6_ce1        |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_we1        |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_d1         |  out|   32|   ap_memory|                                 v3_6|         array|
|v3_5_address0   |  out|    5|   ap_memory|                                 v3_5|         array|
|v3_5_ce0        |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_we0        |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_d0         |  out|   32|   ap_memory|                                 v3_5|         array|
|v3_5_address1   |  out|    5|   ap_memory|                                 v3_5|         array|
|v3_5_ce1        |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_we1        |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_d1         |  out|   32|   ap_memory|                                 v3_5|         array|
|v3_4_address0   |  out|    5|   ap_memory|                                 v3_4|         array|
|v3_4_ce0        |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_we0        |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_d0         |  out|   32|   ap_memory|                                 v3_4|         array|
|v3_4_address1   |  out|    5|   ap_memory|                                 v3_4|         array|
|v3_4_ce1        |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_we1        |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_d1         |  out|   32|   ap_memory|                                 v3_4|         array|
|v3_3_address0   |  out|    5|   ap_memory|                                 v3_3|         array|
|v3_3_ce0        |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_we0        |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_d0         |  out|   32|   ap_memory|                                 v3_3|         array|
|v3_3_address1   |  out|    5|   ap_memory|                                 v3_3|         array|
|v3_3_ce1        |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_we1        |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_d1         |  out|   32|   ap_memory|                                 v3_3|         array|
|v3_2_address0   |  out|    5|   ap_memory|                                 v3_2|         array|
|v3_2_ce0        |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_we0        |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_d0         |  out|   32|   ap_memory|                                 v3_2|         array|
|v3_2_address1   |  out|    5|   ap_memory|                                 v3_2|         array|
|v3_2_ce1        |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_we1        |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_d1         |  out|   32|   ap_memory|                                 v3_2|         array|
|v3_1_address0   |  out|    5|   ap_memory|                                 v3_1|         array|
|v3_1_ce0        |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_we0        |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_d0         |  out|   32|   ap_memory|                                 v3_1|         array|
|v3_1_address1   |  out|    5|   ap_memory|                                 v3_1|         array|
|v3_1_ce1        |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_we1        |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_d1         |  out|   32|   ap_memory|                                 v3_1|         array|
|v3_address0     |  out|    5|   ap_memory|                                   v3|         array|
|v3_ce0          |  out|    1|   ap_memory|                                   v3|         array|
|v3_we0          |  out|    1|   ap_memory|                                   v3|         array|
|v3_d0           |  out|   32|   ap_memory|                                   v3|         array|
|v3_address1     |  out|    5|   ap_memory|                                   v3|         array|
|v3_ce1          |  out|    1|   ap_memory|                                   v3|         array|
|v3_we1          |  out|    1|   ap_memory|                                   v3|         array|
|v3_d1           |  out|   32|   ap_memory|                                   v3|         array|
+----------------+-----+-----+------------+-------------------------------------+--------------+

