initSidebarItems({"enum":[["TIM2RST_A","TIM2 reset"]],"struct":[["APB1RSTR_SPEC","APB1 peripheral reset register"],["I2C1RST_W","Field `I2C1RST` writer - I2C 1 reset"],["I2C2RST_W","Field `I2C2RST` writer - I2C 2 reset"],["I2C3RST_W","Field `I2C3RST` writer - I2C3 reset"],["PWRRST_W","Field `PWRRST` writer - Power interface reset"],["R","Register `APB1RSTR` reader"],["SPI2RST_W","Field `SPI2RST` writer - SPI 2 reset"],["SPI3RST_W","Field `SPI3RST` writer - SPI 3 reset"],["TIM2RST_R","Field `TIM2RST` reader - TIM2 reset"],["TIM2RST_W","Field `TIM2RST` writer - TIM2 reset"],["TIM3RST_W","Field `TIM3RST` writer - TIM3 reset"],["TIM4RST_W","Field `TIM4RST` writer - TIM4 reset"],["TIM5RST_W","Field `TIM5RST` writer - TIM5 reset"],["USART2RST_W","Field `USART2RST` writer - USART 2 reset"],["W","Register `APB1RSTR` writer"],["WWDGRST_W","Field `WWDGRST` writer - Window watchdog reset"]],"type":[["I2C1RST_A","I2C 1 reset"],["I2C1RST_R","Field `I2C1RST` reader - I2C 1 reset"],["I2C2RST_A","I2C 2 reset"],["I2C2RST_R","Field `I2C2RST` reader - I2C 2 reset"],["I2C3RST_A","I2C3 reset"],["I2C3RST_R","Field `I2C3RST` reader - I2C3 reset"],["PWRRST_A","Power interface reset"],["PWRRST_R","Field `PWRRST` reader - Power interface reset"],["SPI2RST_A","SPI 2 reset"],["SPI2RST_R","Field `SPI2RST` reader - SPI 2 reset"],["SPI3RST_A","SPI 3 reset"],["SPI3RST_R","Field `SPI3RST` reader - SPI 3 reset"],["TIM3RST_A","TIM3 reset"],["TIM3RST_R","Field `TIM3RST` reader - TIM3 reset"],["TIM4RST_A","TIM4 reset"],["TIM4RST_R","Field `TIM4RST` reader - TIM4 reset"],["TIM5RST_A","TIM5 reset"],["TIM5RST_R","Field `TIM5RST` reader - TIM5 reset"],["USART2RST_A","USART 2 reset"],["USART2RST_R","Field `USART2RST` reader - USART 2 reset"],["WWDGRST_A","Window watchdog reset"],["WWDGRST_R","Field `WWDGRST` reader - Window watchdog reset"]]});