#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020bd2d5c7b0 .scope module, "control_unit_tb" "control_unit_tb" 2 16;
 .timescale -9 -12;
v0000020bd2d1b710_0 .net "ALUOp", 5 0, v0000020bd2d6b500_0;  1 drivers
v0000020bd2d1b7b0_0 .net "ALUSrc", 0 0, v0000020bd2cf2920_0;  1 drivers
v0000020bd2d16010_0 .net "MemRead", 0 0, v0000020bd2d16470_0;  1 drivers
v0000020bd2d160b0_0 .net "MemToReg", 0 0, v0000020bd2d2c8a0_0;  1 drivers
v0000020bd2dbee00_0 .net "MemWrite", 0 0, v0000020bd2d69eb0_0;  1 drivers
v0000020bd2dbe860_0 .net "RegDst", 0 0, v0000020bd2d69f50_0;  1 drivers
v0000020bd2dbea40_0 .net "RegWrite", 0 0, v0000020bd2d54660_0;  1 drivers
v0000020bd2dbe540_0 .var/i "errors", 31 0;
v0000020bd2dbe4a0_0 .var "instruction", 31 0;
v0000020bd2dbecc0_0 .var/i "test_num", 31 0;
S_0000020bd2d53790 .scope module, "uut" "control_unit" 2 31, 3 15 0, S_0000020bd2d5c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 6 "ALUOp";
P_0000020bd2d2c510 .param/l "ALU_ADD" 1 3 45, C4<100000>;
P_0000020bd2d2c548 .param/l "ALU_AND" 1 3 47, C4<100100>;
P_0000020bd2d2c580 .param/l "ALU_NOR" 1 3 50, C4<100111>;
P_0000020bd2d2c5b8 .param/l "ALU_OR" 1 3 48, C4<100101>;
P_0000020bd2d2c5f0 .param/l "ALU_SUB" 1 3 46, C4<100010>;
P_0000020bd2d2c628 .param/l "ALU_XOR" 1 3 49, C4<100110>;
P_0000020bd2d2c660 .param/l "FUNCT_ADD" 1 3 37, C4<100000>;
P_0000020bd2d2c698 .param/l "FUNCT_AND" 1 3 39, C4<100100>;
P_0000020bd2d2c6d0 .param/l "FUNCT_NOR" 1 3 42, C4<100111>;
P_0000020bd2d2c708 .param/l "FUNCT_OR" 1 3 40, C4<100101>;
P_0000020bd2d2c740 .param/l "FUNCT_SUB" 1 3 38, C4<100010>;
P_0000020bd2d2c778 .param/l "FUNCT_XOR" 1 3 41, C4<100110>;
P_0000020bd2d2c7b0 .param/l "OP_ADDI" 1 3 32, C4<001000>;
P_0000020bd2d2c7e8 .param/l "OP_LW" 1 3 33, C4<100011>;
P_0000020bd2d2c820 .param/l "OP_RTYPE" 1 3 31, C4<000000>;
P_0000020bd2d2c858 .param/l "OP_SW" 1 3 34, C4<101011>;
v0000020bd2d6b500_0 .var "ALUOp", 5 0;
v0000020bd2cf2920_0 .var "ALUSrc", 0 0;
v0000020bd2d16470_0 .var "MemRead", 0 0;
v0000020bd2d2c8a0_0 .var "MemToReg", 0 0;
v0000020bd2d69eb0_0 .var "MemWrite", 0 0;
v0000020bd2d69f50_0 .var "RegDst", 0 0;
v0000020bd2d54660_0 .var "RegWrite", 0 0;
v0000020bd2d54700_0 .net "funct", 5 0, L_0000020bd2dbe680;  1 drivers
v0000020bd2d547a0_0 .net "instruction", 31 0, v0000020bd2dbe4a0_0;  1 drivers
v0000020bd2d1b670_0 .net "opcode", 5 0, L_0000020bd2dbe900;  1 drivers
E_0000020bd2d65460 .event anyedge, v0000020bd2d1b670_0, v0000020bd2d54700_0;
L_0000020bd2dbe900 .part v0000020bd2dbe4a0_0, 26, 6;
L_0000020bd2dbe680 .part v0000020bd2dbe4a0_0, 0, 6;
    .scope S_0000020bd2d53790;
T_0 ;
    %wait E_0000020bd2d65460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d54660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2cf2920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d16470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d2c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000020bd2d6b500_0, 0, 6;
    %load/vec4 v0000020bd2d1b670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d54660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2cf2920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d16470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d2c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000020bd2d6b500_0, 0, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d54660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d69f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2cf2920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d2c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d16470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69eb0_0, 0, 1;
    %load/vec4 v0000020bd2d54700_0;
    %store/vec4 v0000020bd2d6b500_0, 0, 6;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d54660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2cf2920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d2c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d16470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69eb0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000020bd2d6b500_0, 0, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d54660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2cf2920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d2c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d16470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d69eb0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000020bd2d6b500_0, 0, 6;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d54660_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000020bd2d69f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2cf2920_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000020bd2d2c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020bd2d16470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020bd2d69eb0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000020bd2d6b500_0, 0, 6;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020bd2d5c7b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %vpi_call 2 52 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 53 "$display", "Control Unit Testbench" {0 0 0};
    %vpi_call 2 54 "$display", "========================================" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 66 "$display", "\012--- Test %0d: ADD $t0, $t1, $t2 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 19546144, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 70 "$display", "Expected -> RegWrite=1 RegDst=1 ALUSrc=0 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100000" {0 0 0};
    %vpi_call 2 71 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.7;
    %jmp/1 T_1.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.6;
    %jmp/1 T_1.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.5;
    %jmp/1 T_1.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.4;
    %jmp/1 T_1.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.3;
    %jmp/1 T_1.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 32, 0, 6;
    %flag_or 6, 8;
T_1.2;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 75 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 78 "$display", "PASS" {0 0 0};
T_1.1 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 84 "$display", "\012--- Test %0d: SUB $s0, $s1, $s2 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 36864034, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 88 "$display", "Expected -> RegWrite=1 RegDst=1 ALUSrc=0 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100010" {0 0 0};
    %vpi_call 2 89 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.15, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.15;
    %jmp/1 T_1.14, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.14;
    %jmp/1 T_1.13, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.13;
    %jmp/1 T_1.12, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.12;
    %jmp/1 T_1.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.11;
    %jmp/1 T_1.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 34, 0, 6;
    %flag_or 6, 8;
T_1.10;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 93 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 96 "$display", "PASS" {0 0 0};
T_1.9 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 102 "$display", "\012--- Test %0d: AND $a0, $a1, $a2 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 10887204, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 105 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 106 "$display", "Expected -> RegWrite=1 RegDst=1 ALUSrc=0 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100100" {0 0 0};
    %vpi_call 2 107 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.23, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.23;
    %jmp/1 T_1.22, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.22;
    %jmp/1 T_1.21, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.21;
    %jmp/1 T_1.20, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.20;
    %jmp/1 T_1.19, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.19;
    %jmp/1 T_1.18, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 36, 0, 6;
    %flag_or 6, 8;
T_1.18;
    %jmp/0xz  T_1.16, 6;
    %vpi_call 2 111 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.17;
T_1.16 ;
    %vpi_call 2 114 "$display", "PASS" {0 0 0};
T_1.17 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 120 "$display", "\012--- Test %0d: OR $v0, $v1, $a0 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 6557733, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 123 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 124 "$display", "Expected -> RegWrite=1 RegDst=1 ALUSrc=0 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100101" {0 0 0};
    %vpi_call 2 125 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.31;
    %jmp/1 T_1.30, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.30;
    %jmp/1 T_1.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.29;
    %jmp/1 T_1.28, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.28;
    %jmp/1 T_1.27, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.27;
    %jmp/1 T_1.26, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 37, 0, 6;
    %flag_or 6, 8;
T_1.26;
    %jmp/0xz  T_1.24, 6;
    %vpi_call 2 129 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 132 "$display", "PASS" {0 0 0};
T_1.25 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 138 "$display", "\012--- Test %0d: XOR $t3, $t4, $t5 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 26040358, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 141 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 142 "$display", "Expected -> RegWrite=1 RegDst=1 ALUSrc=0 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100110" {0 0 0};
    %vpi_call 2 143 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.39, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.39;
    %jmp/1 T_1.38, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.38;
    %jmp/1 T_1.37, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.37;
    %jmp/1 T_1.36, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.36;
    %jmp/1 T_1.35, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.35;
    %jmp/1 T_1.34, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 38, 0, 6;
    %flag_or 6, 8;
T_1.34;
    %jmp/0xz  T_1.32, 6;
    %vpi_call 2 147 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.33;
T_1.32 ;
    %vpi_call 2 150 "$display", "PASS" {0 0 0};
T_1.33 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 156 "$display", "\012--- Test %0d: NOR $t6, $t7, $t8 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 32534567, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 159 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 160 "$display", "Expected -> RegWrite=1 RegDst=1 ALUSrc=0 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100111" {0 0 0};
    %vpi_call 2 161 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.47, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.47;
    %jmp/1 T_1.46, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.46;
    %jmp/1 T_1.45, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.45;
    %jmp/1 T_1.44, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.44;
    %jmp/1 T_1.43, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.43;
    %jmp/1 T_1.42, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 39, 0, 6;
    %flag_or 6, 8;
T_1.42;
    %jmp/0xz  T_1.40, 6;
    %vpi_call 2 165 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.41;
T_1.40 ;
    %vpi_call 2 168 "$display", "PASS" {0 0 0};
T_1.41 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 179 "$display", "\012--- Test %0d: ADDI $t0, $t1, 100 ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 556269668, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 182 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 183 "$display", "Expected -> RegWrite=1 RegDst=0 ALUSrc=1 MemRead=0 MemWrite=0 MemToReg=0 ALUOp=100000" {0 0 0};
    %vpi_call 2 184 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.55, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.55;
    %jmp/1 T_1.54, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.54;
    %jmp/1 T_1.53, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.53;
    %jmp/1 T_1.52, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.52;
    %jmp/1 T_1.51, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.51;
    %jmp/1 T_1.50, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 32, 0, 6;
    %flag_or 6, 8;
T_1.50;
    %jmp/0xz  T_1.48, 6;
    %vpi_call 2 188 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.49;
T_1.48 ;
    %vpi_call 2 191 "$display", "PASS" {0 0 0};
T_1.49 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 197 "$display", "\012--- Test %0d: LW $t0, 8($sp) ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 2410151944, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 200 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 201 "$display", "Expected -> RegWrite=1 RegDst=0 ALUSrc=1 MemRead=1 MemWrite=0 MemToReg=1 ALUOp=100000" {0 0 0};
    %vpi_call 2 202 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_1.63, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbe860_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.63;
    %jmp/1 T_1.62, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.62;
    %jmp/1 T_1.61, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.61;
    %jmp/1 T_1.60, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.60;
    %jmp/1 T_1.59, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d160b0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.59;
    %jmp/1 T_1.58, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 32, 0, 6;
    %flag_or 6, 8;
T_1.58;
    %jmp/0xz  T_1.56, 6;
    %vpi_call 2 206 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.57;
T_1.56 ;
    %vpi_call 2 209 "$display", "PASS" {0 0 0};
T_1.57 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %vpi_call 2 215 "$display", "\012--- Test %0d: SW $t1, 12($sp) ---", v0000020bd2dbecc0_0 {0 0 0};
    %pushi/vec4 2947088396, 0, 32;
    %store/vec4 v0000020bd2dbe4a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 218 "$display", "Instruction: 0x%h", v0000020bd2dbe4a0_0 {0 0 0};
    %vpi_call 2 219 "$display", "Expected -> RegWrite=0 RegDst=X ALUSrc=1 MemRead=0 MemWrite=1 MemToReg=X ALUOp=100000" {0 0 0};
    %vpi_call 2 220 "$display", "Got      -> RegWrite=%b RegDst=%b ALUSrc=%b MemRead=%b MemWrite=%b MemToReg=%b ALUOp=%b", v0000020bd2dbea40_0, v0000020bd2dbe860_0, v0000020bd2d1b7b0_0, v0000020bd2d16010_0, v0000020bd2dbee00_0, v0000020bd2d160b0_0, v0000020bd2d1b710_0 {0 0 0};
    %load/vec4 v0000020bd2dbea40_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_1.69, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b7b0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.69;
    %jmp/1 T_1.68, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d16010_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_1.68;
    %jmp/1 T_1.67, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2dbee00_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_1.67;
    %jmp/1 T_1.66, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020bd2d1b710_0;
    %cmpi/ne 32, 0, 6;
    %flag_or 6, 8;
T_1.66;
    %jmp/0xz  T_1.64, 6;
    %vpi_call 2 225 "$display", "*** ERROR: Mismatch detected! ***" {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbe540_0, 0, 32;
    %jmp T_1.65;
T_1.64 ;
    %vpi_call 2 228 "$display", "PASS" {0 0 0};
T_1.65 ;
    %load/vec4 v0000020bd2dbecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020bd2dbecc0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 236 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 237 "$display", "Test Summary" {0 0 0};
    %vpi_call 2 238 "$display", "========================================" {0 0 0};
    %load/vec4 v0000020bd2dbecc0_0;
    %subi 1, 0, 32;
    %vpi_call 2 239 "$display", "Total Tests: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 240 "$display", "Errors: %0d", v0000020bd2dbe540_0 {0 0 0};
    %load/vec4 v0000020bd2dbe540_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.70, 4;
    %vpi_call 2 242 "$display", "*** ALL TESTS PASSED! ***" {0 0 0};
    %jmp T_1.71;
T_1.70 ;
    %vpi_call 2 244 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
T_1.71 ;
    %vpi_call 2 246 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_unit_tb.v";
    "control_unit.v";
