<profile>

<section name = "Vivado HLS Report for 'sc_FIFO_DCT'" level="0">
<item name = "Date">Tue Jan 17 18:16:33 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">DCT_base</item>
<item name = "Solution">DCT</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35ticpg236-1l</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.62, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 7584, 1, 7585, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sc_FIFO_DCT_data_out_fu_160">sc_FIFO_DCT_data_out, 134, 134, 134, 134, none</column>
<column name="grp_sc_FIFO_DCT_DCT_fu_192">sc_FIFO_DCT_DCT, 7583, 7583, 7583, 7583, none</column>
<column name="grp_sc_FIFO_DCT_buffering_fu_228">sc_FIFO_DCT_buffering, 5, 6, 5, 6, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
