

================================================================
== Vivado HLS Report for 'mvprod_layer_2'
================================================================
* Date:           Sat Oct 26 22:26:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.040|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  267|  268|  260|  260| loop rewind(delay=4 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outer_inner  |  267|  267|         9|          1|          1|   260|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 11 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = phi i1 [ false, %0 ], [ %tmp_s, %._crit_edge47 ], [ false, %2 ]" [../src/mlp.cpp:100]   --->   Operation 12 'phi' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n4 = phi i5 [ 0, %0 ], [ %n, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 13 'phi' 'n4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m2 = phi i4 [ 0, %0 ], [ %m_mid2, %._crit_edge47 ], [ 0, %2 ]" [../src/mlp.cpp:100]   --->   Operation 14 'phi' 'm2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 15 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%m = add i4 %m2, 1" [../src/mlp.cpp:98]   --->   Operation 16 'add' 'm' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%n_mid2 = select i1 %tmp_7, i5 0, i5 %n4" [../src/mlp.cpp:100]   --->   Operation 17 'select' 'n_mid2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.51ns)   --->   "%m_mid2 = select i1 %tmp_7, i4 %m, i4 %m2" [../src/mlp.cpp:100]   --->   Operation 18 'select' 'm_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %m_mid2 to i9" [../src/mlp.cpp:105]   --->   Operation 19 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (1.02ns)   --->   "%tmp = mul i9 %tmp_3_cast, 26" [../src/mlp.cpp:105]   --->   Operation 20 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten1, 1"   --->   Operation 21 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.10ns)   --->   "%n = add i5 %n_mid2, 1" [../src/mlp.cpp:100]   --->   Operation 22 'add' 'n' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%tmp_s = icmp eq i5 %n, -6" [../src/mlp.cpp:100]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten1, -253"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %.reset" [../src/mlp.cpp:112]   --->   Operation 25 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 26 [2/3] (1.02ns)   --->   "%tmp = mul i9 %tmp_3_cast, 26" [../src/mlp.cpp:105]   --->   Operation 26 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i5 %n_mid2 to i9" [../src/mlp.cpp:105]   --->   Operation 27 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/3] (0.00ns)   --->   "%tmp = mul i9 %tmp_3_cast, 26" [../src/mlp.cpp:105]   --->   Operation 28 'mul' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (2.70ns)   --->   "%tmp_8 = add i9 %tmp_2_cast, %tmp" [../src/mlp.cpp:105]   --->   Operation 29 'add' 'tmp_8' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 30 [1/1] (0.88ns)   --->   "%tmp_1 = icmp eq i5 %n_mid2, 0" [../src/mlp.cpp:102]   --->   Operation 30 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %n_mid2 to i64" [../src/mlp.cpp:105]   --->   Operation 31 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i9 %tmp_8 to i64" [../src/mlp.cpp:105]   --->   Operation 32 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%matrix_V_addr = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_11_cast" [../src/mlp.cpp:105]   --->   Operation 33 'getelementptr' 'matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [26 x i18]* %input_V, i64 0, i64 %tmp_2" [../src/mlp.cpp:105]   --->   Operation 34 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.14ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 35 'load' 'input_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 36 [2/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 36 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 37 [1/1] (0.88ns)   --->   "%tmp_6 = icmp eq i5 %n_mid2, -7" [../src/mlp.cpp:107]   --->   Operation 37 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %1, label %._crit_edge47" [../src/mlp.cpp:107]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 39 [1/2] (1.14ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 39 'load' 'input_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_6 : Operation 40 [1/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 40 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %input_V_load to i36" [../src/mlp.cpp:105]   --->   Operation 41 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %matrix_V_load to i36" [../src/mlp.cpp:105]   --->   Operation 42 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [3/3] (3.04ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:105]   --->   Operation 43 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.04>
ST_8 : Operation 44 [2/3] (3.04ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:105]   --->   Operation 44 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 45 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:105]   --->   Operation 45 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.71>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%acc_s = phi i18 [ 0, %0 ], [ %acc_V, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 46 'phi' 'acc_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @outer_inner_str)"   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [../src/mlp.cpp:101]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [../src/mlp.cpp:101]   --->   Operation 49 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../src/mlp.cpp:102]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %m_mid2 to i64" [../src/mlp.cpp:105]   --->   Operation 51 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = select i1 %tmp_1, i18 0, i18 %acc_s" [../src/mlp.cpp:102]   --->   Operation 52 'select' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_4 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_10, i17 0)" [../src/mlp.cpp:105]   --->   Operation 53 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_29_cast = zext i35 %tmp_4 to i37" [../src/mlp.cpp:105]   --->   Operation 54 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_5 = zext i36 %p_Val2_s to i37" [../src/mlp.cpp:105]   --->   Operation 55 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.56ns) (out node of the LUT)   --->   "%p_Val2_5 = add nsw i37 %tmp_5, %tmp_29_cast" [../src/mlp.cpp:105]   --->   Operation 56 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%acc_V = call i18 @_ssdm_op_PartSelect.i18.i37.i32.i32(i37 %p_Val2_5, i32 17, i32 34)" [../src/mlp.cpp:105]   --->   Operation 57 'partselect' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 260, i64 260, i64 260)"   --->   Operation 58 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [10 x i18]* %result_V, i64 0, i64 %tmp_3" [../src/mlp.cpp:108]   --->   Operation 59 'getelementptr' 'result_V_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (1.14ns)   --->   "store i18 %acc_V, i18* %result_V_addr, align 4" [../src/mlp.cpp:108]   --->   Operation 60 'store' <Predicate = (tmp_6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge47" [../src/mlp.cpp:108]   --->   Operation 61 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_9)" [../src/mlp.cpp:109]   --->   Operation 62 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/mlp.cpp:112]   --->   Operation 64 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (br               ) [ 01111111111]
tmp_7               (phi              ) [ 00100000000]
n4                  (phi              ) [ 00100000000]
m2                  (phi              ) [ 00100000000]
indvar_flatten1     (phi              ) [ 00100000000]
m                   (add              ) [ 00000000000]
n_mid2              (select           ) [ 00111100000]
m_mid2              (select           ) [ 01111111111]
tmp_3_cast          (zext             ) [ 00111000000]
indvar_flatten_next (add              ) [ 01111111111]
n                   (add              ) [ 01111111111]
tmp_s               (icmp             ) [ 01111111111]
exitcond_flatten    (icmp             ) [ 00111111111]
StgValue_25         (br               ) [ 01111111111]
tmp_2_cast          (zext             ) [ 00000000000]
tmp                 (mul              ) [ 00000000000]
tmp_8               (add              ) [ 00100100000]
tmp_1               (icmp             ) [ 00100011111]
tmp_2               (zext             ) [ 00000000000]
tmp_11_cast         (zext             ) [ 00000000000]
matrix_V_addr       (getelementptr    ) [ 00100010000]
input_V_addr        (getelementptr    ) [ 00100010000]
tmp_6               (icmp             ) [ 00100011111]
StgValue_38         (br               ) [ 00000000000]
input_V_load        (load             ) [ 00100001000]
matrix_V_load       (load             ) [ 00100001000]
OP1_V               (sext             ) [ 00100000110]
OP2_V               (sext             ) [ 00100000110]
p_Val2_s            (mul              ) [ 00100000001]
acc_s               (phi              ) [ 00111111111]
StgValue_47         (specloopname     ) [ 00000000000]
StgValue_48         (specloopname     ) [ 00000000000]
tmp_9               (specregionbegin  ) [ 00000000000]
StgValue_50         (specpipeline     ) [ 00000000000]
tmp_3               (zext             ) [ 00000000000]
tmp_10              (select           ) [ 00000000000]
tmp_4               (bitconcatenate   ) [ 00000000000]
tmp_29_cast         (zext             ) [ 00000000000]
tmp_5               (zext             ) [ 00000000000]
p_Val2_5            (add              ) [ 00000000000]
acc_V               (partselect       ) [ 01111111111]
empty_18            (speclooptripcount) [ 00000000000]
result_V_addr       (getelementptr    ) [ 00000000000]
StgValue_60         (store            ) [ 00000000000]
StgValue_61         (br               ) [ 00000000000]
empty               (specregionend    ) [ 00000000000]
StgValue_63         (br               ) [ 01111111111]
StgValue_64         (return           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outer_inner_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="matrix_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_V_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_V_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="18" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matrix_V_load/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="result_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_60_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="18" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/10 "/>
</bind>
</comp>

<comp id="105" class="1005" name="tmp_7_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_7_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="4" bw="1" slack="0"/>
<pin id="115" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="n4_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="1"/>
<pin id="121" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n4 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="n4_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="4" bw="1" slack="0"/>
<pin id="129" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n4/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="m2_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m2 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="m2_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="4" bw="1" slack="0"/>
<pin id="143" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m2/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="0"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="acc_s_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="8"/>
<pin id="163" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opset="acc_s (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="acc_s_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="9"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="18" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="1" slack="8"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_s/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="m_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="n_mid2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="m_mid2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_3_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten_next_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="n_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_flatten_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_2_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="2"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="3"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="3"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_11_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="3"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="OP1_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="1"/>
<pin id="248" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="OP2_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="1"/>
<pin id="251" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="8"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_10_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="5"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="18" slack="0"/>
<pin id="260" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="35" slack="0"/>
<pin id="265" dir="0" index="1" bw="18" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_29_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="35" slack="0"/>
<pin id="273" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="36" slack="1"/>
<pin id="277" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Val2_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="36" slack="0"/>
<pin id="280" dir="0" index="1" bw="35" slack="0"/>
<pin id="281" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="acc_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="0"/>
<pin id="286" dir="0" index="1" bw="37" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_V/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="StgValue_64_fu_295">
<pin_list>
<pin id="296" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_64/10 "/>
</bind>
</comp>

<comp id="297" class="1007" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp/2 tmp_8/4 "/>
</bind>
</comp>

<comp id="305" class="1007" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="18" slack="0"/>
<pin id="308" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="n_mid2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="2"/>
<pin id="313" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="m_mid2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="m_mid2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_3_cast_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="330" class="1005" name="indvar_flatten_next_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="335" class="1005" name="n_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_s_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="345" class="1005" name="exitcond_flatten_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_8_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="5"/>
<pin id="356" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="matrix_V_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="1"/>
<pin id="361" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="matrix_V_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="input_V_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_6_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="5"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="373" class="1005" name="input_V_load_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="18" slack="1"/>
<pin id="375" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="378" class="1005" name="matrix_V_load_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="1"/>
<pin id="380" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="matrix_V_load "/>
</bind>
</comp>

<comp id="383" class="1005" name="OP1_V_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="36" slack="1"/>
<pin id="385" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="388" class="1005" name="OP2_V_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="36" slack="1"/>
<pin id="390" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_Val2_s_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="36" slack="1"/>
<pin id="395" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="398" class="1005" name="acc_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="18" slack="0"/>
<pin id="400" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="66" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="123" pin=4"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="179"><net_src comp="137" pin="6"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="109" pin="6"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="123" pin="6"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="109" pin="6"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="137" pin="6"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="151" pin="6"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="181" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="151" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="165" pin="6"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="294"><net_src comp="284" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="302"><net_src comp="197" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="225" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="249" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="246" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="181" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="322"><net_src comp="189" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="328"><net_src comp="197" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="333"><net_src comp="201" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="338"><net_src comp="207" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="343"><net_src comp="213" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="348"><net_src comp="219" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="297" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="357"><net_src comp="228" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="362"><net_src comp="66" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="367"><net_src comp="73" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="372"><net_src comp="241" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="80" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="381"><net_src comp="86" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="386"><net_src comp="246" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="391"><net_src comp="249" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="396"><net_src comp="305" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="401"><net_src comp="284" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V | {10 }
 - Input state : 
	Port: mvprod_layer_2 : matrix_V | {5 6 }
	Port: mvprod_layer_2 : input_V | {5 6 }
  - Chain level:
	State 1
	State 2
		m : 1
		n_mid2 : 1
		m_mid2 : 2
		tmp_3_cast : 3
		tmp : 4
		indvar_flatten_next : 1
		n : 2
		tmp_s : 3
		exitcond_flatten : 1
	State 3
	State 4
		tmp_8 : 1
	State 5
		matrix_V_addr : 1
		input_V_addr : 1
		input_V_load : 2
		matrix_V_load : 2
		StgValue_38 : 1
	State 6
	State 7
		p_Val2_s : 1
	State 8
	State 9
	State 10
		tmp_10 : 1
		tmp_4 : 2
		tmp_29_cast : 3
		p_Val2_5 : 4
		acc_V : 5
		result_V_addr : 1
		StgValue_60 : 6
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          m_fu_175          |    0    |    0    |    13   |
|    add   | indvar_flatten_next_fu_201 |    0    |    0    |    16   |
|          |          n_fu_207          |    0    |    0    |    15   |
|          |       p_Val2_5_fu_278      |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_213        |    0    |    0    |    11   |
|   icmp   |   exitcond_flatten_fu_219  |    0    |    0    |    13   |
|          |        tmp_1_fu_228        |    0    |    0    |    11   |
|          |        tmp_6_fu_241        |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |        n_mid2_fu_181       |    0    |    0    |    5    |
|  select  |        m_mid2_fu_189       |    0    |    0    |    4    |
|          |        tmp_10_fu_256       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_297         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_305         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_3_cast_fu_197     |    0    |    0    |    0    |
|          |      tmp_2_cast_fu_225     |    0    |    0    |    0    |
|          |        tmp_2_fu_233        |    0    |    0    |    0    |
|   zext   |     tmp_11_cast_fu_237     |    0    |    0    |    0    |
|          |        tmp_3_fu_252        |    0    |    0    |    0    |
|          |     tmp_29_cast_fu_271     |    0    |    0    |    0    |
|          |        tmp_5_fu_275        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |        OP1_V_fu_246        |    0    |    0    |    0    |
|          |        OP2_V_fu_249        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_4_fu_263        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        acc_V_fu_284        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |     StgValue_64_fu_295     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |    0    |   160   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       OP1_V_reg_383       |   36   |
|       OP2_V_reg_388       |   36   |
|       acc_V_reg_398       |   18   |
|       acc_s_reg_161       |   18   |
|  exitcond_flatten_reg_345 |    1   |
|  indvar_flatten1_reg_147  |    9   |
|indvar_flatten_next_reg_330|    9   |
|    input_V_addr_reg_364   |    5   |
|    input_V_load_reg_373   |   18   |
|         m2_reg_133        |    4   |
|       m_mid2_reg_319      |    4   |
|   matrix_V_addr_reg_359   |    9   |
|   matrix_V_load_reg_378   |   18   |
|         n4_reg_119        |    5   |
|       n_mid2_reg_311      |    5   |
|         n_reg_335         |    5   |
|      p_Val2_s_reg_393     |   36   |
|       tmp_1_reg_354       |    1   |
|     tmp_3_cast_reg_325    |    9   |
|       tmp_6_reg_369       |    1   |
|       tmp_7_reg_105       |    1   |
|       tmp_8_reg_349       |    9   |
|       tmp_s_reg_340       |    1   |
+---------------------------+--------+
|           Total           |   258  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_297    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_305    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_305    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   108  ||   4.36  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   258  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   258  |   205  |
+-----------+--------+--------+--------+--------+
