Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Sep 24 23:07:10 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_35t_timing_summary_routed.rpt -pb hello_world_arty_a7_35t_timing_summary_routed.pb -rpx hello_world_arty_a7_35t_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7_35t
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.899        0.000                      0                 4553        0.069        0.000                      0                 4553        4.500        0.000                       0                  1550  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.899        0.000                      0                 4552        0.069        0.000                      0                 4552        9.500        0.000                       0                  1548  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 5.868ns (32.225%)  route 12.341ns (67.775%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 r  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 r  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 f  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 f  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 f  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.616    24.212    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X10Y102        LUT5 (Prop_lut5_I2_O)        0.318    24.530 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.634    25.164    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.328    25.492 r  riscv_steel_core_instance/ram_reg_0_i_3/O
                         net (fo=4, routed)           0.903    26.395    ram_memory_axi4_lite_instance/ADDRARDADDR[9]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.395    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.176ns  (logic 5.868ns (32.284%)  route 12.308ns (67.716%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 r  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 r  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 f  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 f  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 f  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.616    24.212    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X10Y102        LUT5 (Prop_lut5_I2_O)        0.318    24.530 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.602    25.132    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.328    25.460 r  riscv_steel_core_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           0.902    26.361    ram_memory_axi4_lite_instance/ADDRARDADDR[4]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.361    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.134ns  (logic 5.868ns (32.359%)  route 12.266ns (67.641%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 r  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 r  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 f  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 f  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 f  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.616    24.212    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X10Y102        LUT5 (Prop_lut5_I2_O)        0.318    24.530 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.566    25.095    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.328    25.423 r  riscv_steel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           0.896    26.319    ram_memory_axi4_lite_instance/ADDRARDADDR[0]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.012ns  (logic 5.672ns (31.490%)  route 12.340ns (68.510%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 f  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 f  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 r  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 r  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 r  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.484    24.080    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.406 r  riscv_steel_core_instance/ram_reg_0_i_30/O
                         net (fo=11, routed)          0.907    25.313    riscv_steel_core_instance/ram_reg_0_i_30_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I1_O)        0.124    25.437 r  riscv_steel_core_instance/ram_reg_0_i_10/O
                         net (fo=4, routed)           0.760    26.197    ram_memory_axi4_lite_instance/ADDRARDADDR[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.197    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 5.672ns (31.499%)  route 12.335ns (68.501%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 f  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 f  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 r  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 r  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 r  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.484    24.080    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.406 r  riscv_steel_core_instance/ram_reg_0_i_30/O
                         net (fo=11, routed)          0.897    25.303    riscv_steel_core_instance/ram_reg_0_i_30_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I1_O)        0.124    25.427 r  riscv_steel_core_instance/ram_reg_0_i_7/O
                         net (fo=4, routed)           0.765    26.192    ram_memory_axi4_lite_instance/ADDRARDADDR[5]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.192    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 5.868ns (32.154%)  route 12.382ns (67.846%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 27.583 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 r  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 r  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 f  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 f  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 f  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.616    24.212    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X10Y102        LUT5 (Prop_lut5_I2_O)        0.318    24.530 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.634    25.164    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.328    25.492 r  riscv_steel_core_instance/ram_reg_0_i_3/O
                         net (fo=4, routed)           0.943    26.435    ram_memory_axi4_lite_instance/ADDRARDADDR[9]
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.653    27.583    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.575    28.158    
                         clock uncertainty           -0.035    28.123    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    27.557    ram_memory_axi4_lite_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.557    
                         arrival time                         -26.435    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.984ns  (logic 5.868ns (32.628%)  route 12.116ns (67.372%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 r  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 r  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 f  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 f  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 f  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.616    24.212    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X10Y102        LUT5 (Prop_lut5_I2_O)        0.318    24.530 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.403    24.933    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I4_O)        0.328    25.261 r  riscv_steel_core_instance/ram_reg_0_i_9/O
                         net (fo=4, routed)           0.909    26.169    ram_memory_axi4_lite_instance/ADDRARDADDR[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.227ns  (logic 5.672ns (31.118%)  route 12.555ns (68.882%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 27.583 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 f  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 f  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 r  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 r  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 r  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.484    24.080    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.406 r  riscv_steel_core_instance/ram_reg_0_i_30/O
                         net (fo=11, routed)          0.907    25.313    riscv_steel_core_instance/ram_reg_0_i_30_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I1_O)        0.124    25.437 r  riscv_steel_core_instance/ram_reg_0_i_10/O
                         net (fo=4, routed)           0.975    26.412    ram_memory_axi4_lite_instance/ADDRARDADDR[2]
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.653    27.583    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.575    28.158    
                         clock uncertainty           -0.035    28.123    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    27.557    ram_memory_axi4_lite_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.557    
                         arrival time                         -26.412    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.960ns  (logic 5.672ns (31.582%)  route 12.288ns (68.418%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 f  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 f  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 r  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 r  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 r  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.484    24.080    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.406 r  riscv_steel_core_instance/ram_reg_0_i_30/O
                         net (fo=11, routed)          0.847    25.253    riscv_steel_core_instance/ram_reg_0_i_30_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I1_O)        0.124    25.377 r  riscv_steel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.768    26.145    ram_memory_axi4_lite_instance/ADDRARDADDR[8]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.145    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.955ns  (logic 5.672ns (31.590%)  route 12.283ns (68.410%))
  Logic Levels:           16  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.185ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.780     8.185    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.639 r  ram_memory_axi4_lite_instance/ram_reg_2/DOBDO[5]
                         net (fo=2, routed)           1.224    11.863    crossbar_axi4_lite_instance/s_axil_rdata[21]
    SLICE_X16Y113        LUT4 (Prop_lut4_I3_O)        0.152    12.015 r  crossbar_axi4_lite_instance/prev_instruction[21]_i_2/O
                         net (fo=5, routed)           1.179    13.194    riscv_steel_core_instance/m_axil_rdata[21]
    SLICE_X24Y113        LUT6 (Prop_lut6_I0_O)        0.326    13.520 r  riscv_steel_core_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.483    15.003    riscv_steel_core_instance/csr_mscratch[31]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    15.127 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_12/O
                         net (fo=1, routed)           0.000    15.127    riscv_steel_core_instance/prev_mem_write_data[21]_i_12_n_0
    SLICE_X15Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.671    16.043    riscv_steel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.298    16.341 r  riscv_steel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.479    17.819    riscv_steel_core_instance/prev_mem_write_data[21]_i_4_n_0
    SLICE_X18Y115        LUT4 (Prop_lut4_I1_O)        0.124    17.943 r  riscv_steel_core_instance/program_counter[1]_i_42/O
                         net (fo=1, routed)           0.000    17.943    riscv_steel_core_instance/program_counter[1]_i_42_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.341 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.341    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  riscv_steel_core_instance/program_counter_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.756    19.211    riscv_steel_core_instance/data4
    SLICE_X16Y114        LUT5 (Prop_lut5_I4_O)        0.124    19.335 f  riscv_steel_core_instance/program_counter[1]_i_12/O
                         net (fo=1, routed)           0.403    19.738    riscv_steel_core_instance/program_counter[1]_i_12_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.862 f  riscv_steel_core_instance/program_counter[1]_i_5/O
                         net (fo=33, routed)          0.843    20.705    riscv_steel_core_instance/take_branch
    SLICE_X16Y107        LUT4 (Prop_lut4_I1_O)        0.124    20.829 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.544    21.373    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124    21.497 r  riscv_steel_core_instance/prev_mem_write_request_i_2/O
                         net (fo=36, routed)          0.619    22.116    riscv_steel_core_instance/store_request
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.117    22.233 r  riscv_steel_core_instance/prev_mem_write_request_i_1/O
                         net (fo=16, routed)          0.989    23.222    riscv_steel_core_instance/prev_mem_write_request_reg_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.374    23.596 r  riscv_steel_core_instance/write_response_sel[2]_i_2/O
                         net (fo=6, routed)           0.484    24.080    riscv_steel_core_instance/m_axil_awvalid
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.406 r  riscv_steel_core_instance/ram_reg_0_i_30/O
                         net (fo=11, routed)          0.845    25.250    riscv_steel_core_instance/ram_reg_0_i_30_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.124    25.374 r  riscv_steel_core_instance/ram_reg_0_i_11/O
                         net (fo=4, routed)           0.766    26.140    ram_memory_axi4_lite_instance/ADDRARDADDR[1]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.140    
  -------------------------------------------------------------------
                         slack                                  1.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.075 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.075    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.533%)  route 0.185ns (32.467%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.088 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.088    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[6]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.795%)  route 0.185ns (31.205%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.111 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.111    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[5]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.900%)  route 0.185ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.113 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.113    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[7]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.411ns (69.005%)  route 0.185ns (30.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.062 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.062    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.115 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.115    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.424ns (69.667%)  route 0.185ns (30.333%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.062 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.062    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.128 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.128    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[10]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.447ns (70.772%)  route 0.185ns (29.228%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.062 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.062    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.151 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.151    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_6
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[9]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.449ns (70.864%)  route 0.185ns (29.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.062 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.062    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.153 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.153    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_4
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[11]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.451ns (70.955%)  route 0.185ns (29.045%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.594     2.519    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.683 r  uart_axi4_lite_instance/rx_cycle_counter_reg[3]/Q
                         net (fo=3, routed)           0.184     2.867    uart_axi4_lite_instance/rx_cycle_counter_reg[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.021 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.022    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.062 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.062    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.102 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.102    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.155 r  uart_axi4_lite_instance/rx_cycle_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.155    uart_axi4_lite_instance/rx_cycle_counter_reg[12]_i_1_n_7
    SLICE_X2Y102         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.951     3.460    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[12]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.134     3.006    uart_axi4_lite_instance/rx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/prev_mem_write_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/tx_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.646     2.572    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X20Y102        FDRE                                         r  riscv_steel_core_instance/prev_mem_write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  riscv_steel_core_instance/prev_mem_write_data_reg[3]/Q
                         net (fo=2, routed)           0.098     2.811    riscv_steel_core_instance/prev_mem_write_data[3]
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.045     2.856 r  riscv_steel_core_instance/tx_register[4]_i_1/O
                         net (fo=1, routed)           0.000     2.856    uart_axi4_lite_instance/tx_register_reg[8]_0[3]
    SLICE_X21Y102        FDRE                                         r  uart_axi4_lite_instance/tx_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.920     3.429    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X21Y102        FDRE                                         r  uart_axi4_lite_instance/tx_register_reg[4]/C
                         clock pessimism             -0.845     2.585    
    SLICE_X21Y102        FDRE (Hold_fdre_C_D)         0.091     2.676    uart_axi4_lite_instance/tx_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   ram_memory_axi4_lite_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19   ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   ram_memory_axi4_lite_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   ram_memory_axi4_lite_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   ram_memory_axi4_lite_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19   ram_memory_axi4_lite_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y102  crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y102  crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  crossbar_axi4_lite_instance/write_response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  crossbar_axi4_lite_instance/write_response_sel_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y105  crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y102  crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X13Y102  crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  crossbar_axi4_lite_instance/write_response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  crossbar_axi4_lite_instance/write_response_sel_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_axi4_lite_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.331ns  (logic 3.977ns (62.823%)  route 2.354ns (37.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.740     8.146    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X19Y103        FDRE                                         r  uart_axi4_lite_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.456     8.602 r  uart_axi4_lite_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.354    10.955    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.477 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.477    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_axi4_lite_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.363ns (67.225%)  route 0.665ns (32.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.646     2.572    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X19Y103        FDRE                                         r  uart_axi4_lite_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  uart_axi4_lite_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.665     3.378    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.600 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.600    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1850 Endpoints
Min Delay          1850 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.287ns  (logic 2.087ns (16.984%)  route 10.200ns (83.016%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.824    12.163    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I3_O)        0.124    12.287 r  riscv_steel_core_instance/s_axil_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    12.287    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[4]
    SLICE_X3Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.188ns  (logic 2.087ns (17.122%)  route 10.101ns (82.878%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.724    12.064    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124    12.188 r  riscv_steel_core_instance/s_axil_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    12.188    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[3]
    SLICE_X2Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.119ns  (logic 2.087ns (17.219%)  route 10.032ns (82.781%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.656    11.995    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.124    12.119 r  riscv_steel_core_instance/s_axil_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    12.119    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[6]
    SLICE_X2Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.683     7.613    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.116ns  (logic 2.087ns (17.223%)  route 10.029ns (82.777%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.653    11.992    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.124    12.116 r  riscv_steel_core_instance/s_axil_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    12.116    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[1]
    SLICE_X2Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.683     7.613    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.100ns  (logic 2.087ns (17.247%)  route 10.013ns (82.753%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.636    11.976    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I3_O)        0.124    12.100 r  riscv_steel_core_instance/s_axil_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    12.100    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[2]
    SLICE_X3Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.097ns  (logic 2.087ns (17.251%)  route 10.010ns (82.749%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.633    11.973    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124    12.097 r  riscv_steel_core_instance/s_axil_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000    12.097    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[7]
    SLICE_X2Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X2Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.084ns  (logic 2.087ns (17.269%)  route 9.997ns (82.731%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           1.054    11.215    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.339 r  riscv_steel_core_instance/s_axil_rdata[7]_i_10/O
                         net (fo=7, routed)           0.621    11.960    riscv_steel_core_instance/s_axil_rdata[7]_i_10_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I3_O)        0.124    12.084 r  riscv_steel_core_instance/s_axil_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    12.084    uart_axi4_lite_instance/s_axil_rdata_reg[7]_2[5]
    SLICE_X4Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X4Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/uart_irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.044ns  (logic 2.087ns (17.326%)  route 9.957ns (82.674%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.683    10.038    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  riscv_steel_core_instance/s_axil_rdata[7]_i_26/O
                         net (fo=2, routed)           0.968    11.130    riscv_steel_core_instance/s_axil_rdata[7]_i_26_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.124    11.254 r  riscv_steel_core_instance/s_axil_rdata[0]_i_2/O
                         net (fo=2, routed)           0.667    11.920    riscv_steel_core_instance/s_axil_rdata[0]_i_2_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124    12.044 r  riscv_steel_core_instance/uart_irq_i_1/O
                         net (fo=1, routed)           0.000    12.044    uart_axi4_lite_instance/uart_irq_reg_0
    SLICE_X3Y108         FDRE                                         r  uart_axi4_lite_instance/uart_irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_axi4_lite_instance/uart_irq_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.840ns  (logic 1.963ns (16.578%)  route 9.877ns (83.422%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.819    10.174    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  riscv_steel_core_instance/s_axil_rdata[7]_i_5/O
                         net (fo=1, routed)           0.726    11.024    riscv_steel_core_instance/s_axil_rdata[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124    11.148 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.692    11.840    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X4Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X4Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.840ns  (logic 1.963ns (16.578%)  route 9.877ns (83.422%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.941    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        6.166     9.231    riscv_steel_core_instance/SR[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  riscv_steel_core_instance/prev_mem_address[1]_i_1/O
                         net (fo=4, routed)           0.819    10.174    riscv_steel_core_instance/prev_mem_address_reg[4]_0[0]
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  riscv_steel_core_instance/s_axil_rdata[7]_i_5/O
                         net (fo=1, routed)           0.726    11.024    riscv_steel_core_instance/s_axil_rdata[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124    11.148 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.692    11.840    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X4Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X4Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_axi4_lite_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.306ns (33.032%)  route 0.620ns (66.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.620     0.926    uart_axi4_lite_instance/D[0]
    SLICE_X3Y104         FDRE                                         r  uart_axi4_lite_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.950     3.459    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X3Y104         FDRE                                         r  uart_axi4_lite_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/reset_n_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.280ns (28.754%)  route 0.693ns (71.246%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.693     0.928    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT1 (Prop_lut1_I0_O)        0.045     0.973 r  riscv_steel_core_instance/reset_n_reg_i_1/O
                         net (fo=1, routed)           0.000     0.973    riscv_steel_core_instance/reset_n_reg_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  riscv_steel_core_instance/reset_n_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y130         FDRE                                         r  riscv_steel_core_instance/reset_n_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[30][14]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.280ns (26.376%)  route 0.781ns (73.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.160     1.061    riscv_steel_core_instance/SR[0]
    SLICE_X8Y129         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y129         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[31][14]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.280ns (26.376%)  route 0.781ns (73.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.160     1.061    riscv_steel_core_instance/SR[0]
    SLICE_X9Y129         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[31][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y129         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[31][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[13][14]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.280ns (25.998%)  route 0.796ns (74.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.175     1.076    riscv_steel_core_instance/SR[0]
    SLICE_X10Y130        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[13][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y130        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[13][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[13][20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.280ns (25.998%)  route 0.796ns (74.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.175     1.076    riscv_steel_core_instance/SR[0]
    SLICE_X10Y130        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[13][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y130        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[13][20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[1][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.280ns (25.998%)  route 0.796ns (74.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.175     1.076    riscv_steel_core_instance/SR[0]
    SLICE_X11Y130        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[1][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y130        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[1][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[26][14]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.280ns (24.515%)  route 0.862ns (75.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.240     1.141    riscv_steel_core_instance/SR[0]
    SLICE_X9Y130         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[26][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y130         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[26][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[14][14]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.280ns (24.450%)  route 0.865ns (75.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.243     1.144    riscv_steel_core_instance/SR[0]
    SLICE_X8Y128         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y128         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[14][20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.280ns (24.450%)  route 0.865ns (75.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.856    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1545, routed)        0.243     1.144    riscv_steel_core_instance/SR[0]
    SLICE_X8Y128         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y128         FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][20]/C





