#--------------------Physical Constraints-----------------

set_property BOARD_PIN {cellular_ram_dq_0} [get_ports mem_dq_t[0]]

set_property BOARD_PIN {cellular_ram_dq_1} [get_ports mem_dq_t[1]]

set_property BOARD_PIN {cellular_ram_dq_2} [get_ports mem_dq_t[2]]

set_property BOARD_PIN {cellular_ram_dq_3} [get_ports mem_dq_t[3]]

set_property BOARD_PIN {cellular_ram_dq_4} [get_ports mem_dq_t[4]]

set_property BOARD_PIN {cellular_ram_dq_5} [get_ports mem_dq_t[5]]

set_property BOARD_PIN {cellular_ram_dq_6} [get_ports mem_dq_t[6]]

set_property BOARD_PIN {cellular_ram_dq_7} [get_ports mem_dq_t[7]]

set_property BOARD_PIN {cellular_ram_ce_n} [get_ports mem_cen]
set_property BOARD_PIN {cellular_ram_oen} [get_ports mem_oen]
set_property BOARD_PIN {cellular_ram_addr_0} [get_ports mem_a[0]]

set_property BOARD_PIN {cellular_ram_addr_1} [get_ports mem_a[1]]

set_property BOARD_PIN {cellular_ram_addr_2} [get_ports mem_a[2]]

set_property BOARD_PIN {cellular_ram_addr_3} [get_ports mem_a[3]]

set_property BOARD_PIN {cellular_ram_addr_4} [get_ports mem_a[4]]

set_property BOARD_PIN {cellular_ram_addr_5} [get_ports mem_a[5]]

set_property BOARD_PIN {cellular_ram_addr_6} [get_ports mem_a[6]]

set_property BOARD_PIN {cellular_ram_addr_7} [get_ports mem_a[7]]

set_property BOARD_PIN {cellular_ram_addr_8} [get_ports mem_a[8]]

set_property BOARD_PIN {cellular_ram_addr_9} [get_ports mem_a[9]]

set_property BOARD_PIN {cellular_ram_addr_10} [get_ports mem_a[10]]

set_property BOARD_PIN {cellular_ram_addr_11} [get_ports mem_a[11]]

set_property BOARD_PIN {cellular_ram_addr_12} [get_ports mem_a[12]]

set_property BOARD_PIN {cellular_ram_addr_13} [get_ports mem_a[13]]

set_property BOARD_PIN {cellular_ram_addr_14} [get_ports mem_a[14]]

set_property BOARD_PIN {cellular_ram_addr_15} [get_ports mem_a[15]]

set_property BOARD_PIN {cellular_ram_addr_16} [get_ports mem_a[16]]

set_property BOARD_PIN {cellular_ram_addr_17} [get_ports mem_a[17]]

set_property BOARD_PIN {cellular_ram_addr_18} [get_ports mem_a[18]]

set_property BOARD_PIN {cellular_ram_wen} [get_ports mem_wen]
