Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 28 10:53:22 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_MIPS_timing_summary_routed.rpt -pb Complete_MIPS_timing_summary_routed.pb -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2375)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1215)
---------------------------
 There are 1209 register/latch pins with no clock driven by root clock pin: FPGAClk/slowClk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: btnNoiseClk/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2375)
---------------------------------------------------
 There are 2375 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.873        0.000                      0                  133        0.101        0.000                      0                  133        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.873        0.000                      0                  133        0.101        0.000                      0                  133        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.804%)  route 2.851ns (80.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.553     5.074    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  FPGAClk/counter_reg[26]/Q
                         net (fo=2, routed)           0.881     6.411    FPGAClk/counter[26]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  FPGAClk/counter[27]_i_3__0/O
                         net (fo=2, routed)           1.154     7.688    FPGAClk/counter[27]_i_3__0_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.812 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.816     8.629    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[17]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    FPGAClk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.804%)  route 2.851ns (80.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.553     5.074    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  FPGAClk/counter_reg[26]/Q
                         net (fo=2, routed)           0.881     6.411    FPGAClk/counter[26]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  FPGAClk/counter[27]_i_3__0/O
                         net (fo=2, routed)           1.154     7.688    FPGAClk/counter[27]_i_3__0_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.812 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.816     8.629    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[18]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    FPGAClk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.804%)  route 2.851ns (80.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.553     5.074    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  FPGAClk/counter_reg[26]/Q
                         net (fo=2, routed)           0.881     6.411    FPGAClk/counter[26]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  FPGAClk/counter[27]_i_3__0/O
                         net (fo=2, routed)           1.154     7.688    FPGAClk/counter[27]_i_3__0_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.812 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.816     8.629    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[19]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    FPGAClk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.804%)  route 2.851ns (80.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.553     5.074    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  FPGAClk/counter_reg[26]/Q
                         net (fo=2, routed)           0.881     6.411    FPGAClk/counter[26]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  FPGAClk/counter[27]_i_3__0/O
                         net (fo=2, routed)           1.154     7.688    FPGAClk/counter[27]_i_3__0_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.812 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.816     8.629    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    FPGAClk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.766ns (21.742%)  route 2.757ns (78.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.562     5.083    btnNoiseClk/CLK
    SLICE_X52Y17         FDRE                                         r  btnNoiseClk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  btnNoiseClk/counter_reg[13]/Q
                         net (fo=2, routed)           1.228     6.829    btnNoiseClk/counter_reg_n_0_[13]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  btnNoiseClk/counter[27]_i_4/O
                         net (fo=2, routed)           0.817     7.771    btnNoiseClk/counter[27]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.895 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.712     8.606    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.447    14.788    btnNoiseClk/CLK
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    btnNoiseClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.766ns (21.742%)  route 2.757ns (78.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.562     5.083    btnNoiseClk/CLK
    SLICE_X52Y17         FDRE                                         r  btnNoiseClk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  btnNoiseClk/counter_reg[13]/Q
                         net (fo=2, routed)           1.228     6.829    btnNoiseClk/counter_reg_n_0_[13]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  btnNoiseClk/counter[27]_i_4/O
                         net (fo=2, routed)           0.817     7.771    btnNoiseClk/counter[27]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.895 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.712     8.606    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.447    14.788    btnNoiseClk/CLK
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    btnNoiseClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.766ns (21.742%)  route 2.757ns (78.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.562     5.083    btnNoiseClk/CLK
    SLICE_X52Y17         FDRE                                         r  btnNoiseClk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  btnNoiseClk/counter_reg[13]/Q
                         net (fo=2, routed)           1.228     6.829    btnNoiseClk/counter_reg_n_0_[13]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  btnNoiseClk/counter[27]_i_4/O
                         net (fo=2, routed)           0.817     7.771    btnNoiseClk/counter[27]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.895 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.712     8.606    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.447    14.788    btnNoiseClk/CLK
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    btnNoiseClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.766ns (21.742%)  route 2.757ns (78.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.562     5.083    btnNoiseClk/CLK
    SLICE_X52Y17         FDRE                                         r  btnNoiseClk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  btnNoiseClk/counter_reg[13]/Q
                         net (fo=2, routed)           1.228     6.829    btnNoiseClk/counter_reg_n_0_[13]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  btnNoiseClk/counter[27]_i_4/O
                         net (fo=2, routed)           0.817     7.771    btnNoiseClk/counter[27]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.895 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.712     8.606    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.447    14.788    btnNoiseClk/CLK
    SLICE_X52Y14         FDRE                                         r  btnNoiseClk/counter_reg[4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    btnNoiseClk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.562     5.083    btnNoiseClk/CLK
    SLICE_X52Y17         FDRE                                         r  btnNoiseClk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  btnNoiseClk/counter_reg[13]/Q
                         net (fo=2, routed)           1.228     6.829    btnNoiseClk/counter_reg_n_0_[13]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  btnNoiseClk/counter[27]_i_4/O
                         net (fo=2, routed)           0.817     7.771    btnNoiseClk/counter[27]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.895 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.661     8.556    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X52Y18         FDRE                                         r  btnNoiseClk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.442    14.783    btnNoiseClk/CLK
    SLICE_X52Y18         FDRE                                         r  btnNoiseClk/counter_reg[17]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    btnNoiseClk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.562     5.083    btnNoiseClk/CLK
    SLICE_X52Y17         FDRE                                         r  btnNoiseClk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  btnNoiseClk/counter_reg[13]/Q
                         net (fo=2, routed)           1.228     6.829    btnNoiseClk/counter_reg_n_0_[13]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  btnNoiseClk/counter[27]_i_4/O
                         net (fo=2, routed)           0.817     7.771    btnNoiseClk/counter[27]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.895 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.661     8.556    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X52Y18         FDRE                                         r  btnNoiseClk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.442    14.783    btnNoiseClk/CLK
    SLICE_X52Y18         FDRE                                         r  btnNoiseClk/counter_reg[18]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    btnNoiseClk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  FPGAClk/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.919    FPGAClk/counter0_carry__4_n_7
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  FPGAClk/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.930    FPGAClk/counter0_carry__4_n_5
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  FPGAClk/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.955    FPGAClk/counter0_carry__4_n_6
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.955 r  FPGAClk/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.955    FPGAClk/counter0_carry__4_n_4
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  FPGAClk/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    FPGAClk/counter0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  FPGAClk/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.958    FPGAClk/counter0_carry__5_n_7
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  FPGAClk/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    FPGAClk/counter0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  FPGAClk/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.969    FPGAClk/counter0_carry__5_n_5
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  FPGAClk/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    FPGAClk/counter0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  FPGAClk/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.994    FPGAClk/counter0_carry__5_n_6
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y51         FDRE                                         r  FPGAClk/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y47         FDRE                                         r  FPGAClk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[12]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  FPGAClk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.812    FPGAClk/counter0_carry__1_n_4
    SLICE_X35Y47         FDRE                                         r  FPGAClk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.832     1.959    FPGAClk/CLK
    SLICE_X35Y47         FDRE                                         r  FPGAClk/counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    FPGAClk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  FPGAClk/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    FPGAClk/counter0_carry__3_n_4
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.832     1.959    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    FPGAClk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ds/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X53Y13         FDRE                                         r  ds/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ds/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    ds/refresh_counter_reg[11]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ds/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ds/refresh_counter_reg[8]_i_1_n_4
    SLICE_X53Y13         FDRE                                         r  ds/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.832     1.959    ds/CLK
    SLICE_X53Y13         FDRE                                         r  ds/refresh_counter_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    ds/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   FPGAClk/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   FPGAClk/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   FPGAClk/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   FPGAClk/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   FPGAClk/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y49   FPGAClk/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   FPGAClk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   FPGAClk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   FPGAClk/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   FPGAClk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   FPGAClk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   FPGAClk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   FPGAClk/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   FPGAClk/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2382 Endpoints
Min Delay          2382 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.025ns  (logic 3.489ns (24.877%)  route 10.536ns (75.123%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          3.227    12.531    CPU/Register/alu_result3
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.655 f  CPU/Register/alu_result_save[4]_i_6/O
                         net (fo=1, routed)           0.670    13.325    CPU/Register/alu_result_save[4]_i_6_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.449 r  CPU/Register/alu_result_save[4]_i_2/O
                         net (fo=1, routed)           0.452    13.901    CPU/Register/alu_result_save[4]_i_2_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.025 r  CPU/Register/alu_result_save[4]_i_1/O
                         net (fo=1, routed)           0.000    14.025    CPU/alu_result[4]
    SLICE_X38Y5          FDRE                                         r  CPU/alu_result_save_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.877ns  (logic 3.489ns (25.142%)  route 10.388ns (74.858%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.394    11.698    CPU/Register/alu_result3
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.822 f  CPU/Register/alu_result_save[10]_i_7/O
                         net (fo=1, routed)           1.007    12.829    CPU/Register/alu_result_save[10]_i_7_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.953 r  CPU/Register/alu_result_save[10]_i_2/O
                         net (fo=1, routed)           0.800    13.753    CPU/Register/alu_result_save[10]_i_2_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.877 r  CPU/Register/alu_result_save[10]_i_1/O
                         net (fo=1, routed)           0.000    13.877    CPU/alu_result[10]
    SLICE_X33Y5          FDRE                                         r  CPU/alu_result_save_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.763ns  (logic 3.489ns (25.350%)  route 10.274ns (74.650%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.573    11.878    CPU/Register/alu_result3
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.002 f  CPU/Register/alu_result_save[11]_i_7/O
                         net (fo=1, routed)           0.802    12.804    CPU/Register/alu_result_save[11]_i_7_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.928 r  CPU/Register/alu_result_save[11]_i_2/O
                         net (fo=1, routed)           0.712    13.639    CPU/Register/alu_result_save[11]_i_2_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  CPU/Register/alu_result_save[11]_i_1/O
                         net (fo=1, routed)           0.000    13.763    CPU/alu_result[11]
    SLICE_X31Y6          FDRE                                         r  CPU/alu_result_save_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.743ns  (logic 3.489ns (25.388%)  route 10.254ns (74.612%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.624    11.928    CPU/Register/alu_result3
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.124    12.052 r  CPU/Register/alu_result_save[1]_i_14/O
                         net (fo=1, routed)           0.787    12.839    CPU/Register/alu_result_save[1]_i_14_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.963 r  CPU/Register/alu_result_save[1]_i_4/O
                         net (fo=1, routed)           0.656    13.619    CPU/Register/alu_result_save[1]_i_4_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.743 r  CPU/Register/alu_result_save[1]_i_1/O
                         net (fo=1, routed)           0.000    13.743    CPU/alu_result[1]
    SLICE_X36Y4          FDRE                                         r  CPU/alu_result_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.741ns  (logic 3.489ns (25.391%)  route 10.252ns (74.609%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.536    11.840    CPU/Register/alu_result3
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.964 f  CPU/Register/alu_result_save[7]_i_6/O
                         net (fo=1, routed)           0.433    12.397    CPU/Register/alu_result_save[7]_i_6_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.521 r  CPU/Register/alu_result_save[7]_i_2/O
                         net (fo=1, routed)           1.096    13.617    CPU/Register/alu_result_save[7]_i_2_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.741 r  CPU/Register/alu_result_save[7]_i_1/O
                         net (fo=1, routed)           0.000    13.741    CPU/alu_result[7]
    SLICE_X38Y6          FDRE                                         r  CPU/alu_result_save_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.698ns  (logic 3.489ns (25.471%)  route 10.209ns (74.529%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          3.439    12.743    CPU/Register/alu_result3
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.867 f  CPU/Register/alu_result_save[0]_i_7/O
                         net (fo=1, routed)           0.280    13.147    CPU/Register/alu_result_save[0]_i_7_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.271 r  CPU/Register/alu_result_save[0]_i_2/O
                         net (fo=1, routed)           0.303    13.574    CPU/Register/alu_result_save[0]_i_2_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  CPU/Register/alu_result_save[0]_i_1/O
                         net (fo=1, routed)           0.000    13.698    CPU/alu_result[0]
    SLICE_X40Y5          FDRE                                         r  CPU/alu_result_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.640ns  (logic 3.489ns (25.580%)  route 10.151ns (74.420%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.858    12.162    CPU/Register/alu_result3
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.286 f  CPU/Register/alu_result_save[3]_i_6/O
                         net (fo=1, routed)           0.951    13.237    CPU/Register/alu_result_save[3]_i_6_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.361 r  CPU/Register/alu_result_save[3]_i_2/O
                         net (fo=1, routed)           0.154    13.516    CPU/Register/alu_result_save[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  CPU/Register/alu_result_save[3]_i_1/O
                         net (fo=1, routed)           0.000    13.640    CPU/alu_result[3]
    SLICE_X35Y4          FDRE                                         r  CPU/alu_result_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.514ns  (logic 3.489ns (25.818%)  route 10.025ns (74.182%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.508    11.812    CPU/Register/alu_result3
    SLICE_X35Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.936 f  CPU/Register/alu_result_save[14]_i_7/O
                         net (fo=1, routed)           0.809    12.746    CPU/Register/alu_result_save[14]_i_7_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  CPU/Register/alu_result_save[14]_i_2/O
                         net (fo=1, routed)           0.520    13.390    CPU/Register/alu_result_save[14]_i_2_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.514 r  CPU/Register/alu_result_save[14]_i_1/O
                         net (fo=1, routed)           0.000    13.514    CPU/alu_result[14]
    SLICE_X30Y10         FDRE                                         r  CPU/alu_result_save_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.501ns  (logic 3.489ns (25.842%)  route 10.012ns (74.158%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.424    11.728    CPU/Register/alu_result3
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.852 f  CPU/Register/alu_result_save[8]_i_6/O
                         net (fo=1, routed)           0.303    12.155    CPU/Register/alu_result_save[8]_i_6_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.279 r  CPU/Register/alu_result_save[8]_i_2/O
                         net (fo=1, routed)           1.098    13.377    CPU/Register/alu_result_save[8]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.501 r  CPU/Register/alu_result_save[8]_i_1/O
                         net (fo=1, routed)           0.000    13.501    CPU/alu_result[8]
    SLICE_X33Y4          FDRE                                         r  CPU/alu_result_save_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_result_save_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.310ns  (logic 3.489ns (26.213%)  route 9.821ns (73.787%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE                         0.000     0.000 r  CPU/pc_reg[2]/C
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/pc_reg[2]/Q
                         net (fo=12, routed)          1.151     1.607    CPU/pc[2]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152     1.759 r  CPU/pc[6]_i_10/O
                         net (fo=7, routed)           0.708     2.467    CPU/Register/pc_reg[6]_1
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.332     2.799 r  CPU/Register/pc[5]_i_2/O
                         net (fo=16, routed)          1.924     4.722    CPU/Register/pc[5]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  CPU/Register/alu_result_save[7]_i_22/O
                         net (fo=1, routed)           0.000     4.846    CPU/Register/alu_result_save[7]_i_22_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.396 r  CPU/Register/alu_result_save_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.396    CPU/Register/alu_result_save_reg[7]_i_13_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.510 r  CPU/Register/alu_result_save_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.510    CPU/Register/alu_result_save_reg[11]_i_14_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  CPU/Register/alu_result_save_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.624    CPU/Register/alu_result_save_reg[19]_i_27_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  CPU/Register/alu_result_save_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.738    CPU/Register/alu_result_save_reg[19]_i_14_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  CPU/Register/alu_result_save_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.852    CPU/Register/alu_result_save_reg[23]_i_15_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.074 f  CPU/Register/alu_result_save_reg[27]_i_13/O[0]
                         net (fo=6, routed)           1.856     7.931    CPU/Register/data2[24]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.230 r  CPU/Register/alu_result_save[31]_i_61/O
                         net (fo=1, routed)           0.549     8.778    CPU/Register/alu_result_save[31]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.304 r  CPU/Register/alu_result_save_reg[31]_i_21/CO[3]
                         net (fo=32, routed)          2.081    11.385    CPU/Register/alu_result3
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.509 f  CPU/Register/alu_result_save[24]_i_6/O
                         net (fo=1, routed)           0.726    12.235    CPU/Register/alu_result_save[24]_i_6_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.359 r  CPU/Register/alu_result_save[24]_i_2/O
                         net (fo=1, routed)           0.827    13.186    CPU/Register/alu_result_save[24]_i_2_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.310 r  CPU/Register/alu_result_save[24]_i_1/O
                         net (fo=1, routed)           0.000    13.310    CPU/alu_result[24]
    SLICE_X34Y14         FDRE                                         r  CPU/alu_result_save_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][20]/C
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CPU/Register/REG_reg[2][20]/Q
                         net (fo=3, routed)           0.075     0.223    CPU/Register/REG_reg[2]_2[20]
    SLICE_X51Y12         FDRE                                         r  CPU/Register/reg2_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][28]/C
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[2][28]/Q
                         net (fo=3, routed)           0.124     0.265    CPU/Register/REG_reg[2]_2[28]
    SLICE_X49Y14         FDRE                                         r  CPU/Register/reg2_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in/u_debounce_R/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in/u_debounce_R/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  in/u_debounce_R/d0/Q_reg/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in/u_debounce_R/d0/Q_reg/Q
                         net (fo=1, routed)           0.172     0.313    in/u_debounce_R/d1/Q
    SLICE_X48Y15         FDRE                                         r  in/u_debounce_R/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.736%)  route 0.174ns (55.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][27]/C
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[2][27]/Q
                         net (fo=3, routed)           0.174     0.315    CPU/Register/REG_reg[2]_2[27]
    SLICE_X43Y17         FDRE                                         r  CPU/Register/reg2_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.438%)  route 0.176ns (55.562%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][19]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[2][19]/Q
                         net (fo=3, routed)           0.176     0.317    CPU/Register/REG_reg[2]_2[19]
    SLICE_X38Y16         FDRE                                         r  CPU/Register/reg2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/ReadReg2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.221%)  route 0.133ns (41.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                         0.000     0.000 r  CPU/instr_reg[19]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/instr_reg[19]/Q
                         net (fo=34, routed)          0.133     0.274    CPU/Register/Q[19]
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  CPU/Register/ReadReg2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.319    CPU/Register/ReadReg2[6]_i_1_n_0
    SLICE_X47Y7          FDRE                                         r  CPU/Register/ReadReg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.616%)  route 0.182ns (56.384%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][25]/C
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[2][25]/Q
                         net (fo=3, routed)           0.182     0.323    CPU/Register/REG_reg[2]_2[25]
    SLICE_X45Y14         FDRE                                         r  CPU/Register/reg2_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in/u_debounce_L/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in/u_debounce_L/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE                         0.000     0.000 r  in/u_debounce_L/d0/Q_reg/C
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in/u_debounce_L/d0/Q_reg/Q
                         net (fo=1, routed)           0.199     0.340    in/u_debounce_L/d1/Q_reg_0
    SLICE_X49Y16         FDRE                                         r  in/u_debounce_L/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.148ns (42.980%)  route 0.196ns (57.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][21]/C
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CPU/Register/REG_reg[2][21]/Q
                         net (fo=3, routed)           0.196     0.344    CPU/Register/REG_reg[2]_2[21]
    SLICE_X49Y14         FDRE                                         r  CPU/Register/reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[2][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/reg2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.334%)  route 0.182ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[2][12]/C
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/Register/REG_reg[2][12]/Q
                         net (fo=3, routed)           0.182     0.346    CPU/Register/REG_reg[2]_2[12]
    SLICE_X51Y12         FDRE                                         r  CPU/Register/reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.776ns  (logic 4.944ns (50.566%)  route 4.833ns (49.434%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.144     6.709    in/u_debounce_R/d2/digit_select[1]
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.295     7.004 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.004    in/u_debounce_R/d2/seg_OBUF[3]_inst_i_11_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     7.218 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.594     7.812    in/u_debounce_R/d2/seg_OBUF[3]_inst_i_9_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.297     8.109 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.767    in/u_debounce_R/d2/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.891 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.437    11.328    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.864 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.864    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 4.753ns (50.671%)  route 4.627ns (49.329%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.808     6.373    in/u_debounce_R/d2/digit_select[1]
    SLICE_X47Y14         MUXF7 (Prop_muxf7_S_O)       0.447     6.820 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.315     8.135    in/u_debounce_R/d2/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.434 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.504    10.938    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.468 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.468    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.728ns (55.022%)  route 3.865ns (44.978%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.966     6.531    in/u_debounce_R/d2/digit_select[1]
    SLICE_X47Y15         MUXF7 (Prop_muxf7_S_O)       0.447     6.978 r  in/u_debounce_R/d2/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.588     7.566    in/u_debounce_R/d2/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.299     7.865 r  in/u_debounce_R/d2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311    10.177    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.681 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.681    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.735ns (55.122%)  route 3.855ns (44.878%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.059     6.624    in/u_debounce_R/d2/digit_select[1]
    SLICE_X51Y14         MUXF7 (Prop_muxf7_S_O)       0.447     7.071 r  in/u_debounce_R/d2/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.433     7.505    in/u_debounce_R/d2/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.299     7.804 r  in/u_debounce_R/d2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.362    10.166    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.677 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.677    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 4.428ns (51.688%)  route 4.139ns (48.312%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.059     6.624    in/u_debounce_R/d2/digit_select[1]
    SLICE_X51Y12         LUT6 (Prop_lut6_I4_O)        0.295     6.919 r  in/u_debounce_R/d2/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.823     7.742    in/u_debounce_R/d2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.866 r  in/u_debounce_R/d2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.123    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.655 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.655    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.532ns (55.369%)  route 3.653ns (44.631%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.307     6.872    ds/digit_select[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I1_O)        0.323     7.195 r  ds/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.346     9.541    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    13.272 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.272    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 4.276ns (52.786%)  route 3.825ns (47.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.308     6.873    ds/digit_select[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I1_O)        0.295     7.168 r  ds/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.517     9.685    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.188 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.188    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.293ns (53.767%)  route 3.691ns (46.233%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.381     6.946    in/u_debounce_R/d2/digit_select[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.295     7.241 r  in/u_debounce_R/d2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.310     9.552    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.071 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.071    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.272ns (53.793%)  route 3.670ns (46.207%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.307     6.872    ds/digit_select[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.295     7.167 r  ds/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.363     9.530    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.029 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.029    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.177ns (54.573%)  route 3.477ns (45.427%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.566     5.087    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          1.113     6.718    in/u_debounce_R/d2/digit_select[0]
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  in/u_debounce_R/d2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.364     9.206    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.742 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.742    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.478ns (64.352%)  route 0.819ns (35.648%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.191     1.784    in/u_debounce_R/d2/digit_select[1]
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.098     1.882 r  in/u_debounce_R/d2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.628     2.510    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.742 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.742    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.415ns (60.473%)  route 0.925ns (39.527%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.274     1.883    in/u_debounce_R/d2/digit_select[0]
    SLICE_X49Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.928 r  in/u_debounce_R/d2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.579    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.784 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.784    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.439ns (60.067%)  route 0.957ns (39.933%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.229     1.838    in/u_debounce_R/d2/digit_select[0]
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.883 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.728     2.611    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.841 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.841    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.420ns (57.826%)  route 1.036ns (42.174%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.405     2.014    ds/digit_select[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.059 r  ds/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.690    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.901 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.901    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.482ns (60.066%)  route 0.985ns (39.934%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.307     1.901    in/u_debounce_R/d2/digit_select[1]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.098     1.999 r  in/u_debounce_R/d2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.676    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.912 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.912    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.430ns (57.503%)  route 1.057ns (42.497%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.408     2.018    in/u_debounce_R/d2/digit_select[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.063 r  in/u_debounce_R/d2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.711    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.932 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.409ns (54.995%)  route 1.153ns (45.005%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.466     2.075    ds/digit_select[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.120 r  ds/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.688     2.807    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.008 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.008    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.421ns (55.161%)  route 1.155ns (44.839%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.483     2.092    in/u_debounce_R/d2/digit_select[0]
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.045     2.137 r  in/u_debounce_R/d2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.809    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.021 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.021    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.413ns (53.906%)  route 1.208ns (46.094%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.467     2.076    ds/digit_select[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.121 r  ds/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.742     2.862    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.066 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.066    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.500ns (56.759%)  route 1.143ns (43.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    ds/CLK
    SLICE_X52Y13         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.466     2.075    ds/digit_select[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.120 r  ds/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.677     2.797    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     4.088 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.088    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





