// Seed: 4189807310
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  logic [{  1  ,  1  } : -1] id_5;
  ;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd72
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  input wire _id_2;
  input wire id_1;
  assign id_7[id_4] = 1;
  wire [-1  ==  id_2 : 1] id_8 = id_8;
  tri id_9 = 1;
  wire id_10;
  logic id_11;
  ;
  logic id_12;
  ;
  logic [1 'b0 : 1] id_13;
  ;
endmodule
