<!DOCTYPE html>
<html lang="zh-CN">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control - Jungle&#39;s Blog</title><meta name="description" content="Welcome to Jungle&#39;s blog."><meta property="og:title" content="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control" />
<meta property="og:description" content="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control Outline Control Unit Operation Micro-Operations Control of the Processor Hardwired Implementation Microprogrammed Control Basic Concepts Microinstruction Sequencing Microinstruction Execution Control Unit Operation The function of a processor Instruction Fetch and Execute Execute program Interrupts Handling performance differences between CPU and other components I/O Function Inter-working with peripherals Composition of instructions Instructions include opcodes and operands Opcodes Determines what type of" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-31T15:20:52+08:00" />
<meta property="article:modified_time" content="2023-01-31T15:20:52+08:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control"/>
<meta name="twitter:description" content="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control Outline Control Unit Operation Micro-Operations Control of the Processor Hardwired Implementation Microprogrammed Control Basic Concepts Microinstruction Sequencing Microinstruction Execution Control Unit Operation The function of a processor Instruction Fetch and Execute Execute program Interrupts Handling performance differences between CPU and other components I/O Function Inter-working with peripherals Composition of instructions Instructions include opcodes and operands Opcodes Determines what type of"/>
<meta name="application-name" content="Jungle&#39;s blog">
<meta name="apple-mobile-web-app-title" content="Jungle&#39;s blog"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" /><link rel="prev" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" /><link rel="next" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-parallel-process-multicore-computers/" /><link rel="stylesheet" href="/css/page.min.css"><link rel="stylesheet" href="/css/home.min.css"><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "Computer Organization and Architecture Control Unit Operation \u0026 Microprogrammed Control",
        "inLanguage": "zh-CN",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-control-unit-operation-microprogrammed-control\/"
        },"genre": "posts","keywords": "Computer Organization and Architecture","wordcount":  4082 ,
        "url": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-control-unit-operation-microprogrammed-control\/","datePublished": "2023-01-31T15:20:52+08:00","dateModified": "2023-01-31T15:20:52+08:00","publisher": {
            "@type": "Organization",
            "name": "Jungle"},"author": {
                "@type": "Person",
                "name": "Jungle"
            },"description": ""
    }
    </script></head><body data-header-desktop="fixed" data-header-mobile="auto"><script>(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : '' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/posts/">ğŸ“š æ–‡ç«  </a><a class="menu-item" href="/tags/">ğŸ·ï¸ æ ‡ç­¾ </a><a class="menu-item" href="/categories/">ğŸ—ƒï¸ åˆ†ç±» </a><a class="menu-item" href="/about/">ğŸ‘´ å…³äº </a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i>  </a><span class="menu-item delimiter"></span><span class="menu-item search" id="search-desktop">
                        <input type="text" placeholder="æœç´¢æ–‡ç« æ ‡é¢˜æˆ–å†…å®¹..." id="search-input-desktop">
                        <a href="#" class="search-button search-toggle" id="search-toggle-desktop" title="æœç´¢">
                            <i class="fas fa-search fa-fw"></i>
                        </a>
                        <a href="#" class="search-button search-clear" id="search-clear-desktop" title="æ¸…ç©º">
                            <i class="fas fa-times-circle fa-fw"></i>
                        </a>
                        <span class="search-button search-loading" id="search-loading-desktop">
                            <i class="fas fa-spinner fa-fw fa-spin"></i>
                        </span>
                    </span><a href="javascript:void(0);" class="menu-item theme-switch" title="åˆ‡æ¢ä¸»é¢˜">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><div class="search-wrapper">
                    <div class="search mobile" id="search-mobile">
                        <input type="text" placeholder="æœç´¢æ–‡ç« æ ‡é¢˜æˆ–å†…å®¹..." id="search-input-mobile">
                        <a href="#" class="search-button search-toggle" id="search-toggle-mobile" title="æœç´¢">
                            <i class="fas fa-search fa-fw"></i>
                        </a>
                        <a href="#" class="search-button search-clear" id="search-clear-mobile" title="æ¸…ç©º">
                            <i class="fas fa-times-circle fa-fw"></i>
                        </a>
                        <span class="search-button search-loading" id="search-loading-mobile">
                            <i class="fas fa-spinner fa-fw fa-spin"></i>
                        </span>
                    </div>
                    <a href="#" class="search-cancel" id="search-cancel-mobile">
                        å–æ¶ˆ
                    </a>
                </div><a class="menu-item" href="/posts/" title="">ğŸ“šæ–‡ç« </a><a class="menu-item" href="/tags/" title="">ğŸ·ï¸æ ‡ç­¾</a><a class="menu-item" href="/categories/" title="">ğŸ—ƒï¸åˆ†ç±»</a><a class="menu-item" href="/about/" title="">ğŸ‘´å…³äº</a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i></a><div class="menu-item"><a href="javascript:void(0);" class="theme-switch" title="åˆ‡æ¢ä¸»é¢˜">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div></div>
    </div>
</header><div class="search-dropdown desktop">
    <div id="search-dropdown-desktop"></div>
</div>
<div class="search-dropdown mobile">
    <div id="search-dropdown-mobile"></div>
</div><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">ç›®å½•</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single" data-toc="enable"><div class="single-card" ><h2 class="single-title animated flipInX">Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control</h2><div class="post-meta">
                <div class="post-meta-line"><span class="post-author"><a href="https://github.com/Jungle430" title="Author" target="_blank" rel="noopener noreffer author" class="author"><i class="fas fa-user-circle fa-fw"></i>Jungle</a></span>&nbsp;<span class="post-category">å‡ºç‰ˆäº  <a href="/categories/computer-organization-and-architecture/"><i class="far fa-folder fa-fw"></i>Computer Organization and Architecture</a></span></div>
                <div class="post-meta-line"><span><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime="2023-01-31">2023-01-31</time></span>&nbsp;<span><i class="fas fa-pencil-alt fa-fw"></i>&nbsp;çº¦ 4082 å­—</span>&nbsp;
                    <span><i class="far fa-clock fa-fw"></i>&nbsp;é¢„è®¡é˜…è¯» 9 åˆ†é’Ÿ</span>&nbsp;</div>
            </div>
            
            <hr><div class="details toc" id="toc-static"  data-kept="">
                    <div class="details-summary toc-title">
                        <span>ç›®å½•</span>
                        <span><i class="details-icon fas fa-angle-right"></i></span>
                    </div>
                    <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#control-unit-operation--microprogrammed-control">Control Unit Operation &amp; Microprogrammed Control</a>
      <ul>
        <li><a href="#outline">Outline</a></li>
        <li><a href="#control-unit-operation">Control Unit Operation</a>
          <ul>
            <li><a href="#the-function-of-a-processor">The function of a processor</a></li>
            <li><a href="#composition-of-instructions">Composition of instructions</a></li>
            <li><a href="#micro-operations">Micro-operations</a>
              <ul>
                <li><a href="#fetch">Fetch</a></li>
              </ul>
            </li>
            <li><a href="#flowchart-for-instruction-cycle">Flowchart for instruction cycle</a></li>
            <li><a href="#functional-requirement">Functional requirement</a></li>
            <li><a href="#types-of-micro-operation">Types of micro-operation</a></li>
            <li><a href="#functions-of-control-unit">Functions of control unit</a></li>
            <li><a href="#model-of-control-unit">Model of control unit</a></li>
            <li><a href="#internal-organization">Internal organization</a></li>
            <li><a href="#implementation-of-control-unit">Implementation of control unit</a></li>
            <li><a href="#control-matrix">Control matrix</a></li>
            <li><a href="#problems-with-hard-wired">Problems With Hard Wired</a></li>
            <li><a href="#summary">Summary</a></li>
          </ul>
        </li>
        <li><a href="#microprogrammed-control">Microprogrammed Control</a>
          <ul>
            <li><a href="#basic-concepts">Basic Concepts</a></li>
            <li><a href="#micro-program-word-length">Micro-program Word Length</a></li>
            <li><a href="#the-control-memory">The control memory</a></li>
            <li><a href="#control-unit-function">Control Unit Function</a></li>
            <li><a href="#next-address-decision">Next Address Decision</a></li>
            <li><a href="#next-address">Next Address</a></li>
            <li><a href="#simple-summary">Simple summary</a></li>
            <li><a href="#advantages-and-disadvantages">Advantages and Disadvantages</a></li>
            <li><a href="#microinstruction-sequencing">Microinstruction Sequencing</a></li>
            <li><a href="#sequencing-techniques">Sequencing Techniques</a>
              <ul>
                <li><a href="#address-generation-time">Address generation time</a></li>
                <li><a href="#sequencing-techniques-1">Sequencing Techniques</a></li>
              </ul>
            </li>
            <li><a href="#microinstruction-execution">Microinstruction Execution</a></li>
            <li><a href="#execution-effect">Execution effect</a></li>
            <li><a href="#summary-1">Summary</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav></div>
                </div><div class="content" id="content"><h1 id="computer-organization-and-architecture">Computer Organization and Architecture</h1>
<h2 id="control-unit-operation--microprogrammed-control">Control Unit Operation &amp; Microprogrammed Control</h2>
<h3 id="outline">Outline</h3>
<ul>
<li>
<p>Control Unit Operation</p>
<ul>
<li>
<p>Micro-Operations</p>
</li>
<li>
<p>Control of the Processor</p>
</li>
<li>
<p>Hardwired Implementation</p>
</li>
</ul>
</li>
<li>
<p>Microprogrammed Control</p>
<ul>
<li>Basic Concepts</li>
<li>Microinstruction Sequencing</li>
<li>Microinstruction Execution</li>
</ul>
</li>
</ul>
<h3 id="control-unit-operation">Control Unit Operation</h3>
<h4 id="the-function-of-a-processor">The function of a processor</h4>
<ul>
<li>
<p>Instruction Fetch and Execute</p>
<ul>
<li>Execute program</li>
</ul>
</li>
<li>
<p>Interrupts</p>
<ul>
<li>Handling performance differences between CPU and other components</li>
</ul>
</li>
<li>
<p>I/O Function</p>
<ul>
<li>Inter-working with peripherals</li>
</ul>
</li>
</ul>
<h4 id="composition-of-instructions">Composition of instructions</h4>
<ul>
<li>
<p>Instructions include opcodes and operands</p>
</li>
<li>
<p>Opcodes</p>
<ul>
<li>Determines what type of operation the instruction does</li>
</ul>
</li>
<li>
<p>Operands</p>
<ul>
<li>
<p>Determine the object of instruction operation</p>
</li>
<li>
<p>Operands may be in registers, memory, I/O, or immediate</p>
</li>
<li>
<p>Finding operands through addressing mode</p>
</li>
</ul>
</li>
</ul>
<h4 id="micro-operations">Micro-operations</h4>
<ul>
<li>
<p>A computer executes a program to complete user specified functions</p>
<ul>
<li>
<p>Program contains many instructions</p>
</li>
<li>
<p>Instruction execution includes several cycles, such as fetch cycle, execution cycle, indirect cycle, etc</p>
</li>
</ul>
</li>
<li>
<p><strong>Each cycle has a number of steps</strong></p>
<ul>
<li>
<p><strong>Called micro-operations</strong></p>
</li>
<li>
<p><strong>Each step does very little</strong></p>
</li>
<li>
<p><strong>Atomic operation of CPU</strong></p>
</li>
</ul>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-1.png" title="/img/Computer Organization and Architecture/chapter15-1.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-1.png" data-sub-html="<h2>Constituent of program</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-1.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-1.png, /img/Computer%20Organization%20and%20Architecture/chapter15-1.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-1.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-1.png" />
    </a><figcaption class="image-caption"><code>Constituent of program</code></figcaption>
    </figure>
<ul>
<li>
<p><strong>ç¨‹åºçš„æ‰§è¡Œæ˜¯ç”±è‹¥å¹²ä¸ªæŒ‡ä»¤æ‰§è¡Œç»„æˆçš„</strong></p>
</li>
<li>
<p><strong>æ¯ä¸ªæŒ‡ä»¤çš„æ‰§è¡Œå°±æ˜¯ä¸€ä¸ªæŒ‡ä»¤å‘¨æœŸ</strong></p>
</li>
<li>
<p><strong>æŒ‡ä»¤å‘¨æœŸç”±è‹¥å¹²ä¸ªå­å‘¨æœŸç»„æˆï¼Œæ¯”å¦‚å–æŒ‡å‘¨æœŸã€æ‰§è¡Œå‘¨æœŸç­‰</strong></p>
</li>
<li>
<p><strong>æ¯ä¸ªå­å‘¨æœŸåŒ…å«è‹¥å¹²ä¸ªæ›´å°çš„æ“ä½œï¼Œè¿™äº›æ“ä½œç§°ä¸ºå¾®æ“ä½œ</strong></p>
</li>
</ul>
<h5 id="fetch">Fetch</h5>
<ul>
<li>
<p>Program Counter (PC)</p>
<ul>
<li>Holds address of next instruction to be fetched</li>
</ul>
</li>
<li>
<p>Memory Address Register (MAR)</p>
<ul>
<li>
<p>Connected to address bus</p>
</li>
<li>
<p>Specifies address for read or write op</p>
</li>
</ul>
</li>
<li>
<p>Memory Buffer Register (MBR)</p>
<ul>
<li>
<p>Connected to data bus</p>
</li>
<li>
<p>Holds data to write or last data read</p>
</li>
</ul>
</li>
<li>
<p>Instruction Register (IR)</p>
<ul>
<li>Holds last instruction fetched</li>
</ul>
</li>
</ul>
<hr>
<p><strong>Step1</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-2.png" title="/img/Computer Organization and Architecture/chapter15-2.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-2.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-2.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-2.png, /img/Computer%20Organization%20and%20Architecture/chapter15-2.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-2.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-2.png" />
    </a>
<ul>
<li>
<p><strong>ä¸‹ä¸€ä¸ªæŒ‡ä»¤çš„åœ°å€æ˜¯æ”¾åœ¨PCé‡Œ</strong></p>
</li>
<li>
<p><strong>MARæ˜¯ä¸åœ°å€æ€»çº¿è¿æ¥çš„å”¯ä¸€å¯„å­˜å™¨</strong></p>
</li>
<li>
<p><strong>å–æŒ‡çš„ç¬¬ä¸€æ­¥æ˜¯PCæŠŠä¸‹ä¸€ä¸ªæŒ‡ä»¤çš„åœ°å€ç»™MAR</strong></p>
</li>
<li>
<p><strong>ç»è¿‡ç¬¬ä¸€æ­¥ä¹‹åï¼ŒPCå¯„å­˜å™¨çš„å†…å®¹å¤åˆ¶åˆ°MARå¯„å­˜å™¨ä¸­</strong></p>
</li>
</ul>
<hr>
<p><strong>Step2</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-3.png" title="/img/Computer Organization and Architecture/chapter15-3.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-3.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-3.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-3.png, /img/Computer%20Organization%20and%20Architecture/chapter15-3.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-3.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-3.png" />
    </a>
<ul>
<li>
<p>MARæ”¶åˆ°åœ°å€åï¼ŒæŠŠåœ°å€æ”¾åˆ°åœ°å€æ€»çº¿ä¸Š</p>
</li>
<li>
<p>æ§åˆ¶å•å…ƒå‘ä¸€ä¸ªè¯»å‘½ä»¤åˆ°æ§åˆ¶æ€»çº¿ä¸Š</p>
</li>
<li>
<p>å­˜å‚¨å™¨æ”¶åˆ°è¯»å‘½ä»¤åï¼Œæ ¹æ®åœ°å€è¯»å‡ºæŒ‡ä»¤å†…å®¹ï¼Œå¹¶æ”¾åˆ°æ•°æ®æ€»çº¿</p>
</li>
<li>
<p>æ•°æ®æ€»çº¿ä¸Šçš„æ•°æ®è¯»åˆ°MBR</p>
</li>
<li>
<p>PCä¸­è¿˜éœ€è¦é€’å¢ä¸€ä¸ªæŒ‡ä»¤é•¿åº¦ï¼Œä»¥å¾—åˆ°ä¸‹ä¸€ä¸ªæŒ‡ä»¤çš„åœ°å€</p>
</li>
</ul>
<hr>
<p><strong>Step3</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-4.png" title="/img/Computer Organization and Architecture/chapter15-4.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-4.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-4.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-4.png, /img/Computer%20Organization%20and%20Architecture/chapter15-4.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-4.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-4.png" />
    </a>
<ul>
<li>
<p>MBRçš„å†…å®¹ä¼ é€ç»™IR</p>
</li>
<li>
<p>ä¼ é€å®Œæˆåï¼ŒMBRå°±å¯ä»¥é‡Šæ”¾ï¼Œç”¨äºä¸‹ä¸€æ­¥æ“ä½œ</p>
</li>
<li>
<p>IRä¸­ä¿å­˜çš„å°±æ˜¯ä¸‹ä¸€ä¸ªéœ€è¦æ‰§è¡Œçš„æŒ‡ä»¤</p>
</li>
<li>
<p>é€šè¿‡è¿™å‡ ä¸ªå¾®æ“ä½œï¼Œå®Œæˆäº†å–æŒ‡</p>
</li>
</ul>
<hr>
<p><strong>Fetch sequence</strong></p>
<ul>
<li>
<p>å–æŒ‡å‘¨æœŸå®é™…ä¸Šç”±ä¸‰æ­¥ã€å››ä¸ªå¾®æ“ä½œç»„æˆã€‚æ¯ä¸ªå¾®æ“ä½œéƒ½æ¶‰åŠåˆ°æ•°æ®åœ¨å¯„å­˜å™¨ä¹‹é—´çš„æµåŠ¨</p>
</li>
<li>
<p>å¦‚æœæ•°æ®çš„æµåŠ¨æ˜¯ç‹¬ç«‹çš„ï¼Œè¿™äº›æ“ä½œå¯ä»¥åœ¨åŒä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…å®Œæˆ</p>
</li>
<li>
<p>PCé€’å¢å¾®æ“ä½œï¼Œæ—¢å¯ä»¥åœ¨t2å®Œæˆï¼Œä¹Ÿå¯ä»¥åœ¨t3å®Œæˆ</p>
</li>
</ul>
<hr>
<p><strong>Rules for Micro-operations grouping</strong></p>
<ul>
<li>
<p>Proper sequence must be followed</p>
<ul>
<li>MAR &lt;- (PC) must precede MBR &lt;- (memory)</li>
</ul>
</li>
<li>
<p>Conflicts must be avoided</p>
<ul>
<li>
<p>Must not read &amp; write same register at same time</p>
</li>
<li>
<p>MBR &lt;- (memory) &amp; IR &lt;- (MBR) must not be in same cycle</p>
</li>
</ul>
</li>
<li>
<p>Also: PC &lt;- (PC) +1 involves addition</p>
<ul>
<li>
<p>Use ALU</p>
</li>
<li>
<p>May need additional micro-operations</p>
</li>
</ul>
</li>
</ul>
<hr>
<p><strong>Indirect cycle</strong></p>
<ul>
<li>In indirect addressing, it is necessary to get the address of the operand from the memory first. This process is called indirect cycle</li>
</ul>
<hr>
<p><strong>Interrupt cycle</strong></p>
<ul>
<li>
<p>After instruction processing is completed, check whether there is an interrupt</p>
</li>
<li>
<p>Interrupt cycle needs to complete these operations</p>
<ul>
<li>
<p>The instruction address before the interrupt needs to be saved</p>
</li>
<li>
<p>Get the instruction address of the start of the interrupt handler to the PC</p>
</li>
</ul>
</li>
<li>
<p>After the PC gets the interrupt processing address, it enters the index retrieval cycle</p>
</li>
</ul>
<hr>
<p><strong>Execute cycle</strong></p>
<ul>
<li>
<p>Fetching, indirect and interruption cycle can be determined in advance</p>
<ul>
<li>Each cycle contains a fixed sequence of micro operations</li>
</ul>
</li>
<li>
<p>For execution cycle</p>
<ul>
<li>
<p>Different operation codes correspond to different operations</p>
</li>
<li>
<p>Each operation has a specific micro operation sequence</p>
</li>
</ul>
</li>
</ul>
<h4 id="flowchart-for-instruction-cycle">Flowchart for instruction cycle</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-5.png" title="/img/Computer Organization and Architecture/chapter15-5.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-5.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-5.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-5.png, /img/Computer%20Organization%20and%20Architecture/chapter15-5.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-5.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-5.png" />
    </a>
<ul>
<li>
<p>å–æŒ‡å‘¨æœŸåï¼Œçœ‹æ˜¯å¦æ˜¯é—´æ¥å¯»å€ã€‚å¦‚æœæ˜¯é—´æ¥å¯»å€ï¼Œè¿›å…¥01é—´æ¥å‘¨æœŸï¼Œå¦‚æœä¸æ˜¯ï¼Œè¿›å…¥æ‰§è¡Œå‘¨æœŸã€‚</p>
</li>
<li>
<p>é—´æ¥å‘¨æœŸåï¼Œè¯»å–åœ°å€ï¼Œç„¶åè¿›å…¥10æ‰§è¡Œå‘¨æœŸ</p>
</li>
<li>
<p>æ‰§è¡Œå‘¨æœŸï¼Œæ ¹æ®æ“ä½œç æ¥ç¡®å®šåšä»€ä¹ˆæ“ä½œã€‚ç„¶ååˆ¤æ–­æ˜¯å¦æœ‰ä¸­æ–­ã€‚å¦‚æœæœ‰ä¸­æ–­ï¼Œè¿›å…¥11ä¸­æ–­å‘¨æœŸã€‚å¦‚æœæ²¡æœ‰ï¼Œè¿›å…¥00å–æŒ‡å‘¨æœŸã€‚</p>
</li>
<li>
<p>ä¸­æ–­å‘¨æœŸï¼Œè®¾ç½®ä¸­æ–­ï¼Œç„¶åè¿›å…¥ä¸­æ–­å¤„ç†ç¨‹åºçš„å–æŒ‡å‘¨æœŸï¼Œç»§ç»­å–æŒ‡</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>Control of the Processor</p>
<ul>
<li>
<p>Functional Requirements</p>
</li>
<li>
<p>Control Signals</p>
</li>
<li>
<p>A Control Signals Example</p>
</li>
<li>
<p>Internal Processor Organization</p>
</li>
</ul>
</li>
</ul>
<h4 id="functional-requirement">Functional requirement</h4>
<ul>
<li>
<p>Micro-operations are the most basic function of the processor</p>
</li>
<li>
<p>Three elements of the controller include</p>
<ul>
<li>
<p>Basic elements of processor</p>
</li>
<li>
<p>Micro-operations that processor performs</p>
</li>
<li>
<p>How to control</p>
</li>
<li>
<p>ALU</p>
</li>
<li>
<p>Registers</p>
</li>
<li>
<p>Internal data paths</p>
</li>
<li>
<p>External data paths</p>
</li>
<li>
<p>Control Unit</p>
</li>
</ul>
</li>
</ul>
<h4 id="types-of-micro-operation">Types of micro-operation</h4>
<ul>
<li>
<p>Micro-operations can be divided into the following four categories</p>
<ul>
<li>
<p>Transfer data between registers</p>
</li>
<li>
<p>Transfer data from register to external</p>
</li>
<li>
<p>Transfer data from external to register</p>
</li>
<li>
<p>Perform arithmetic or logical ops</p>
</li>
</ul>
</li>
</ul>
<h4 id="functions-of-control-unit">Functions of control unit</h4>
<ul>
<li>
<p>Operation object and operation type have been determined</p>
</li>
<li>
<p>Function of the controller is to determine how to do it</p>
<ul>
<li>
<p>Sequencing</p>
</li>
<li>
<p>Execution</p>
</li>
<li>
<p>This is done using Control Signals</p>
</li>
</ul>
</li>
</ul>
<h4 id="model-of-control-unit">Model of control unit</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-6.png" title="/img/Computer Organization and Architecture/chapter15-6.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-6.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-6.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-6.png, /img/Computer%20Organization%20and%20Architecture/chapter15-6.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-6.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-6.png" />
    </a>
<ul>
<li>
<p>æ§åˆ¶å™¨çš„è¾“å…¥åŒ…æ‹¬ï¼šæ—¶é’Ÿä¿¡å·ï¼Œå„ç§æ ‡å¿—ï¼ŒæŒ‡ä»¤å¯„å­˜å™¨ä¸­çš„æŒ‡ä»¤ï¼Œæ¥è‡ªæ§åˆ¶æ€»çº¿çš„æ§åˆ¶ä¿¡å·(ä¸­æ–­)</p>
</li>
<li>
<p>æ§åˆ¶å™¨çš„è¾“å‡ºåŒ…æ‹¬ï¼šCPUå†…éƒ¨çš„æ§åˆ¶ä¿¡å·ï¼Œåˆ°æ§åˆ¶æ€»çº¿çš„æ§åˆ¶ä¿¡å·</p>
</li>
<li>
<p><strong>æ§åˆ¶å™¨å†…éƒ¨å°±æ˜¯å¦‚ä½•æ ¹æ®è¾“å…¥ï¼Œæ¥ç”Ÿæˆæ§åˆ¶ä¿¡å·</strong></p>
</li>
</ul>
<hr>
<p><strong>Control signals</strong></p>
<ul>
<li>
<p>Clock</p>
<ul>
<li>Provide clock signal for timing of controller</li>
<li>One micro-instruction (or set of parallel micro-instructions) per clock cycle</li>
</ul>
</li>
<li>
<p>Instruction register</p>
<ul>
<li>
<p>Op-code for current instruction</p>
</li>
<li>
<p>Addressing mode</p>
</li>
<li>
<p>Determines which micro-instructions are performed</p>
</li>
</ul>
</li>
<li>
<p>Flags</p>
<ul>
<li>
<p>State of CPU</p>
</li>
<li>
<p>Results of previous operations</p>
</li>
</ul>
</li>
<li>
<p>Control signal from control bus</p>
<ul>
<li>
<p>Interrupts</p>
</li>
<li>
<p>Acknowledgements</p>
</li>
</ul>
</li>
<li>
<p>output</p>
<ul>
<li>
<p>Within CPU</p>
<ul>
<li>
<p>Cause data movement</p>
</li>
<li>
<p>Activate specific functions</p>
</li>
</ul>
</li>
<li>
<p>Via control bus</p>
<ul>
<li>
<p>To memoryï¼Œcontrol read or write</p>
</li>
<li>
<p>To I/O modules</p>
</li>
</ul>
</li>
<li>
<p><strong>It generates three types of output control signals</strong></p>
<ul>
<li>
<p>Data paths: the signals control the internal flow of data</p>
</li>
<li>
<p>ALU: the signals control the operation of the ALU</p>
</li>
<li>
<p>System bus: the control unit sends these signals to the control lines of the system bus</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="internal-organization">Internal organization</h4>
<ul>
<li>
<p>CPU adopts single bus structure</p>
<ul>
<li>
<p>All components, including ALU and registers, are connected to the bus</p>
</li>
<li>
<p>A gate is set between each component and the bus to control the data transmission between the component and the bus</p>
</li>
</ul>
</li>
<li>
<p>Data transfer to and from external systems bus is controlled by the control signal</p>
</li>
<li>
<p>Temporary registers needed for proper operation of ALU</p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-7.png" title="/img/Computer Organization and Architecture/chapter15-7.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-7.png" data-sub-html="<h2>Internal processor organization</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-7.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-7.png, /img/Computer%20Organization%20and%20Architecture/chapter15-7.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-7.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-7.png" />
    </a><figcaption class="image-caption"><code>Internal processor organization</code></figcaption>
    </figure>
<ul>
<li>
<p>å„ä¸ªå¯„å­˜å™¨éƒ½é“¾æ¥åˆ°å†…éƒ¨æ€»çº¿ä¸Šã€‚å¯„å­˜å™¨å’Œå†…éƒ¨æ€»çº¿ä¹‹é—´æœ‰ä¸ªé€»è¾‘é—¨ï¼Œç”¨äºå¯„å­˜å™¨å’Œå†…éƒ¨æ€»çº¿çš„è¿æ¥æ§åˆ¶</p>
</li>
<li>
<p>ALUæ²¡æœ‰å†…éƒ¨å­˜å‚¨éƒ¨ä»¶ã€‚å¦‚æœALUçš„æ“ä½œæ¶‰åŠ2ä¸ªæ“ä½œæ•°çš„è¯ï¼Œä¸€ä¸ªç”±å†…éƒ¨æ€»çº¿å¾—åˆ°ï¼Œå¦ä¸€ä¸ªå¿…é¡»é€šè¿‡å…¶ä»–çš„æ•°æ®æºæ¥å¾—åˆ°ï¼Œä¸èƒ½éƒ½åœ¨å†…éƒ¨æ€»çº¿ä¸Šã€‚éœ€è¦å¢åŠ ä¸€ä¸ªYå¯„å­˜å™¨ï¼Œç”¨äºä¸´æ—¶ä¿å­˜æºæ“ä½œæ•°</p>
</li>
<li>
<p>ALUè¿˜éœ€è¦æœ‰ä¸€ä¸ªå¯„å­˜å™¨ï¼Œæ¥ä¸´æ—¶ä¿å­˜è¾“å‡ºç»“æœã€‚è¿™ä¸ªç»“æœä¸èƒ½æ€»çº¿ä¸Šï¼Œå› ä¸ºå¦‚æœæ”¾æ€»çº¿ä¸Šçš„è¯ï¼Œå®ƒåˆä¼šå½“ä½œALUçš„è¾“å…¥</p>
</li>
</ul>
<h4 id="implementation-of-control-unit">Implementation of control unit</h4>
<ul>
<li>
<p>The control unit implementation can be done by two methods</p>
<ul>
<li>
<p>Hardwired implementation</p>
</li>
<li>
<p>Microprogrammed implementation</p>
</li>
</ul>
</li>
<li>
<p>Hardwired implementation: the control unit is a combinational circuit</p>
<ul>
<li>The input signals are transferred into a set of output control signals</li>
</ul>
</li>
<li>
<p>æ—¶é’Ÿå‘ç”Ÿå™¨ï¼šäº§ç”Ÿæ—¶é’Ÿä¿¡å·ï¼Œå¹¶æä¾›è®¡æ•°å™¨</p>
</li>
<li>
<p>è¯‘ç å™¨ï¼šæ ¹æ®æŒ‡ä»¤å¯„å­˜å™¨ä¸­çš„æŒ‡ä»¤æ“ä½œç ï¼Œç”Ÿæˆæ“ä½œç å¯¹åº”çš„å”¯ä¸€è¾“å‡ºï¼Œæä¾›ç»™è¾“å‡ºæ§åˆ¶å•å…ƒ</p>
</li>
<li>
<p>æ ‡å¿—ï¼šä¸ºæ§åˆ¶å•å…ƒæä¾›ç›¸å…³çš„æ ‡å¿—ä¿¡å·</p>
</li>
<li>
<p>æ§åˆ¶å•å…ƒï¼šæ˜¯æ§åˆ¶å™¨çš„æ ¸å¿ƒï¼Œè´Ÿè´£äº§ç”Ÿæ§åˆ¶ä¿¡å·</p>
</li>
</ul>
<h4 id="control-matrix">Control matrix</h4>
<ul>
<li>
<p>Programmable arrays may also be numerous</p>
</li>
<li>
<p>Large control matrices are implemented hierarchically for speed</p>
</li>
</ul>
<h4 id="problems-with-hard-wired">Problems With Hard Wired</h4>
<ul>
<li>
<p>Complex micro-operation logic</p>
</li>
<li>
<p>Difficult to design and test</p>
</li>
<li>
<p>Inflexible design</p>
</li>
<li>
<p>Difficult to add new instructions</p>
</li>
</ul>
<h4 id="summary">Summary</h4>
<ul>
<li>
<p>The instructions are divided into a sequence of stages</p>
</li>
<li>
<p>Fetch, indirect, execute, interrupt</p>
</li>
<li>
<p>Each stage is further divided into a sequence of microoperations</p>
<ul>
<li>T1, T2, T3, â€¦</li>
</ul>
</li>
<li>
<p>Each micro-operation occupies one clock unit</p>
</li>
<li>
<p>The function of the control unit is to produce a sequence of timed control signals to control the data paths and ALU operations</p>
</li>
<li>
<p>The control unit is a combinational circuit that transfers inputs to a group of control signals</p>
<ul>
<li>
<p>Inputs: flags, instruction registers, clock, control signals from system bus</p>
</li>
<li>
<p>Outputs: control signals to system bus and within CPU</p>
</li>
</ul>
</li>
</ul>
<h3 id="microprogrammed-control">Microprogrammed Control</h3>
<h4 id="basic-concepts">Basic Concepts</h4>
<ul>
<li>
<p>Control unit can be implemented by a more flexible technique called microprogrammed control unit</p>
<ul>
<li>
<p>The logic of the control unit is specified by a microprogram</p>
</li>
<li>
<p>Each line in microprogram describes a group of micro-operations in one timeï¼Œcalled microinstruction</p>
</li>
<li>
<p>Construct a control word corresponding to this microinstruction</p>
</li>
<li>
<p>The control word determines the opening or closing of all doors</p>
</li>
</ul>
</li>
<li>
<p>å¾®æŒ‡ä»¤ä¸­åŒ…æ‹¬CPUå†…æ§åˆ¶ä¿¡å·ã€ç³»ç»Ÿæ€»çº¿æ§åˆ¶ä¿¡å·ã€è·³è½¬æ¡ä»¶ã€å¾®æŒ‡ä»¤åœ°å€</p>
</li>
<li>
<p>æ‰§è¡Œè¿™æ¡å¾®æŒ‡ä»¤çš„æ•ˆæœæ˜¯ï¼Œæ‰“å¼€CPUå†…å¤–æ‰€æœ‰ä¸º1çš„æ§åˆ¶çº¿ï¼Œå…³é—­æ‰€æœ‰ä¸º0çš„æ§åˆ¶çº¿</p>
</li>
<li>
<p>å¦‚æœæ¡ä»¶æ¡ä»¶ä¸ºå‡ï¼Œè‡ªåŠ¨æ‰§è¡Œä¸‹ä¸€ä¸ªé¡ºåºçš„å¾®æŒ‡ä»¤</p>
</li>
<li>
<p>å¦‚æœè·³è½¬æ¡ä»¶ä¸ºçœŸï¼Œåˆ™æ‰§è¡Œâ€œå¾®æŒ‡ä»¤åœ°å€â€ä¸­å¯¹åº”çš„å¾®æŒ‡ä»¤</p>
</li>
</ul>
<p><strong>Micro-instruction Types</strong></p>
<ul>
<li>
<p><strong>horizontal microinstruction</strong></p>
<ul>
<li>
<p>æ°´å¹³å¾®æŒ‡ä»¤åŒ…æ‹¬å››ä¸ªéƒ¨åˆ†</p>
<ul>
<li>å†…éƒ¨æ§åˆ¶ä¿¡å·ï¼šCPUå†…çš„æ¯ä¸€ä¸ªæ§åˆ¶çº¿éƒ½æœ‰ç›¸åº”çš„1ä½</li>
<li>æ€»çº¿æ§åˆ¶ä¿¡å·ï¼šæ¯ä¸€ä¸ªç³»ç»Ÿæ§åˆ¶æ€»çº¿éƒ½æœ‰ç›¸åº”çš„1ä½</li>
<li>æ¡ä»¶å­—æ®µï¼šæŒ‡ç¤ºè½¬ç§»å‘ç”Ÿæ¡ä»¶çš„å­—æ®µ</li>
<li>å¾®æŒ‡ä»¤åœ°å€ï¼šè½¬ç§»çš„ç›®æ ‡æŒ‡ä»¤åœ°å€</li>
</ul>
</li>
<li>
<p>æ‰“å¼€ä½å€¼ä¸º1çš„æ§åˆ¶çº¿ï¼Œå…³é—­æ‰€æœ‰ä½å€¼ä¸º0çš„æ§åˆ¶çº¿ã€‚æ‰§è¡Œä¸€ä¸ªæˆ–å¤šä¸ªå¾®æ“ä½œ</p>
</li>
<li>
<p>å¦‚æœè·³è½¬æ¡ä»¶ä¸ºå‡ï¼Œé¡ºåºæ‰§è¡Œä¸‹ä¸€ä¸ªæŒ‡ä»¤ã€‚å¦‚æœè·³è½¬æ¡ä»¶ä¸ºçœŸï¼Œæ‰§è¡Œâ€œå¾®æŒ‡ä»¤åœ°å€â€ æŒ‡å‘çš„å¾®æŒ‡ä»¤</p>
</li>
<li>
<p><strong>Characteristic</strong></p>
<ul>
<li>
<p>Each control line inside the CPU and bus needs to have a separate control bit</p>
<ul>
<li>The width of the control word is very large</li>
</ul>
</li>
<li>
<p>Each line is a separate control bit</p>
<ul>
<li>Each control line can be controlled independently</li>
<li>More kinds of micro operations that can be supported</li>
</ul>
</li>
</ul>
</li>
<li>
<p>The control lines are controlled by one bit of the control word independently</p>
<ul>
<li>The coding of control signal is not compact</li>
</ul>
</li>
</ul>
</li>
<li>
<p><strong>vertical microinstruction</strong></p>
<ul>
<li>
<p>å‚ç›´å¾®æŒ‡ä»¤ä¹ŸåŒ…æ‹¬æ¡ä»¶å’Œè·³è½¬å¾®æŒ‡ä»¤åœ°å€ï¼Œè·Ÿæ°´å¹³å¾®æŒ‡ä»¤ç±»ä¼¼</p>
</li>
<li>
<p>åœ¨æ§åˆ¶æ–¹é¢ï¼Œå’Œæ°´å¹³å¾®æŒ‡ä»¤çš„æ¯ä¸€ä½å¯¹åº”ä¸€ä¸ªæ§åˆ¶çº¿ä¸åŒï¼Œå‚ç›´å¾®æŒ‡ä»¤åˆåšäº†ä¸€æ¬¡ç¼–ç </p>
</li>
<li>
<p>è§£å†³æ°´å¹³å¾®æŒ‡ä»¤çš„æ§åˆ¶å­—å¤ªé•¿çš„é—®é¢˜</p>
</li>
<li>
<p>ç¼–ç åï¼Œç”±ä¸€ä¸ªè§£ç å™¨å†ç¿»è¯‘æˆæ§åˆ¶çº¿çš„æ§åˆ¶ä¿¡å·</p>
</li>
<li>
<p><strong>Characteristic</strong></p>
<ul>
<li>
<p>Width is narrow</p>
<ul>
<li>
<p>n control signals encoded into $\log_2 n$ bits($n \rightarrow 2^n$)</p>
</li>
<li>
<p>Limited number of micro operations supported</p>
</li>
</ul>
</li>
<li>
<p>Additional steps required</p>
<ul>
<li>External memory word decode is needed</li>
<li>Identify the exact control line being manipulated</li>
<li>Send control signal</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="micro-program-word-length">Micro-program Word Length</h4>
<ul>
<li>
<p><strong>Word length is an important factor in microprogram</strong></p>
</li>
<li>
<p><strong>Word length is determined by three factors</strong>\</p>
<ul>
<li>
<p><strong>Maximum number of simultaneous micro-operations supported</strong></p>
</li>
<li>
<p><strong>The way control information is represented or encoded</strong></p>
</li>
<li>
<p><strong>The way in which the next micro-instruction address is specified</strong></p>
</li>
</ul>
</li>
</ul>
<hr>
<p><strong>Compromise</strong></p>
<ul>
<li>
<p>Divide control signals into disjoint groups</p>
</li>
<li>
<p>Implement each group as separate field in memory word</p>
</li>
<li>
<p>Supports reasonable levels of parallelism without too much complexity</p>
</li>
</ul>
<h4 id="the-control-memory">The control memory</h4>
<ul>
<li>
<p>The control words are put into a special memory block called control memory, with each word having a unique address</p>
</li>
<li>
<p>The microinstructions are organized as different routines</p>
<ul>
<li>
<p>The microinstructions in each routine are executed sequentially</p>
</li>
<li>
<p>Each routine ends with a branch instruction points to the next routine</p>
</li>
</ul>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-8.png" title="/img/Computer Organization and Architecture/chapter15-8.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-8.png" data-sub-html="<h2>Control memory</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-8.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-8.png, /img/Computer%20Organization%20and%20Architecture/chapter15-8.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-8.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-8.png" />
    </a><figcaption class="image-caption"><code>Control memory</code></figcaption>
    </figure>
<ul>
<li>
<p>å­˜å‚¨æ§åˆ¶å™¨ä¸­å­˜å‚¨äº†å–æŒ‡ä¾‹ç¨‹ã€é—´æ¥ä¾‹ç¨‹ã€ä¸­æ–­ä¾‹ç¨‹ã€æ‰§è¡Œä¾‹ç¨‹ç­‰ï¼Œè¿™äº›ä¾‹ç¨‹è§„å®šäº†åœ¨æ¯ä¸ªå‘¨æœŸå†…éœ€è¦æ‰§è¡Œçš„å¾®æ“ä½œåºåˆ—</p>
</li>
<li>
<p>ä¾‹ç¨‹ä¸­è¿˜è§„å®šäº†åœ¨æ‰§è¡Œç»“æŸåè½¬ç§»åˆ°ä¸‹é¢å“ªä¸€ä¸ªä¾‹ç¨‹ï¼Œä¹Ÿå°±æ˜¯æŒ‡å®šäº†å‘¨æœŸçš„æ‰§è¡Œé¡ºåº</p>
</li>
<li>
<p>ä¾‹å¦‚ï¼Œå–æŒ‡å‘¨æœŸåï¼Œå¯èƒ½ä¼šåˆ°é—´æ¥å‘¨æœŸï¼Œä¹Ÿå¯èƒ½åˆ°æ‰§è¡Œå‘¨æœŸï¼Œéœ€è¦æ ¹æ®å–æŒ‡å‘¨æœŸæ¥ç¡®å®š</p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter15-9.png" title="/img/Computer Organization and Architecture/chapter15-9.png" data-thumbnail="/img/Computer Organization and Architecture/chapter15-9.png" data-sub-html="<h2>Control Unit Microarchitecture</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter15-9.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter15-9.png, /img/Computer%20Organization%20and%20Architecture/chapter15-9.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter15-9.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter15-9.png" />
    </a><figcaption class="image-caption"><code>Control Unit Microarchitecture</code></figcaption>
    </figure>
<ul>
<li>
<p><strong>Sequencing logic</strong></p>
</li>
<li>
<p><strong>Control address register</strong></p>
</li>
<li>
<p><strong>Control memory</strong></p>
</li>
<li>
<p><strong>Control buffer register</strong></p>
</li>
<li>
<p>æ§åˆ¶å­˜å‚¨å™¨ï¼šå­˜å‚¨å¾®æŒ‡ä»¤</p>
</li>
<li>
<p>æ§åˆ¶åœ°å€å¯„å­˜å™¨ï¼šåŒ…å«ä¸‹ä¸€ä¸ªå°†è¦è¢«è¯»å–çš„å¾®æŒ‡ä»¤åœ°å€ã€‚ç±»ä¼¼äºPC</p>
</li>
<li>
<p>æ§åˆ¶ç¼“å†²å¯„å­˜å™¨ï¼šå¾®æŒ‡ä»¤ç”±æ§åˆ¶å­˜å‚¨å™¨è¯»å–ä¹‹åï¼Œæ”¾åˆ°æ§åˆ¶ç¼“å†²å¯„å­˜å™¨ä¸­ã€‚æ§åˆ¶ç¼“å†²å¯„å­˜å™¨çš„å·¦åŠéƒ¨åˆ†ç›´æ¥å’Œæ§åˆ¶çº¿è¿æ¥ï¼Œè¯»å–å¾®æŒ‡ä»¤ç›´æ¥ç”Ÿæˆæ§åˆ¶ä¿¡å·ï¼Œæ§åˆ¶é—¨çš„å¼€æˆ–å…³</p>
</li>
<li>
<p>å®šåºé€»è¾‘ï¼šè´Ÿè´£ä¸ºæ§åˆ¶åœ°å€å¯„å­˜å™¨æä¾›åœ°å€ï¼Œå¹¶å‘å‡ºè¯»å‘½ä»¤</p>
</li>
</ul>
<h4 id="control-unit-function">Control Unit Function</h4>
<ul>
<li>
<p>Sequence logic unit issues read command</p>
<ul>
<li>
<p>Word specified in control address register is read into control buffer register</p>
</li>
<li>
<p>Control buffer register contents generates control signals and next address information</p>
</li>
</ul>
</li>
<li>
<p>Sequence logic loads new address into control address register based on next address information from control buffer register and ALU flags</p>
</li>
</ul>
<h4 id="next-address-decision">Next Address Decision</h4>
<ul>
<li>
<p>Sequencing logic needs to determine the next microinstruction</p>
<ul>
<li>At the end of each microinstruction, the next microinstruction address is loaded into the control address register</li>
</ul>
</li>
<li>
<p>Depending on ALU flags and control buffer register</p>
<ul>
<li>
<p>Next microinstruction in sequence</p>
</li>
<li>
<p>Jump to a new routine based on jump instructions</p>
</li>
<li>
<p>Jump to a machine instruction routine</p>
</li>
</ul>
</li>
</ul>
<h4 id="next-address">Next Address</h4>
<ul>
<li>
<p>Next microinstruction in sequence</p>
<ul>
<li>Add 1 to control address register</li>
</ul>
</li>
<li>
<p>Jump to new routine based on jump microinstruction</p>
<ul>
<li>Load address field of control buffer register into control address register</li>
</ul>
</li>
<li>
<p>Jump to machine instruction routine</p>
<ul>
<li>Load control address register based on opcode in IR</li>
</ul>
</li>
</ul>
<hr>
<ol>
<li>
<p>æŒ‡ä»¤è¯‘ç å™¨æ˜¯å°†æŒ‡ä»¤å¯„å­˜å™¨ä¸­çš„æ“ä½œç ç¿»è¯‘æˆæ§åˆ¶å¯„å­˜å™¨åœ°å€</p>
</li>
<li>
<p>æ§åˆ¶åœ°å€å¯„å­˜å™¨åˆ°æ§åˆ¶å­˜å‚¨å™¨ä¸­æ‰¾åˆ°æ§åˆ¶å­—ï¼Œå¹¶æ”¾åˆ°æ§åˆ¶ç¼“å†²å¯„å­˜å™¨ä¸­</p>
</li>
<li>
<p><strong>æ§åˆ¶ç¼“å†²å¯„å­˜å™¨è¿›è¡Œæ§åˆ¶æ“ä½œã€‚å¦‚æœæ˜¯å‚ç›´å¾®æŒ‡ä»¤ï¼Œåˆ™éœ€è¦è¯‘ç å™¨è¿›è¡Œè¯‘ç åç”Ÿæˆæ§åˆ¶ä¿¡å·</strong></p>
</li>
<li>
<p>æ§åˆ¶ä¿¡å·è¯‘ç å™¨ç”¨äºå‚ç›´å¾®æŒ‡ä»¤ï¼Œå°†æ§åˆ¶å­—ç¿»è¯‘æˆæ§åˆ¶çº¿çš„æ§åˆ¶ä¿¡å·ï¼Œå‘é€åˆ°CPUå†…éƒ¨å’Œç³»ç»Ÿæ€»çº¿</p>
</li>
<li>
<p>å¯¹äºå‚ç›´å¾®æŒ‡ä»¤ï¼Œæœ‰ä¸€ä¸ªé™„åŠ é€»è¾‘å’Œæ—¶é—´å»¶è¿Ÿ</p>
</li>
<li>
<p>ä¸‹ä¸€ä¸ªå¾®æŒ‡ä»¤åœ°å€ç»™å®šåºé€»è¾‘ï¼Œä»¥ç¡®å®šæ‰§è¡Œå“ªä¸€ä¸ªå¾®æŒ‡ä»¤</p>
</li>
</ol>
<h4 id="simple-summary">Simple summary</h4>
<ul>
<li>
<p>All the control unit does is generate a set of control signals</p>
<ul>
<li>
<p>Control the opening and closing of each gate</p>
</li>
<li>
<p>Use one control bit to represent the control signal of a door</p>
</li>
<li>
<p>Control bits of all gates constitute control words</p>
</li>
</ul>
</li>
<li>
<p>Have a control word for each group of micro-operations in one time</p>
</li>
<li>
<p>The next microinstruction can be specified in the microinstruction and executed conditionally</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>For machine code instruction</p>
<ul>
<li>
<p>It is generally divided into multiple cycles, such as fetch cycle, execution cycle, etc</p>
</li>
<li>
<p>Multiple microoperations need to be completed</p>
</li>
<li>
<p>Each microoperation corresponds to one control word</p>
</li>
<li>
<p>A group of control words realizes the control function of a machine code</p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p>Todayâ€™s large microprocessor</p>
<ul>
<li>
<p>Many instructions and associated register-level hardware</p>
</li>
<li>
<p>Many control points to be manipulated</p>
</li>
</ul>
</li>
<li>
<p>This results in control memory that</p>
<ul>
<li>
<p>Contains a large number of wordsï¼Œco-responding to the number of instructions to be executed</p>
</li>
<li>
<p>Has a wide word widthï¼Œdue to the large number of control points to be manipulated</p>
</li>
</ul>
</li>
</ul>
<h4 id="advantages-and-disadvantages">Advantages and Disadvantages</h4>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Simplifies design of control unit</p>
</li>
<li>
<p>Cheaper</p>
</li>
<li>
<p>Less error-prone</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Additional processing required</p>
</li>
<li>
<p>Slower</p>
</li>
</ul>
</li>
</ul>
<h4 id="microinstruction-sequencing">Microinstruction Sequencing</h4>
<ul>
<li>
<p>Microinstruction controller has two basic tasks</p>
<ul>
<li>
<p>Microinstruction sequencingï¼š Get the next microinstruction from the control memory</p>
</li>
<li>
<p>Microinstruction execution : Through control word generates control signal for executing the micro instruction</p>
</li>
</ul>
</li>
<li>
<p>Must consider both together</p>
<ul>
<li>Affects instruction format and controller timing</li>
</ul>
</li>
</ul>
<h4 id="sequencing-techniques">Sequencing Techniques</h4>
<ul>
<li>
<p>Two problems must be considered</p>
<ul>
<li>
<p>Size of microinstructions</p>
</li>
<li>
<p>Address generation time</p>
</li>
</ul>
</li>
<li>
<p>Size of microinstructions</p>
<ul>
<li>The larger the microinstruction, the larger the control memory, and the more expensive</li>
<li>Size of microinstructions should be reduced</li>
</ul>
</li>
<li>
<p>Address generation time</p>
<ul>
<li>The requirement to execute microinstructions as quickly as possible</li>
</ul>
</li>
</ul>
<h5 id="address-generation-time">Address generation time</h5>
<ul>
<li>
<p>Determined by instruction register</p>
<ul>
<li>Once per cycle, after instruction is fetched</li>
</ul>
</li>
<li>
<p>Next sequential address</p>
<ul>
<li>Use in most cases</li>
</ul>
</li>
<li>
<p>Branch</p>
<ul>
<li>
<p>Both conditional and unconditional</p>
</li>
<li>
<p>Generally, there is a jump after 3-4 microinstructions</p>
</li>
<li>
<p>Very important</p>
</li>
</ul>
</li>
</ul>
<h5 id="sequencing-techniques-1">Sequencing Techniques</h5>
<ul>
<li>
<p>Based on current microinstruction, condition flags, contents of IR, generate control memory address of next microinstruction</p>
</li>
<li>
<p>The jump of microinstructions can be divided into three modes according to the address information format in the microinstructions</p>
<ul>
<li>
<p>Two address fields</p>
<ul>
<li>
<p>å¯¹äºåŒåœ°å€å­—æ®µæ¨¡å¼ï¼Œå¾®æŒ‡ä»¤ä¸­æä¾›äº†2ä¸ªåœ°å€å­—æ®µ</p>
</li>
<li>
<p>æ§åˆ¶ç¼“å†²å¯„å­˜å™¨è¯»å–å¾®æŒ‡ä»¤åï¼Œç¬¬ä¸€éƒ¨åˆ†äº§ç”Ÿæ§åˆ¶ä¿¡å·ï¼Œç¬¬äºŒéƒ¨åˆ†å’Œç¬¬ä¸‰éƒ¨åˆ†æ˜¯2ä¸ªåœ°å€ï¼Œè¿™2ä¸ªåœ°å€ï¼ŒåŠ ä¸ŠæŒ‡ä»¤å¯„å­˜å™¨çš„å†…å®¹ï¼Œè¿æ¥åˆ°ä¸€ä¸ªå¤šè·¯å™¨ä¸­ã€‚å¤šè·¯å™¨é€‰æ‹©ä¸€ä¸ªé€åˆ°æ§åˆ¶åœ°å€å¯„å­˜å™¨ä¸­</p>
</li>
<li>
<p>æ§åˆ¶åœ°å€å¯„å­˜å™¨é€šè¿‡è¯‘ç ï¼Œäº§ç”Ÿä¸‹ä¸€ä¸ªå¾®æŒ‡ä»¤çš„åœ°å€ã€‚åœ°å€é€‰æ‹©çš„è¾“å…¥æ˜¯ç”±è½¬ç§»é€»è¾‘æ¨¡å—æ¥å®Œæˆçš„ï¼Œå®ƒæ ¹æ®å¾®æŒ‡ä»¤ä¸­çš„æ§åˆ¶éƒ¨åˆ†ï¼Œä»¥åŠæ ‡å¿—ä½ï¼Œå‘å¤šè·¯å™¨æä¾›é€‰æ‹©ä¿¡å·</p>
</li>
<li>
<p>åŒåœ°å€å­—æ®µæ–¹å¼æ¯”è¾ƒç®€å•ï¼Œå¾®æŒ‡ä»¤ä¸­æœ‰2ä¸ªåœ°å€ï¼Œéœ€è¦æ›´å¤šçš„ä½</p>
</li>
</ul>
</li>
<li>
<p>Single address field</p>
<ul>
<li>
<p>å•åœ°å€å­—æ®µæ–¹å¼ä¸­ï¼Œå¾®æŒ‡ä»¤ä¸­åªæœ‰ä¸€ä¸ªåœ°å€ã€‚ä¸‹ä¸€ä¸ªåœ°å€çš„é€‰æ‹©æ–¹æ³•æ˜¯ï¼š</p>
<ul>
<li>
<p>åœ°å€å­—æ®µä¸­æŒ‡å®šçš„åœ°å€</p>
</li>
<li>
<p>æŒ‡ä»¤å¯„å­˜å™¨ä¸­çš„ä»£ç </p>
</li>
<li>
<p>ä¸‹ä¸€ä¸ªé¡ºåºåœ°å€</p>
</li>
</ul>
</li>
<li>
<p>ä¸‹ä¸€ä¸ªé¡ºåºåœ°å€æ˜¯ç”¨ä¸Šä¸€æ¬¡çš„æ§åˆ¶åœ°å€å¯„å­˜å™¨ä¸­çš„åœ°å€+1æ¥å¾—åˆ°çš„</p>
</li>
</ul>
</li>
<li>
<p>Variable format</p>
<ul>
<li>
<p>å¯å˜æ ¼å¼æä¾›ä¸¤ç§ä¸åŒæ ¼å¼çš„æŒ‡ä»¤ã€‚ç”¨1ä½æ¥æ ‡è¯†å½“å‰æ˜¯å“ªç§æ ¼å¼ã€‚</p>
</li>
<li>
<p>åœ¨ä¸€ç§æ ¼å¼ä¸­ï¼Œæ‰€æœ‰ä½éƒ½ç”¨äºäº§ç”Ÿæ§åˆ¶ä¿¡å·ã€‚æ‰€ä»¥ï¼Œä¸‹ä¸€ä¸ªå¾®æŒ‡ä»¤çš„åœ°å€ï¼Œæˆ–è€…æ˜¯ä¸‹ä¸€é¡ºåºåœ°å€ï¼Œæˆ–è€…æ˜¯ç”±æŒ‡ä»¤å¯„å­˜å™¨æ¥æŒ‡å®š</p>
</li>
<li>
<p>å¦ä¸€ç§æ ¼å¼ä¸­ï¼Œæœ‰ä¸€äº›ä½ç”¨äºå¯åŠ¨è½¬ç§»é€»è¾‘æ¨¡å—ï¼Œå…¶ä½™çš„ä½æ¥æä¾›åœ°å€ã€‚è¿™æ ·å°±å¯ä»¥è¿›è¡Œæ¡ä»¶æˆ–è€…æ— æ¡ä»¶è½¬ç§»</p>
</li>
<li>
<p>è¿™ç§æ–¹æ³•çš„ç¼ºç‚¹æ˜¯è½¬ç§»å¾®æŒ‡ä»¤éœ€è¦èŠ±è´¹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="microinstruction-execution">Microinstruction Execution</h4>
<ul>
<li>
<p>Microinstruction execution is a periodic basic even</p>
</li>
<li>
<p>Each cycle is made up of two events</p>
<ul>
<li>
<p>Fetch</p>
</li>
<li>
<p>Execute</p>
</li>
</ul>
</li>
<li>
<p>Fetch</p>
<ul>
<li>Get the microinstruction from the control memory according to the generated microinstruction address</li>
</ul>
</li>
<li>
<p>Execute</p>
<ul>
<li>Execute microinstructions and generate control signals</li>
</ul>
</li>
</ul>
<h4 id="execution-effect">Execution effect</h4>
<ul>
<li>
<p>Effect is to generate control signals</p>
</li>
<li>
<p>Internal</p>
<ul>
<li>
<p>Control signals inside the processor</p>
</li>
<li>
<p>Control the internal components of the processor</p>
</li>
</ul>
</li>
<li>
<p>External</p>
<ul>
<li>
<p>Control signals to external control bus or other interface</p>
</li>
<li>
<p>Control disk read-write, I/O read-write etc</p>
</li>
</ul>
</li>
<li>
<p>With the function to generate next address</p>
</li>
</ul>
<h4 id="summary-1">Summary</h4>
<ul>
<li>
<p>A microprogrammed control unit is a relatively simple logic circuit that is capable of</p>
<ul>
<li>
<p>Sequencing through microinstructions</p>
</li>
<li>
<p>Generating control signals to execute each microinstruction</p>
</li>
</ul>
</li>
</ul>
</div><div class="post-footer" id="post-footer">
    <div class="post-info"><div class="post-info-tag"><span><a href="/tags/computer-organization-and-architecture/">Computer Organization and Architecture</a>
                </span></div><div class="post-info-line"><div class="post-info-mod">
                <span>æ›´æ–°äº 2023-01-31</span>
            </div><div class="post-info-mod"></div>
        </div><div class="post-info-share">
            <span><a href="javascript:void(0);" title="åˆ†äº«åˆ° Twitter" data-sharer="twitter" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control" data-hashtags="Computer Organization and Architecture"><i class="fab fa-twitter fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Facebook" data-sharer="facebook" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-hashtag="Computer Organization and Architecture"><i class="fab fa-facebook-square fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Linkedin" data-sharer="linkedin" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/"><i class="fab fa-linkedin fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° WhatsApp" data-sharer="whatsapp" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Line" data-sharer="line" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control"><i class="fab fa-line fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° å¾®åš" data-sharer="weibo" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control"><i class="fab fa-weibo fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Myspace" data-sharer="myspace" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control" data-description=""><i data-svg-src="/lib/simple-icons/icons/myspace.min.svg"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Blogger" data-sharer="blogger" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control" data-description=""><i class="fab fa-blogger fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° ç™¾åº¦" data-sharer="baidu" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Evernote" data-sharer="evernote" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" data-title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control"><i class="fab fa-evernote fa-fw"></i></a></span>
        </div></div><div class="post-nav"><a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" class="prev" rel="prev" title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors"><i class="fas fa-angle-left fa-fw"></i>Previous Post</a>
            <a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-parallel-process-multicore-computers/" class="next" rel="next" title="Computer Organization and Architecture Parallel Process &amp; Multicore Computers">Next Post<i class="fas fa-angle-right fa-fw"></i></a></div></div>
</div></article></div>
            </main>
            <footer class="footer"><div class="footer-container"><div class="footer-line">ç”± <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.105.0">Hugo</a> å¼ºåŠ›é©±åŠ¨ | ä¸»é¢˜ - <a href="https://github.com/khusika/FeelIt" target="_blank" rel="noopener noreffer" title="FeelIt 1.0.1"><i class="fas fa-hand-holding-heart fa-fw"></i> FeelIt</a>
        </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw"></i><span itemprop="copyrightYear">2022 - 2023</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="https://github.com/Jungle430">Jungle</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
</div>
<script>
if ('serviceWorker' in navigator) {
    navigator.serviceWorker
        .register('/sw.min.js?version=0.0.1', { scope: '/' })
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Registered');
        }, err => console.error('Jungle\u0027s Blog\u00A0Service Worker registration failed: ', err));

    navigator.serviceWorker
        .ready
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Ready');
        });
}
</script>
</footer>
        </div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="å›åˆ°é¡¶éƒ¨">
                <i class="fas fa-chevron-up fa-fw"></i>
            </a></div><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"><link rel="stylesheet" href="/lib/animate/animate.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/katex/copy-tex.min.css"><script src="https://polyfill.io/v3/polyfill.min.js?features=Array.prototype.fill%2CArray.prototype.find%2CArray.from%2CIntersectionObserver%2CMath.sign%2CObject.assign%2CPromise%2CObject.entries%2Chtml5shiv%2CObject.values%2Cfetch%2CElement.prototype.after"></script><script src="/lib/autocomplete/autocomplete.min.js"></script><script src="/lib/lunr/lunr.min.js"></script><script src="/lib/lunr/lunr.stemmer.support.min.js"></script><script src="/lib/lunr/lunr.zh.min.js"></script><script src="/lib/lazysizes/lazysizes.min.js"></script><script src="/lib/clipboard/clipboard.min.js"></script><script src="/lib/sharer/sharer.min.js"></script><script src="/lib/katex/katex.min.js"></script><script src="/lib/katex/auto-render.min.js"></script><script src="/lib/katex/copy-tex.min.js"></script><script src="/lib/katex/mhchem.min.js"></script><script>window.config={"code":{"copyTitle":"å¤åˆ¶åˆ°å‰ªè´´æ¿","maxShownLines":100},"comment":{},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false},"search":{"highlightTag":"em","lunrLanguageCode":"zh","lunrSegmentitURL":"/lib/lunr/lunr.segmentit.js","maxResultLength":10,"noResultsFound":"æ²¡æœ‰æ‰¾åˆ°ç»“æœ","snippetLength":50}};</script><script src="/js/theme.min.js"></script></body></html>
