
****** PlanAhead v14.3 (64-bit)
  **** Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Hardware/ISE/Project/RS_422/pa.fromNetlist.tcl
# create_project -name RS_422 -dir "E:/Hardware/ISE/Project/RS_422/planAhead_run_4" -part xc3s2000fg676-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Hardware/ISE/Project/RS_422/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Hardware/ISE/Project/RS_422} {ipcore_dir} }
# add_files [list {ipcore_dir/RAM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'E:/Hardware/ISE/Project/RS_422/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s2000fg676-5
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78352 kilobytes

Parsing EDIF File [./planAhead_run_4/RS_422.data/cache/top_ngc_e0aa8948.edif]
Finished Parsing EDIF File [./planAhead_run_4/RS_422.data/cache/top_ngc_e0aa8948.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design RAM.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM.edif ...
ngc2edif: Total memory usage is 78352 kilobytes

Reading core file 'E:/Hardware/ISE/Project/RS_422/ipcore_dir/RAM.ngc' for (cell view 'RAM', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./planAhead_run_4/RS_422.data/cache/RAM_ngc_25b65533.edif]
Finished Parsing EDIF File [./planAhead_run_4/RS_422.data/cache/RAM_ngc_25b65533.edif]
INFO: [Designutils 20-910] Reading macro library E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/ClockRegion.xml
Loading clock buffers from E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/ClockBuffers.xml
Loading package from E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/fg676/Package.xml
Loading io standards from E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/fg676/SSORules.xml
Loading list of drcs for the architecture : E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library E:/Hardware/ISE14.3/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [E:/Hardware/ISE/Project/RS_422/ipcore_dir/RAM.ncf]
Finished Parsing UCF File [E:/Hardware/ISE/Project/RS_422/ipcore_dir/RAM.ncf]
Parsing UCF File [E:/Hardware/ISE/Project/RS_422/top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'dout[7]' [E:/Hardware/ISE/Project/RS_422/top.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'dout[6]' [E:/Hardware/ISE/Project/RS_422/top.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'dout[5]' [E:/Hardware/ISE/Project/RS_422/top.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'dout[4]' [E:/Hardware/ISE/Project/RS_422/top.ucf:6]
Finished Parsing UCF File [E:/Hardware/ISE/Project/RS_422/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 84176307
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 550.910 ; gain = 112.066
exit
INFO: [Common 17-206] Exiting PlanAhead at Sat Jan 07 13:55:29 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
