
Cadence Tempus(TM) Timing Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.11-s111_1, built Thu May 16 09:07:16 PDT 2024
Options:	
Date:		Thu Feb 13 03:50:47 2025
Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
OS:		Oracle Linux Server 8.10

License:
		[03:50:47.483228] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

		tpsxl	Tempus Timing Signoff Solution XL	23.1	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_2072760_hViaHX'.
<CMD> ::stop_gui -keepDgui
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
<CMD> read_lib -max ../../../../PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib
<CMD> read_lib -min ../../../../PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib
<CMD> read_lib ../../../../PNR/auto_3x3_sky_scl/lib/sky130_tt_1.8_25_nldm.lib
<CMD> read_verilog SRC/fabric_netlists.v
<CMD> set_top_module fpga_top
#% Begin Load MMMC data ... (date=02/13 03:52:00, mem=1738.6M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=02/13 03:52:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1740.0M, current mem=1740.0M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner
Loading view definition file from .ssv_emulate_view_definition_2072760_722a58af-85d0-4f47-b7e0-63b8be839f1a.tcl
Reading default_emulate_libset_max timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
Read 109 cells in library 'sky130_ss_1.62_125' 
Reading default_emulate_libset_max timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_tt_1.8_25_nldm.lib' ...
Read 109 cells in library 'sky130_tt_1.8_25' 
Reading default_emulate_libset_min timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
Read 109 cells in library 'sky130_ff_1.98_0' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=38.0M, fe_cpu=0.38min, fe_real=1.22min, fe_mem=1690.5M) ***
#% Begin Load netlist data ... (date=02/13 03:52:00, mem=1747.3M)
*** Begin netlist parsing (mem=1690.5M) ***
Reading verilog netlist 'SRC/fabric_netlists.v'

*** Memory Usage v#2 (Current mem = 2080.477M, initial mem = 840.258M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2080.5M) ***
#% End Load netlist data ... (date=02/13 03:52:01, total cpu=0:00:00.4, real=0:00:00.0, peak res=1902.6M, current mem=1894.6M)
Set top cell to fpga_top.
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Building hierarchical netlist for Cell fpga_top ...
***** UseNewTieNetMode *****.
*** Netlist is NOT unique.
** info: there are 384 modules.
** info: there are 44808 stdCell insts.
** info: there are 44808 stdCell insts with at least one signal pin.

*** Memory Usage v#2 (Current mem = 2559.422M, initial mem = 840.258M) ***
Set Default Input Pin Transition as 0.1 ps.
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
/dev/null
Extraction setup Started for TopCell fpga_top 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Reading timing constraints file '/dev/null' ...
Current (total cpu=0:00:24.9, real=0:01:16, peak res=2423.6M, current mem=2286.3M)
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX8 INVX4
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY4X4 DLY2X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_constraint_mode
Extraction setup Started for TopCell fpga_top 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started for TopCell fpga_top 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started for TopCell fpga_top 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
default_emulate_libset_max default_emulate_libset_min
<CMD> read_sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__0_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__2_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_0__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_1__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_2__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/disable_configurable_memory_outputs.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/disable_configure_ports.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/disable_routing_multiplexer_outputs.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/disable_sb_outputs.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/global_ports.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_clb_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_io_mode_io_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__0_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__2_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__0_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__2_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__0_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__1_.sdc ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__2_.sdc
Current (total cpu=0:00:25.5, real=0:01:17, peak res=2423.6M, current mem=2084.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__0_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2104.5M, current mem=2104.5M)
Current (total cpu=0:00:25.6, real=0:01:17, peak res=2423.6M, current mem=2104.5M)
Current (total cpu=0:00:25.7, real=0:01:17, peak res=2423.6M, current mem=2104.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2104.9M, current mem=2104.9M)
Current (total cpu=0:00:25.8, real=0:01:17, peak res=2423.6M, current mem=2104.9M)
Current (total cpu=0:00:25.8, real=0:01:18, peak res=2423.6M, current mem=2104.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__2_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cbx_1__2_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2105.6M, current mem=2105.6M)
Current (total cpu=0:00:25.9, real=0:01:18, peak res=2423.6M, current mem=2105.6M)
Current (total cpu=0:00:25.9, real=0:01:18, peak res=2423.6M, current mem=2105.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_0__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_0__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2106.0M, current mem=2106.0M)
Current (total cpu=0:00:26.0, real=0:01:18, peak res=2423.6M, current mem=2106.0M)
Current (total cpu=0:00:26.1, real=0:01:18, peak res=2423.6M, current mem=2106.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_1__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2106.5M, current mem=2106.5M)
Current (total cpu=0:00:26.1, real=0:01:18, peak res=2423.6M, current mem=2106.5M)
Current (total cpu=0:00:26.2, real=0:01:18, peak res=2423.6M, current mem=2106.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_2__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/cby_2__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2107.3M, current mem=2107.3M)
Current (total cpu=0:00:26.3, real=0:01:18, peak res=2423.6M, current mem=2107.3M)
Current (total cpu=0:00:26.3, real=0:01:18, peak res=2423.6M, current mem=2107.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2109.6M, current mem=2109.6M)
Current (total cpu=0:00:26.4, real=0:01:18, peak res=2423.6M, current mem=2109.6M)
Current (total cpu=0:00:26.4, real=0:01:18, peak res=2423.6M, current mem=2109.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2118.3M, current mem=2118.3M)
Current (total cpu=0:00:26.6, real=0:01:18, peak res=2423.6M, current mem=2118.3M)
Current (total cpu=0:00:26.7, real=0:01:18, peak res=2423.6M, current mem=2118.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2120.2M, current mem=2120.2M)
Current (total cpu=0:00:26.8, real=0:01:19, peak res=2423.6M, current mem=2120.2M)
Current (total cpu=0:00:26.9, real=0:01:19, peak res=2423.6M, current mem=2120.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2120.9M, current mem=2120.9M)
Current (total cpu=0:00:26.9, real=0:01:19, peak res=2423.6M, current mem=2120.9M)
Current (total cpu=0:00:27.0, real=0:01:19, peak res=2423.6M, current mem=2120.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2121.7M, current mem=2121.7M)
Current (total cpu=0:00:27.1, real=0:01:19, peak res=2423.6M, current mem=2121.7M)
Current (total cpu=0:00:27.1, real=0:01:19, peak res=2423.6M, current mem=2121.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_clb_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:01.1, real=0:00:01.0, peak res=2121.9M, current mem=2121.9M)
Current (total cpu=0:00:28.2, real=0:01:20, peak res=2423.6M, current mem=2121.9M)
Current (total cpu=0:00:28.2, real=0:01:20, peak res=2423.6M, current mem=2121.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2122.3M, current mem=2122.3M)
Current (total cpu=0:00:28.3, real=0:01:20, peak res=2423.6M, current mem=2122.3M)
Current (total cpu=0:00:28.3, real=0:01:20, peak res=2423.6M, current mem=2122.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2122.7M, current mem=2122.7M)
Current (total cpu=0:00:28.4, real=0:01:20, peak res=2423.6M, current mem=2122.7M)
Current (total cpu=0:00:28.4, real=0:01:20, peak res=2423.6M, current mem=2122.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2123.0M, current mem=2123.0M)
Current (total cpu=0:00:28.5, real=0:01:20, peak res=2423.6M, current mem=2123.0M)
Current (total cpu=0:00:28.5, real=0:01:20, peak res=2423.6M, current mem=2123.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2123.4M, current mem=2123.4M)
Current (total cpu=0:00:28.6, real=0:01:20, peak res=2423.6M, current mem=2123.4M)
Current (total cpu=0:00:28.6, real=0:01:20, peak res=2423.6M, current mem=2123.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_io_mode_io_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2123.7M, current mem=2123.7M)
Current (total cpu=0:00:28.7, real=0:01:20, peak res=2423.6M, current mem=2123.7M)
Current (total cpu=0:00:28.8, real=0:01:20, peak res=2423.6M, current mem=2123.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__0_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2124.3M, current mem=2124.3M)
Current (total cpu=0:00:28.8, real=0:01:21, peak res=2423.6M, current mem=2124.3M)
Current (total cpu=0:00:28.9, real=0:01:21, peak res=2423.6M, current mem=2124.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2124.7M, current mem=2124.7M)
Current (total cpu=0:00:29.0, real=0:01:21, peak res=2423.6M, current mem=2124.7M)
Current (total cpu=0:00:29.0, real=0:01:21, peak res=2423.6M, current mem=2124.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__2_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_0__2_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2125.1M, current mem=2125.1M)
Current (total cpu=0:00:29.1, real=0:01:21, peak res=2423.6M, current mem=2125.1M)
Current (total cpu=0:00:29.1, real=0:01:21, peak res=2423.6M, current mem=2125.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__0_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2125.7M, current mem=2125.7M)
Current (total cpu=0:00:29.2, real=0:01:21, peak res=2423.6M, current mem=2125.7M)
Current (total cpu=0:00:29.2, real=0:01:21, peak res=2423.6M, current mem=2125.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2125.9M, current mem=2125.9M)
Current (total cpu=0:00:29.3, real=0:01:21, peak res=2423.6M, current mem=2125.9M)
Current (total cpu=0:00:29.4, real=0:01:21, peak res=2423.6M, current mem=2125.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__2_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_1__2_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2126.3M, current mem=2126.3M)
Current (total cpu=0:00:29.4, real=0:01:21, peak res=2423.6M, current mem=2126.3M)
Current (total cpu=0:00:29.5, real=0:01:21, peak res=2423.6M, current mem=2126.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__0_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2126.7M, current mem=2126.7M)
Current (total cpu=0:00:29.6, real=0:01:21, peak res=2423.6M, current mem=2126.7M)
Current (total cpu=0:00:29.6, real=0:01:21, peak res=2423.6M, current mem=2126.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__1_.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2127.1M, current mem=2127.1M)
Current (total cpu=0:00:29.7, real=0:01:21, peak res=2423.6M, current mem=2126.6M)
Current (total cpu=0:00:29.7, real=0:01:21, peak res=2423.6M, current mem=2126.6M)
Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SDC/sb_2__2_.sdc, Line 10).

INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2126.9M, current mem=2126.9M)
Current (total cpu=0:00:29.8, real=0:01:21, peak res=2423.6M, current mem=2126.9M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2997.28 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Name: fpga_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2020.02)
/dev/null
End delay calculation. (MEM=2175.26 CPU=0:00:10.5 REAL=0:00:10.0)
Begin loading slews from CTE ...
Loading slews from CTE completed...
End delay calculation (fullDC). (MEM=2172.72 CPU=0:00:11.0 REAL=0:00:11.0)
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Path 1: MET Path Delay Check
Endpoint:   grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0] (v)
Beginpoint: grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad[0]                                           (v) triggered by  leading edge of '@'
Path Groups: {default}
Path Delay                      0.000
= Required Time                 0.000
- Arrival Time                  0.000
= Slack Time                    0.000
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Instance                                                                              Arc                                                             Cell                                  Delay  Arrival  Required  
                                                                                                                                                                                                         Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      cby_0__1_/mux_right_ipin_0/INVX4_0_                                                   Y v                                                             -                                     -      0.000    0.000  
      cby_0__1_/mux_right_ipin_0                                                            out[0] v                                                        mux_tree_tapbuf_size4                 -      0.000    0.000  
      cby_0__1_                                                                             left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] v  cby_0__1_                             -      0.000    0.000  
      grid_io_left_0__1_/logical_tile_io_mode_io__0                                         io_outpad[0] v                                                  logical_tile_io_mode_io_              -      0.000    0.000  
      grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0  iopad_outpad[0] v                                               logical_tile_io_mode_physical__iopad  -      0.000    0.000  
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Loading  (fpga_top)
Traverse HInst (fpga_top)
<CMD> ctd_win -id ctdMain
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Analyzing clock structure...
Analyzing clock structure done.
Extracting original clock gating for prog_clk[0]...
  clock_tree prog_clk[0] contains 5317 sinks and 0 clock gates.
Extracting original clock gating for prog_clk[0] done.
Extracting original clock gating for clk[0]...
  clock_tree clk[0] contains 80 sinks and 0 clock gates.
Extracting original clock gating for clk[0] done.
The skew group clk[0]/default_emulate_constraint_mode was created. It contains 80 sinks and 1 sources.
The skew group prog_clk[0]/default_emulate_constraint_mode was created. It contains 5317 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
**ERROR: (IMPCCOPT-2174):	Cannot access net RC parasitic data because the design is not in the extracted state. Make sure that SPEF data is loaded.
**DIAG[ccopt/analysis/edi/netparasiticsmgr.cpp:78:bool Ccopt::Analysis::Edi::CanGetRcFromExtrNet(dbsNet*)]: NonFatalAssert Failed: Why timing analyzer but no detailed RC?
**DIAG[ccopt/analysis/edi/netparasiticsmgr.cpp:78:bool Ccopt::Analysis::Edi::CanGetRcFromExtrNet(dbsNet*)]: NonFatalAssert Failed: Why timing analyzer but no detailed RC?
**DIAG[ccopt/analysis/edi/netparasiticsmgr.cpp:78:bool Ccopt::Analysis::Edi::CanGetRcFromExtrNet(dbsNet*)]: NonFatalAssert Failed: Why timing analyzer but no detailed RC?
**DIAG[ccopt/analysis/edi/netparasiticsmgr.cpp:78:bool Ccopt::Analysis::Edi::CanGetRcFromExtrNet(dbsNet*)]: NonFatalAssert Failed: Why timing analyzer but no detailed RC?
**DIAG[ccopt/analysis/edi/netparasiticsmgr.cpp:78:bool Ccopt::Analysis::Edi::CanGetRcFromExtrNet(dbsNet*)]: NonFatalAssert Failed: Why timing analyzer but no detailed RC?
**ERROR: (IMPCCOPT-2174):	Cannot access net RC parasitic data because the design is not in the extracted state. Make sure that SPEF data is loaded.
**WARN: (IMPCCOPT-2168):	Cannot get non-ILM net parasitics from RCDB for net 'clk[0]' in RC corner default_emulate_rc_corner.
**ERROR: (IMPCCOPT-2175):	Unable to get/extract RC parasitics for net 'clk[0]'.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.2 real=0:00:00.7)
/dev/null
/dev/null
<CMD> selectObject Module grid_clb_2__2_
<CMD> deselectObject Module grid_clb_2__2_
<CMD> report_slack_histogram

#####################################################################
# report_slack_histogram at Thu Feb 13 15:02:05 CET 2025
#   slack file: /tmp/ssv_tmpdir_2072760_hViaHX/.histogram.2072760.slk
#   format    : not compact, step=0.5 ns
#   slack (ns): target=0.000  violating_only
#####################################################################

---------------------------------------------
| Slack Range (ns)     |  Count  |     Sum  |
+----------------------+---------+----------+
---------------------------------------------
