

================================================================
== Vitis HLS Report for 'ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6'
================================================================
* Date:           Fri Jun 14 11:19:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS_examen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_5_VITIS_LOOP_53_6  |        ?|        ?|        13|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    948|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    157|    -|
|Register         |        -|    -|     988|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     988|   1137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln52_1_fu_212_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln52_fu_195_p2         |         +|   0|  0|  135|         128|           1|
    |add_ln53_1_fu_285_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln53_2_fu_271_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln53_3_fu_266_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln53_fu_281_p2         |         +|   0|  0|   64|          64|          64|
    |sub_ln52_fu_241_p2         |         -|   0|  0|   71|          64|          64|
    |sub_ln53_fu_261_p2         |         -|   0|  0|   64|          64|          64|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln52_fu_190_p2        |      icmp|   0|  0|  135|         128|         128|
    |icmp_ln53_fu_207_p2        |      icmp|   0|  0|   71|          64|          64|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln52_fu_224_p3      |    select|   0|  0|   64|           1|          64|
    |select_ln53_fu_218_p3      |    select|   0|  0|   64|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  948|         775|         586|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |indvar21_fu_82                    |   9|          2|   64|        128|
    |indvar23_fu_78                    |   9|          2|   64|        128|
    |indvar_flatten6_fu_86             |   9|          2|  128|        256|
    |m_axi_output_r_WDATA              |  20|          4|    8|         32|
    |output_r_blk_n_AW                 |   9|          2|    1|          2|
    |output_r_blk_n_B                  |   9|          2|    1|          2|
    |output_r_blk_n_W                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 157|         34|  275|        568|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln52_1_reg_377                |   64|   0|   64|          0|
    |add_ln52_reg_356                  |  128|   0|  128|          0|
    |add_ln53_3_reg_394                |   64|   0|   64|          0|
    |ap_CS_fsm                         |    3|   0|    3|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |icmp_ln52_reg_352                 |    1|   0|    1|          0|
    |icmp_ln53_reg_371                 |    1|   0|    1|          0|
    |indvar21_fu_82                    |   64|   0|   64|          0|
    |indvar21_load_reg_366             |   64|   0|   64|          0|
    |indvar23_fu_78                    |   64|   0|   64|          0|
    |indvar23_load_reg_361             |   64|   0|   64|          0|
    |indvar_flatten6_fu_86             |  128|   0|  128|          0|
    |output_r_addr_reg_399             |   64|   0|   64|          0|
    |select_ln53_reg_382               |   64|   0|   64|          0|
    |sext_ln27_cast_reg_347            |   64|   0|   64|          0|
    |sub_ln52_reg_389                  |   57|   0|   64|          7|
    |zext_ln28_1_cast_reg_342          |   21|   0|   64|         43|
    |icmp_ln52_reg_352                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  988|  32|  975|         50|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6|  return value|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|   32|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WDATA     |  out|    8|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|   32|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RDATA     |   in|    8|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RFIFONUM  |   in|   11|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|                                                 output_r|       pointer|
|mul_ln31                 |   in|  128|     ap_none|                                                 mul_ln31|        scalar|
|sext_ln27                |   in|   11|     ap_none|                                                sext_ln27|        scalar|
|zext_ln28_1              |   in|   21|     ap_none|                                              zext_ln28_1|        scalar|
|output_r_offset          |   in|   64|     ap_none|                                          output_r_offset|        scalar|
|empty_64                 |   in|    8|     ap_none|                                                 empty_64|        scalar|
|empty_65                 |   in|    8|     ap_none|                                                 empty_65|        scalar|
|empty                    |   in|    8|     ap_none|                                                    empty|        scalar|
+-------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 3, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar23 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar21 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_26 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_65"   --->   Operation 20 'read' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_27 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_64"   --->   Operation 21 'read' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_r_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r_offset"   --->   Operation 22 'read' 'output_r_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln28_1_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln28_1"   --->   Operation 23 'read' 'zext_ln28_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sext_ln27"   --->   Operation 24 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul_ln31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln31"   --->   Operation 25 'read' 'mul_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast = zext i21 %zext_ln28_1_read"   --->   Operation 26 'zext' 'zext_ln28_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i11 %sext_ln27_read"   --->   Operation 27 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty_1, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten6"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar21"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar23"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond62"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i128 %indvar_flatten6" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 33 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (5.35ns)   --->   "%icmp_ln52 = icmp_eq  i128 %indvar_flatten6_load, i128 %mul_ln31_read" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 35 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 5.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (5.35ns)   --->   "%add_ln52 = add i128 %indvar_flatten6_load, i128 1" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 36 'add' 'add_ln52' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc87, void %for.inc138.loopexit27.exitStub" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 37 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar23_load = load i64 %indvar23" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 38 'load' 'indvar23_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar21_load = load i64 %indvar21" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 39 'load' 'indvar21_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.52ns)   --->   "%icmp_ln53 = icmp_eq  i64 %indvar23_load, i64 %sext_ln27_cast" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 40 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (3.52ns)   --->   "%add_ln52_1 = add i64 %indvar21_load, i64 1" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 41 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.00>
ST_3 : Operation 42 [1/1] (1.48ns)   --->   "%select_ln53 = select i1 %icmp_ln53, i64 0, i64 %indvar23_load" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 42 'select' 'select_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.48ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i64 %add_ln52_1, i64 %indvar21_load" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 43 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52)   --->   "%shl_ln52 = shl i64 %select_ln52, i64 11" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 44 'shl' 'shl_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52)   --->   "%shl_ln52_1 = shl i64 %select_ln52, i64 7" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 45 'shl' 'shl_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln52 = sub i64 %shl_ln52, i64 %shl_ln52_1" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 46 'sub' 'sub_ln52' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln52 = store i128 %add_ln52, i128 %indvar_flatten6" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 47 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln52 = store i64 %select_ln52, i64 %indvar21" [HLS_examen/sources/hls_examen.c:52]   --->   Operation 48 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln53 = shl i64 %select_ln53, i64 2" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 49 'shl' 'shl_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53 = sub i64 %shl_ln53, i64 %select_ln53" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 50 'sub' 'sub_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln53_3 = add i64 %sub_ln52, i64 %sub_ln53" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 51 'add' 'add_ln53_3' <Predicate = (!icmp_ln52)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln53_2 = add i64 %select_ln53, i64 1" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 52 'add' 'add_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %add_ln53_2, i64 %indvar23" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 53 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.30>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i64 %zext_ln28_1_cast, i64 %output_r_offset_read" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 54 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln53_1 = add i64 %add_ln53_3, i64 %add_ln53" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 55 'add' 'add_ln53_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %add_ln53_1" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 56 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 57 [1/1] (5.84ns)   --->   "%empty_258 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %output_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 57 'writereq' 'empty_258' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 58 [1/1] (5.84ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %tmp_27, i1 1" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 58 'write' 'write_ln53' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 59 [1/1] (5.84ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %tmp_26, i1 1" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 59 'write' 'write_ln53' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 60 [1/1] (5.84ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %tmp, i1 1" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 60 'write' 'write_ln53' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 61 [5/5] (5.84ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 61 'writeresp' 'empty_259' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 62 [4/5] (5.84ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 62 'writeresp' 'empty_259' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 63 [3/5] (5.84ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 63 'writeresp' 'empty_259' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 64 [2/5] (5.84ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 64 'writeresp' 'empty_259' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_5_VITIS_LOOP_53_6_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 66 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/5] (5.84ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 67 'writeresp' 'empty_259' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond62" [HLS_examen/sources/hls_examen.c:53]   --->   Operation 68 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln28_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar23             (alloca       ) [ 011110000000000]
indvar21             (alloca       ) [ 011100000000000]
indvar_flatten6      (alloca       ) [ 011100000000000]
tmp                  (read         ) [ 011111111100000]
tmp_26               (read         ) [ 011111111000000]
tmp_27               (read         ) [ 011111110000000]
output_r_offset_read (read         ) [ 011111000000000]
zext_ln28_1_read     (read         ) [ 000000000000000]
sext_ln27_read       (read         ) [ 000000000000000]
mul_ln31_read        (read         ) [ 001000000000000]
zext_ln28_1_cast     (zext         ) [ 011111000000000]
sext_ln27_cast       (sext         ) [ 001000000000000]
specinterface_ln0    (specinterface) [ 000000000000000]
store_ln0            (store        ) [ 000000000000000]
store_ln0            (store        ) [ 000000000000000]
store_ln0            (store        ) [ 000000000000000]
br_ln0               (br           ) [ 000000000000000]
indvar_flatten6_load (load         ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000]
icmp_ln52            (icmp         ) [ 011111111111000]
add_ln52             (add          ) [ 000100000000000]
br_ln52              (br           ) [ 000000000000000]
indvar23_load        (load         ) [ 000100000000000]
indvar21_load        (load         ) [ 000100000000000]
icmp_ln53            (icmp         ) [ 000100000000000]
add_ln52_1           (add          ) [ 000100000000000]
select_ln53          (select       ) [ 010010000000000]
select_ln52          (select       ) [ 000000000000000]
shl_ln52             (shl          ) [ 000000000000000]
shl_ln52_1           (shl          ) [ 000000000000000]
sub_ln52             (sub          ) [ 010010000000000]
store_ln52           (store        ) [ 000000000000000]
store_ln52           (store        ) [ 000000000000000]
shl_ln53             (shl          ) [ 000000000000000]
sub_ln53             (sub          ) [ 000000000000000]
add_ln53_3           (add          ) [ 001001000000000]
add_ln53_2           (add          ) [ 000000000000000]
store_ln53           (store        ) [ 000000000000000]
add_ln53             (add          ) [ 000000000000000]
add_ln53_1           (add          ) [ 000000000000000]
output_r_addr        (getelementptr) [ 011100111111111]
empty_258            (writereq     ) [ 000000000000000]
write_ln53           (write        ) [ 000000000000000]
write_ln53           (write        ) [ 000000000000000]
write_ln53           (write        ) [ 000000000000000]
specloopname_ln0     (specloopname ) [ 000000000000000]
specpipeline_ln53    (specpipeline ) [ 000000000000000]
empty_259            (writeresp    ) [ 000000000000000]
br_ln53              (br           ) [ 000000000000000]
ret_ln0              (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln27">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln28_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty_64">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_65">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="empty">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_5_VITIS_LOOP_53_6_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="indvar23_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar23/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar21_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar21/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten6_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_26_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_27_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_r_offset_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_offset_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln28_1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="21" slack="0"/>
<pin id="116" dir="0" index="1" bw="21" slack="0"/>
<pin id="117" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln28_1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln27_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul_ln31_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln31_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_writeresp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="1"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_258/6 empty_259/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln53_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2"/>
<pin id="142" dir="0" index="2" bw="8" slack="6"/>
<pin id="143" dir="0" index="3" bw="1" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln53_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="3"/>
<pin id="150" dir="0" index="2" bw="8" slack="7"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln53_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="4"/>
<pin id="158" dir="0" index="2" bw="8" slack="8"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln28_1_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="21" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln27_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="128" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten6_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="1"/>
<pin id="189" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln52_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="0"/>
<pin id="192" dir="0" index="1" bw="128" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln52_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="128" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar23_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar23_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar21_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar21_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln53_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln52_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln53_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="64" slack="1"/>
<pin id="222" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln52_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="0" index="2" bw="64" slack="1"/>
<pin id="228" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln52_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln52/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln52_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln52_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln52_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln52/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln52_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="128" slack="1"/>
<pin id="249" dir="0" index="1" bw="128" slack="2"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln52_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="2"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln53_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln53/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_ln53_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="1"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln53_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_3/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln53_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln53_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="3"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln53_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="21" slack="4"/>
<pin id="283" dir="0" index="1" bw="64" slack="4"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln53_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="output_r_addr_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="indvar23_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar23 "/>
</bind>
</comp>

<comp id="303" class="1005" name="indvar21_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar21 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten6_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="128" slack="0"/>
<pin id="312" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="8"/>
<pin id="319" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_26_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="7"/>
<pin id="324" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_27_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="6"/>
<pin id="329" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="332" class="1005" name="output_r_offset_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="4"/>
<pin id="334" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="output_r_offset_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="mul_ln31_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="128" slack="1"/>
<pin id="339" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln28_1_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="4"/>
<pin id="344" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln28_1_cast "/>
</bind>
</comp>

<comp id="347" class="1005" name="sext_ln27_cast_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_cast "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln52_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln52_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="128" slack="1"/>
<pin id="358" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="361" class="1005" name="indvar23_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar23_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="indvar21_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar21_load "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln53_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln52_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="select_ln53_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="389" class="1005" name="sub_ln52_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln52 "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln53_3_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="output_r_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="167"><net_src comp="114" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="120" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="187" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="233"><net_src comp="224" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="224" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="229" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="224" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="78" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="306"><net_src comp="82" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="313"><net_src comp="86" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="320"><net_src comp="90" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="325"><net_src comp="96" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="330"><net_src comp="102" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="335"><net_src comp="108" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="340"><net_src comp="126" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="345"><net_src comp="164" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="350"><net_src comp="168" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="355"><net_src comp="190" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="195" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="364"><net_src comp="201" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="369"><net_src comp="204" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="374"><net_src comp="207" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="380"><net_src comp="212" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="385"><net_src comp="218" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="392"><net_src comp="241" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="397"><net_src comp="266" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="402"><net_src comp="290" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 7 8 9 10 11 12 13 14 }
 - Input state : 
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : output_r | {}
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : mul_ln31 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : sext_ln27 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : zext_ln28_1 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : output_r_offset | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : empty_64 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : empty_65 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
		icmp_ln53 : 1
		add_ln52_1 : 1
	State 3
		shl_ln52 : 1
		shl_ln52_1 : 1
		sub_ln52 : 1
		store_ln52 : 1
	State 4
		add_ln53_3 : 1
		store_ln53 : 1
	State 5
		add_ln53_1 : 1
		output_r_addr : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          add_ln52_fu_195         |    0    |   135   |
|          |         add_ln52_1_fu_212        |    0    |    71   |
|    add   |         add_ln53_3_fu_266        |    0    |    64   |
|          |         add_ln53_2_fu_271        |    0    |    71   |
|          |          add_ln53_fu_281         |    0    |    64   |
|          |         add_ln53_1_fu_285        |    0    |    64   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln52_fu_190         |    0    |   135   |
|          |         icmp_ln53_fu_207         |    0    |    71   |
|----------|----------------------------------|---------|---------|
|    sub   |          sub_ln52_fu_241         |    0    |    71   |
|          |          sub_ln53_fu_261         |    0    |    64   |
|----------|----------------------------------|---------|---------|
|  select  |        select_ln53_fu_218        |    0    |    64   |
|          |        select_ln52_fu_224        |    0    |    64   |
|----------|----------------------------------|---------|---------|
|          |          tmp_read_fu_90          |    0    |    0    |
|          |         tmp_26_read_fu_96        |    0    |    0    |
|          |        tmp_27_read_fu_102        |    0    |    0    |
|   read   | output_r_offset_read_read_fu_108 |    0    |    0    |
|          |   zext_ln28_1_read_read_fu_114   |    0    |    0    |
|          |    sext_ln27_read_read_fu_120    |    0    |    0    |
|          |     mul_ln31_read_read_fu_126    |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_132       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln53_write_fu_139     |    0    |    0    |
|   write  |      write_ln53_write_fu_147     |    0    |    0    |
|          |      write_ln53_write_fu_155     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |      zext_ln28_1_cast_fu_164     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |       sext_ln27_cast_fu_168      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          shl_ln52_fu_229         |    0    |    0    |
|    shl   |         shl_ln52_1_fu_235        |    0    |    0    |
|          |          shl_ln53_fu_256         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   938   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln52_1_reg_377     |   64   |
|      add_ln52_reg_356      |   128  |
|     add_ln53_3_reg_394     |   64   |
|      icmp_ln52_reg_352     |    1   |
|      icmp_ln53_reg_371     |    1   |
|    indvar21_load_reg_366   |   64   |
|      indvar21_reg_303      |   64   |
|    indvar23_load_reg_361   |   64   |
|      indvar23_reg_296      |   64   |
|   indvar_flatten6_reg_310  |   128  |
|    mul_ln31_read_reg_337   |   128  |
|    output_r_addr_reg_399   |    8   |
|output_r_offset_read_reg_332|   64   |
|     select_ln53_reg_382    |   64   |
|   sext_ln27_cast_reg_347   |   64   |
|      sub_ln52_reg_389      |   64   |
|       tmp_26_reg_322       |    8   |
|       tmp_27_reg_327       |    8   |
|         tmp_reg_317        |    8   |
|  zext_ln28_1_cast_reg_342  |   64   |
+----------------------------+--------+
|            Total           |  1122  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_132 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   938  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |  1122  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1122  |   938  |
+-----------+--------+--------+--------+
