Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Fri Nov 16 23:36:57 2018
| Host              : geralt-Lenovo-Y50-70 running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.812      -12.920                     59               198913       -0.141       -0.528                     39               198913        3.654        0.000                       0                 80416  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.812      -12.920                     59               165738       -0.141       -0.528                     39               165738        3.654        0.000                       0                 80416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.102        0.000                      0                33175        0.110        0.000                      0                33175  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           59  Failing Endpoints,  Worst Slack       -0.812ns,  Total Violation      -12.920ns
Hold  :           39  Failing Endpoints,  Worst Slack       -0.141ns,  Total Violation       -0.528ns
PW    :            0  Failing Endpoints,  Worst Slack        3.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/need_bubble_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.406ns  (logic 1.772ns (14.283%)  route 10.634ns (85.717%))
  Logic Levels:           17  (CARRY8=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 13.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.155ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.199 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/Q
                         net (fo=108, routed)         0.771     2.970    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__1
    SLICE_X88Y100        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.093 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___84_i_1__0/O
                         net (fo=44, routed)          0.990     4.083    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/regs_num_reg[1]_0
    SLICE_X84Y107        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.183 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___497_i_1/O
                         net (fo=8, routed)           0.767     4.950    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_6
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.003 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4/O
                         net (fo=3, routed)           0.819     5.822    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4_n_0
    SLICE_X84Y110        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     5.967 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_2/O
                         net (fo=10, routed)          0.854     6.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]
    SLICE_X85Y105        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.872 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___441_i_1/O
                         net (fo=2, routed)           0.412     7.284    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/partial_width_in_last_reg[2]_4
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.336 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___441/O
                         net (fo=3, routed)           0.415     7.751    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/bubble_num_reg[0]_5
    SLICE_X86Y105        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.802 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601/O
                         net (fo=1, routed)           0.022     7.824    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/partial_width_in_last_reg[6]_1[2]
    SLICE_X86Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.105     7.929 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_16/CO[5]
                         net (fo=3, routed)           0.514     8.443    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/u_core/u_cal1d/split_small_active260_in
    SLICE_X87Y105        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     8.559 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_6/O
                         net (fo=16, routed)          0.937     9.496    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[0]_11
    SLICE_X85Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     9.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___124_i_3/O
                         net (fo=4, routed)           0.586    10.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_4
    SLICE_X86Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.291 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42/O
                         net (fo=3, routed)           0.431    10.722    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42_n_0
    SLICE_X86Y113        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    10.845 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24/O
                         net (fo=1, routed)           0.204    11.049    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24_n_0
    SLICE_X86Y113        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    11.197 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8/O
                         net (fo=2, routed)           0.425    11.622    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8_n_0
    SLICE_X86Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    11.675 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_2/O
                         net (fo=8, routed)           0.926    12.601    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_1
    SLICE_X85Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158    12.759 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_2/O
                         net (fo=1, routed)           0.484    13.243    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_2_n_0
    SLICE_X85Y106        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    13.292 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_1/O
                         net (fo=4, routed)           0.546    13.838    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/pipe_skid_pdp_datin_pd_f0_reg[20]
    SLICE_X85Y107        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157    13.995 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___610/O
                         net (fo=1, routed)           0.531    14.526    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[20]_0
    SLICE_X85Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/need_bubble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        1.119    13.672    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/nvdla_op_gated_clk_core_1
    SLICE_X85Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/need_bubble_reg/C
                         clock pessimism              0.176    13.848    
                         clock uncertainty           -0.159    13.689    
    SLICE_X85Y107        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    13.714    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/need_bubble_reg
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 1.654ns (13.692%)  route 10.426ns (86.308%))
  Logic Levels:           17  (CARRY8=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 13.548 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.155ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.199 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/Q
                         net (fo=108, routed)         0.771     2.970    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__1
    SLICE_X88Y100        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.093 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___84_i_1__0/O
                         net (fo=44, routed)          0.990     4.083    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/regs_num_reg[1]_0
    SLICE_X84Y107        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.183 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___497_i_1/O
                         net (fo=8, routed)           0.767     4.950    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_6
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.003 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4/O
                         net (fo=3, routed)           0.819     5.822    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4_n_0
    SLICE_X84Y110        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     5.967 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_2/O
                         net (fo=10, routed)          0.854     6.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]
    SLICE_X85Y105        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.872 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___441_i_1/O
                         net (fo=2, routed)           0.412     7.284    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/partial_width_in_last_reg[2]_4
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.336 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___441/O
                         net (fo=3, routed)           0.415     7.751    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/bubble_num_reg[0]_5
    SLICE_X86Y105        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.802 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601/O
                         net (fo=1, routed)           0.022     7.824    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/partial_width_in_last_reg[6]_1[2]
    SLICE_X86Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.105     7.929 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_16/CO[5]
                         net (fo=3, routed)           0.514     8.443    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/u_core/u_cal1d/split_small_active260_in
    SLICE_X87Y105        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     8.559 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_6/O
                         net (fo=16, routed)          0.937     9.496    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[0]_11
    SLICE_X85Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     9.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___124_i_3/O
                         net (fo=4, routed)           0.586    10.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_4
    SLICE_X86Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.291 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42/O
                         net (fo=3, routed)           0.431    10.722    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42_n_0
    SLICE_X86Y113        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    10.845 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24/O
                         net (fo=1, routed)           0.204    11.049    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24_n_0
    SLICE_X86Y113        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    11.197 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8/O
                         net (fo=2, routed)           0.425    11.622    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8_n_0
    SLICE_X86Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    11.675 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_2/O
                         net (fo=8, routed)           0.926    12.601    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_1
    SLICE_X85Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158    12.759 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_2/O
                         net (fo=1, routed)           0.484    13.243    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_2_n_0
    SLICE_X85Y106        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    13.292 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_1/O
                         net (fo=4, routed)           0.811    14.103    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_2
    SLICE_X89Y107        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    14.142 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num[0]_i_1/O
                         net (fo=1, routed)           0.058    14.200    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[20]_2[0]
    SLICE_X89Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.995    13.548    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/nvdla_op_gated_clk_core_1
    SLICE_X89Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[0]/C
                         clock pessimism              0.176    13.724    
                         clock uncertainty           -0.159    13.565    
    SLICE_X89Y107        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.590    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[0]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_mem_1strd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.066ns  (logic 1.413ns (11.711%)  route 10.653ns (88.289%))
  Logic Levels:           12  (LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 13.551 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.155ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.196 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/Q
                         net (fo=108, routed)         1.420     3.616    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__0
    SLICE_X92Y94         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.725 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___130_i_21/O
                         net (fo=8, routed)           1.070     4.795    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/di_d_reg[64]_6
    SLICE_X92Y101        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     4.891 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3/O
                         net (fo=2, routed)           0.659     5.550    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3_n_0
    SLICE_X92Y101        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     5.696 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_2/O
                         net (fo=26, routed)          1.272     6.968    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/split_num_reg[4]
    SLICE_X95Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.058 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i___508_i_6/O
                         net (fo=11, routed)          0.747     7.805    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]_1
    SLICE_X91Y99         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     7.952 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3/O
                         net (fo=2, routed)           0.754     8.706    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3_n_0
    SLICE_X91Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     8.795 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0/O
                         net (fo=1, routed)           0.652     9.447    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0_n_0
    SLICE_X96Y97         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     9.595 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3/O
                         net (fo=1, routed)           0.556    10.151    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3_n_0
    SLICE_X96Y95         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    10.239 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_1__0/O
                         net (fo=25, routed)          1.049    11.288    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]
    SLICE_X95Y89         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    11.411 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___116_i_1/O
                         net (fo=24, routed)          0.648    12.059    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/strip_ycnt_stride_reg[2]
    SLICE_X95Y83         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    12.216 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en[3]_i_3/O
                         net (fo=2, routed)           0.366    12.582    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pdp_op_pending_reg_1
    SLICE_X95Y82         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    12.617 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_en[3]_i_2/O
                         net (fo=6, routed)           0.968    13.585    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_en[3]_i_2_n_0
    SLICE_X98Y85         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109    13.694 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_mem_1strd[3]_i_1/O
                         net (fo=1, routed)           0.492    14.186    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_mem_1strd[3]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_mem_1strd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.998    13.551    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/nvdla_op_gated_clk_core_1
    SLICE_X98Y85         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_mem_1strd_reg[3]/C
                         clock pessimism              0.176    13.727    
                         clock uncertainty           -0.159    13.568    
    SLICE_X98Y85         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    13.593    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_mem_1strd_reg[3]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 1.775ns (14.814%)  route 10.207ns (85.186%))
  Logic Levels:           17  (CARRY8=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 13.549 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.155ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.199 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/Q
                         net (fo=108, routed)         0.771     2.970    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__1
    SLICE_X88Y100        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.093 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___84_i_1__0/O
                         net (fo=44, routed)          0.990     4.083    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/regs_num_reg[1]_0
    SLICE_X84Y107        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.183 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___497_i_1/O
                         net (fo=8, routed)           0.767     4.950    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_6
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.003 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4/O
                         net (fo=3, routed)           0.819     5.822    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4_n_0
    SLICE_X84Y110        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     5.967 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_2/O
                         net (fo=10, routed)          0.854     6.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]
    SLICE_X85Y105        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.872 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___441_i_1/O
                         net (fo=2, routed)           0.412     7.284    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/partial_width_in_last_reg[2]_4
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.336 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___441/O
                         net (fo=3, routed)           0.415     7.751    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/bubble_num_reg[0]_5
    SLICE_X86Y105        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.802 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601/O
                         net (fo=1, routed)           0.022     7.824    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/partial_width_in_last_reg[6]_1[2]
    SLICE_X86Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.105     7.929 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_16/CO[5]
                         net (fo=3, routed)           0.514     8.443    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/u_core/u_cal1d/split_small_active260_in
    SLICE_X87Y105        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     8.559 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_6/O
                         net (fo=16, routed)          0.937     9.496    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[0]_11
    SLICE_X85Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     9.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___124_i_3/O
                         net (fo=4, routed)           0.586    10.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_4
    SLICE_X86Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.291 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42/O
                         net (fo=3, routed)           0.431    10.722    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42_n_0
    SLICE_X86Y113        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    10.845 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24/O
                         net (fo=1, routed)           0.204    11.049    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24_n_0
    SLICE_X86Y113        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    11.197 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8/O
                         net (fo=2, routed)           0.425    11.622    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8_n_0
    SLICE_X86Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    11.675 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_2/O
                         net (fo=8, routed)           0.926    12.601    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_1
    SLICE_X85Y106        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146    12.747 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___40_i_3__1/O
                         net (fo=2, routed)           0.329    13.076    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/need_bubble_reg
    SLICE_X87Y107        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    13.175 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/i___42_i_1__0/O
                         net (fo=3, routed)           0.733    13.908    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/last_out_cnt_reg[1]
    SLICE_X89Y107        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122    14.030 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/last_out_cnt[1]_i_1/O
                         net (fo=1, routed)           0.072    14.102    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo_n_27
    SLICE_X89Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.996    13.549    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/nvdla_op_gated_clk_core_1
    SLICE_X89Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[1]/C
                         clock pessimism              0.176    13.725    
                         clock uncertainty           -0.159    13.566    
    SLICE_X89Y107        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.591    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.953ns  (logic 1.788ns (14.959%)  route 10.165ns (85.041%))
  Logic Levels:           17  (CARRY8=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 13.549 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.155ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.199 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/Q
                         net (fo=108, routed)         0.771     2.970    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__1
    SLICE_X88Y100        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.093 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___84_i_1__0/O
                         net (fo=44, routed)          0.990     4.083    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/regs_num_reg[1]_0
    SLICE_X84Y107        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.183 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___497_i_1/O
                         net (fo=8, routed)           0.767     4.950    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_6
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.003 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4/O
                         net (fo=3, routed)           0.819     5.822    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4_n_0
    SLICE_X84Y110        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     5.967 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_2/O
                         net (fo=10, routed)          0.854     6.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]
    SLICE_X85Y105        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.872 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___441_i_1/O
                         net (fo=2, routed)           0.412     7.284    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/partial_width_in_last_reg[2]_4
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.336 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___441/O
                         net (fo=3, routed)           0.415     7.751    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/bubble_num_reg[0]_5
    SLICE_X86Y105        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.802 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601/O
                         net (fo=1, routed)           0.022     7.824    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/partial_width_in_last_reg[6]_1[2]
    SLICE_X86Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.105     7.929 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_16/CO[5]
                         net (fo=3, routed)           0.514     8.443    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/u_core/u_cal1d/split_small_active260_in
    SLICE_X87Y105        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     8.559 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_6/O
                         net (fo=16, routed)          0.937     9.496    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[0]_11
    SLICE_X85Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     9.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___124_i_3/O
                         net (fo=4, routed)           0.586    10.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_4
    SLICE_X86Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.291 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42/O
                         net (fo=3, routed)           0.431    10.722    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42_n_0
    SLICE_X86Y113        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    10.845 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24/O
                         net (fo=1, routed)           0.204    11.049    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24_n_0
    SLICE_X86Y113        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    11.197 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8/O
                         net (fo=2, routed)           0.425    11.622    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8_n_0
    SLICE_X86Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    11.675 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_2/O
                         net (fo=8, routed)           0.926    12.601    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_1
    SLICE_X85Y106        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146    12.747 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___40_i_3__1/O
                         net (fo=2, routed)           0.329    13.076    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/need_bubble_reg
    SLICE_X87Y107        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    13.175 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/i___42_i_1__0/O
                         net (fo=3, routed)           0.733    13.908    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/last_out_cnt_reg[1]
    SLICE_X89Y107        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135    14.043 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/last_out_cnt[2]_i_1/O
                         net (fo=1, routed)           0.030    14.073    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo_n_26
    SLICE_X89Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.996    13.549    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/nvdla_op_gated_clk_core_1
    SLICE_X89Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[2]/C
                         clock pessimism              0.176    13.725    
                         clock uncertainty           -0.159    13.566    
    SLICE_X89Y107        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.591    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.833ns  (logic 1.451ns (12.262%)  route 10.382ns (87.738%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.557 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.155ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.196 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/Q
                         net (fo=108, routed)         1.420     3.616    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__0
    SLICE_X92Y94         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.725 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___130_i_21/O
                         net (fo=8, routed)           1.070     4.795    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/di_d_reg[64]_6
    SLICE_X92Y101        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     4.891 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3/O
                         net (fo=2, routed)           0.659     5.550    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3_n_0
    SLICE_X92Y101        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     5.696 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_2/O
                         net (fo=26, routed)          1.272     6.968    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/split_num_reg[4]
    SLICE_X95Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.058 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i___508_i_6/O
                         net (fo=11, routed)          0.747     7.805    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]_1
    SLICE_X91Y99         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     7.952 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3/O
                         net (fo=2, routed)           0.754     8.706    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3_n_0
    SLICE_X91Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     8.795 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0/O
                         net (fo=1, routed)           0.652     9.447    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0_n_0
    SLICE_X96Y97         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     9.595 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3/O
                         net (fo=1, routed)           0.556    10.151    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3_n_0
    SLICE_X96Y95         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    10.239 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_1__0/O
                         net (fo=25, routed)          1.049    11.288    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]
    SLICE_X95Y89         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    11.411 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___116_i_1/O
                         net (fo=24, routed)          0.634    12.045    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/strip_ycnt_stride_reg[2]
    SLICE_X95Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    12.095 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en[3]_i_4/O
                         net (fo=4, routed)           0.317    12.412    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5_reg[2]_2
    SLICE_X95Y83         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148    12.560 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en[5]_i_2/O
                         net (fo=6, routed)           0.772    13.332    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5_reg[2]
    SLICE_X99Y85         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    13.473 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5[2]_i_1/O
                         net (fo=3, routed)           0.480    13.953    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_en_reg[5]_0[0]
    SLICE_X99Y83         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        1.004    13.557    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/nvdla_op_gated_clk_core_1
    SLICE_X99Y83         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[2]/C
                         clock pessimism              0.176    13.733    
                         clock uncertainty           -0.159    13.574    
    SLICE_X99Y83         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    13.514    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[2]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.437ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.831ns  (logic 1.451ns (12.264%)  route 10.380ns (87.736%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.557 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.155ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.196 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/Q
                         net (fo=108, routed)         1.420     3.616    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__0
    SLICE_X92Y94         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.725 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___130_i_21/O
                         net (fo=8, routed)           1.070     4.795    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/di_d_reg[64]_6
    SLICE_X92Y101        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     4.891 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3/O
                         net (fo=2, routed)           0.659     5.550    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3_n_0
    SLICE_X92Y101        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     5.696 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_2/O
                         net (fo=26, routed)          1.272     6.968    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/split_num_reg[4]
    SLICE_X95Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.058 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i___508_i_6/O
                         net (fo=11, routed)          0.747     7.805    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]_1
    SLICE_X91Y99         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     7.952 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3/O
                         net (fo=2, routed)           0.754     8.706    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3_n_0
    SLICE_X91Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     8.795 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0/O
                         net (fo=1, routed)           0.652     9.447    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0_n_0
    SLICE_X96Y97         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     9.595 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3/O
                         net (fo=1, routed)           0.556    10.151    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3_n_0
    SLICE_X96Y95         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    10.239 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_1__0/O
                         net (fo=25, routed)          1.049    11.288    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]
    SLICE_X95Y89         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    11.411 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___116_i_1/O
                         net (fo=24, routed)          0.634    12.045    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/strip_ycnt_stride_reg[2]
    SLICE_X95Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    12.095 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en[3]_i_4/O
                         net (fo=4, routed)           0.317    12.412    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5_reg[2]_2
    SLICE_X95Y83         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148    12.560 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en[5]_i_2/O
                         net (fo=6, routed)           0.772    13.332    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5_reg[2]
    SLICE_X99Y85         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    13.473 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5[2]_i_1/O
                         net (fo=3, routed)           0.478    13.951    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_en_reg[5]_0[0]
    SLICE_X99Y83         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        1.004    13.557    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/nvdla_op_gated_clk_core_1
    SLICE_X99Y83         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[1]/C
                         clock pessimism              0.176    13.733    
                         clock uncertainty           -0.159    13.574    
    SLICE_X99Y83         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    13.514    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_5_reg[1]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 -0.437    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.834ns  (logic 1.635ns (13.816%)  route 10.199ns (86.184%))
  Logic Levels:           17  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 13.482 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.155ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.199 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/Q
                         net (fo=108, routed)         0.771     2.970    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__1
    SLICE_X88Y100        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.093 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___84_i_1__0/O
                         net (fo=44, routed)          0.990     4.083    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/regs_num_reg[1]_0
    SLICE_X84Y107        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.183 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___497_i_1/O
                         net (fo=8, routed)           0.767     4.950    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_6
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.003 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4/O
                         net (fo=3, routed)           0.819     5.822    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4_n_0
    SLICE_X84Y110        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     5.967 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_2/O
                         net (fo=10, routed)          0.854     6.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]
    SLICE_X85Y105        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.872 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___441_i_1/O
                         net (fo=2, routed)           0.412     7.284    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/partial_width_in_last_reg[2]_4
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.336 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___441/O
                         net (fo=3, routed)           0.415     7.751    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/bubble_num_reg[0]_5
    SLICE_X86Y105        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.802 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601/O
                         net (fo=1, routed)           0.022     7.824    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/partial_width_in_last_reg[6]_1[2]
    SLICE_X86Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.105     7.929 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_16/CO[5]
                         net (fo=3, routed)           0.514     8.443    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/u_core/u_cal1d/split_small_active260_in
    SLICE_X87Y105        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     8.559 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_6/O
                         net (fo=16, routed)          0.937     9.496    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[0]_11
    SLICE_X85Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     9.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___124_i_3/O
                         net (fo=4, routed)           0.586    10.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_4
    SLICE_X86Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.291 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42/O
                         net (fo=3, routed)           0.463    10.754    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42_n_0
    SLICE_X85Y111        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    10.843 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_30/O
                         net (fo=1, routed)           0.250    11.093    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_30_n_0
    SLICE_X85Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    11.192 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_9/O
                         net (fo=2, routed)           0.435    11.627    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_9_n_0
    SLICE_X87Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.717 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_1/O
                         net (fo=10, routed)          0.793    12.510    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pad_right_reg[2]
    SLICE_X89Y107        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    12.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/i___40_i_2__1/O
                         net (fo=2, routed)           0.505    13.052    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d_n_68
    SLICE_X85Y107        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148    13.200 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___40/O
                         net (fo=1, routed)           0.594    13.794    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/last_out_cnt_reg[2]_1
    SLICE_X84Y107        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    13.882 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/last_out_en_i_1/O
                         net (fo=1, routed)           0.072    13.954    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo_n_75
    SLICE_X84Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.929    13.482    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/nvdla_op_gated_clk_core_1
    SLICE_X84Y107        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg/C
                         clock pessimism              0.176    13.658    
                         clock uncertainty           -0.159    13.499    
    SLICE_X84Y107        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.524    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg
  -------------------------------------------------------------------
                         required time                         13.524    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.816ns  (logic 1.651ns (13.973%)  route 10.165ns (86.027%))
  Logic Levels:           17  (CARRY8=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 13.489 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.155ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.199 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__1/Q
                         net (fo=108, routed)         0.771     2.970    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__1
    SLICE_X88Y100        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.093 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___84_i_1__0/O
                         net (fo=44, routed)          0.990     4.083    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/regs_num_reg[1]_0
    SLICE_X84Y107        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.183 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___497_i_1/O
                         net (fo=8, routed)           0.767     4.950    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_6
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.003 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4/O
                         net (fo=3, routed)           0.819     5.822    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_4_n_0
    SLICE_X84Y110        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     5.967 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___119_i_2/O
                         net (fo=10, routed)          0.854     6.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]
    SLICE_X85Y105        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.872 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___441_i_1/O
                         net (fo=2, routed)           0.412     7.284    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/partial_width_in_last_reg[2]_4
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.336 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___441/O
                         net (fo=3, routed)           0.415     7.751    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/bubble_num_reg[0]_5
    SLICE_X86Y105        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.802 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601/O
                         net (fo=1, routed)           0.022     7.824    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/partial_width_in_last_reg[6]_1[2]
    SLICE_X86Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.105     7.929 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_16/CO[5]
                         net (fo=3, routed)           0.514     8.443    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/u_core/u_cal1d/split_small_active260_in
    SLICE_X87Y105        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     8.559 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___120_i_6/O
                         net (fo=16, routed)          0.937     9.496    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[0]_11
    SLICE_X85Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     9.547 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___124_i_3/O
                         net (fo=4, routed)           0.586    10.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_4
    SLICE_X86Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.291 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42/O
                         net (fo=3, routed)           0.431    10.722    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_42_n_0
    SLICE_X86Y113        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    10.845 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24/O
                         net (fo=1, routed)           0.204    11.049    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_24_n_0
    SLICE_X86Y113        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    11.197 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8/O
                         net (fo=2, routed)           0.425    11.622    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_8_n_0
    SLICE_X86Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    11.675 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___442_i_2/O
                         net (fo=8, routed)           0.926    12.601    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[1]_1
    SLICE_X85Y106        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158    12.759 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_2/O
                         net (fo=1, routed)           0.484    13.243    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_2_n_0
    SLICE_X85Y106        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    13.292 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___591_i_1/O
                         net (fo=4, routed)           0.559    13.851    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num_reg[2]_2
    SLICE_X85Y106        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036    13.887 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/bubble_num[2]_i_1/O
                         net (fo=1, routed)           0.049    13.936    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[20]_2[2]
    SLICE_X85Y106        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.936    13.489    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/nvdla_op_gated_clk_core_1
    SLICE_X85Y106        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[2]/C
                         clock pessimism              0.176    13.665    
                         clock uncertainty           -0.159    13.506    
    SLICE_X85Y106        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.531    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/bubble_num_reg[2]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.781ns  (logic 1.363ns (11.569%)  route 10.418ns (88.431%))
  Logic Levels:           11  (LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.552 - 10.312 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.555ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.155ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.912     2.120    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/m00_axi_aclk
    SLICE_X83Y94         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.196 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/dp2reg_consumer_reg_rep__0/Q
                         net (fo=108, routed)         1.420     3.616    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/dp2reg_consumer_reg_rep__0
    SLICE_X92Y94         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.725 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___130_i_21/O
                         net (fo=8, routed)           1.070     4.795    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/di_d_reg[64]_6
    SLICE_X92Y101        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     4.891 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3/O
                         net (fo=2, routed)           0.659     5.550    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_3_n_0
    SLICE_X92Y101        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     5.696 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[12]_i_2/O
                         net (fo=26, routed)          1.272     6.968    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/split_num_reg[4]
    SLICE_X95Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.058 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i___508_i_6/O
                         net (fo=11, routed)          0.747     7.805    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]_1
    SLICE_X91Y99         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     7.952 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3/O
                         net (fo=2, routed)           0.754     8.706    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pout_width_cur_latch[0]_i_3_n_0
    SLICE_X91Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     8.795 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0/O
                         net (fo=1, routed)           0.652     9.447    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_5__0_n_0
    SLICE_X96Y97         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     9.595 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3/O
                         net (fo=1, routed)           0.556    10.151    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_3_n_0
    SLICE_X96Y95         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    10.239 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt[7]_i_1__0/O
                         net (fo=25, routed)          1.049    11.288    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]
    SLICE_X95Y89         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    11.411 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___116_i_1/O
                         net (fo=24, routed)          0.711    12.122    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/strip_ycnt_stride_reg[2]
    SLICE_X95Y82         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148    12.270 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en[2]_i_2/O
                         net (fo=6, routed)           0.636    12.906    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_2_reg[2]
    SLICE_X96Y82         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103    13.009 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_2[2]_i_1/O
                         net (fo=3, routed)           0.892    13.901    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_en_reg[2]_0[0]
    SLICE_X98Y83         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.653    12.133    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    12.228 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O
                         net (fo=1, routed)           0.301    12.529    design_1_i/nvdla_0/inst_n_280
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.553 r  design_1_i/nvdla_0/qd_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=4239, routed)        0.999    13.552    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/nvdla_op_gated_clk_core_1
    SLICE_X98Y83         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_2_reg[1]/C
                         clock pessimism              0.176    13.728    
                         clock uncertainty           -0.159    13.569    
    SLICE_X98Y83         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    13.509    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                 -0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.141ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.235ns (90.385%)  route 0.025ns (9.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.588ns (routing 0.002ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.003ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.624     1.792    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X65Y193        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     1.887 r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=659, routed)         0.588     2.475    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/qd_reg
    SLICE_X74Y197        SRL16E                                       r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y197        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.235     2.710 r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d2_reg_srl2/Q
                         net (fo=1, routed)           0.025     2.735    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d2_reg_srl2_n_0
    SLICE_X74Y197        FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.845     2.053    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X65Y193        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.203 r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=659, routed)         0.929     3.132    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/qd_reg
    SLICE_X74Y197        FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg__0/C
                         clock pessimism             -0.316     2.816    
    SLICE_X74Y197        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.876    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg__0
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/base_addr_split_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.081ns (6.423%)  route 1.180ns (93.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.738ns (routing 0.499ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.007ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.738     1.906    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/m00_axi_aclk
    SLICE_X91Y156        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y156        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.965 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[30]/Q
                         net (fo=3, routed)           1.145     3.110    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[31]_0[30]
    SLICE_X89Y157        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     3.132 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_split[30]_i_1/O
                         net (fo=1, routed)           0.035     3.167    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/op_process_reg_33[30]
    SLICE_X89Y157        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/base_addr_split_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.792     2.000    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X64Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     2.038 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2/O
    X1Y2 (CLOCK_ROOT)    net (fo=385, routed)         1.276     3.314    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/CLK
    SLICE_X89Y157        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/base_addr_split_reg[30]/C
                         clock pessimism             -0.162     3.152    
    SLICE_X89Y157        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.212    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/base_addr_split_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/width_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff100_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.205ns (14.316%)  route 1.227ns (85.684%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Destination): 1.123ns (routing 0.171ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.659     1.827    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X84Y149        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.065     1.892 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2/O
                         net (fo=365, routed)         0.417     2.309    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/CLK
    SLICE_X92Y172        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/width_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y172        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.368 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/width_count_reg[10]/Q
                         net (fo=3, routed)           1.209     3.577    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/width_count_reg[10][10]
    SLICE_X92Y171        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.093     3.670 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/ram_ff0[4]_i_2/O
                         net (fo=1, routed)           0.009     3.679    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/ram_ff0[4]_i_2_n_0
    SLICE_X92Y171        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.053     3.732 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/ram_ff0_reg[4]_i_1/CO[3]
                         net (fo=340, routed)         0.009     3.741    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/channel_reg[6][3]
    SLICE_X92Y171        FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.860     2.068    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y151        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.218 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[6]_i_9/O
                         net (fo=1, routed)           0.523     2.741    design_1_i/nvdla_0/inst_n_94
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.769 r  design_1_i/nvdla_0/ram_ff0_reg[6]_i_3/O
    X2Y2 (CLOCK_ROOT)    net (fo=1594, routed)        1.123     3.892    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/nvdla_core_clk_mgated_3
    SLICE_X92Y171        FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff100_reg[4]/C
                         clock pessimism             -0.173     3.719    
    SLICE_X92Y171        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.781    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff100_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/width_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.205ns (14.306%)  route 1.228ns (85.694%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Destination): 1.123ns (routing 0.171ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.659     1.827    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X84Y149        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.065     1.892 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2/O
                         net (fo=365, routed)         0.417     2.309    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/CLK
    SLICE_X92Y172        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/width_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y172        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.368 f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/width_count_reg[10]/Q
                         net (fo=3, routed)           1.209     3.577    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/width_count_reg[10][10]
    SLICE_X92Y171        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.093     3.670 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/ram_ff0[4]_i_2/O
                         net (fo=1, routed)           0.009     3.679    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/ram_ff0[4]_i_2_n_0
    SLICE_X92Y171        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.053     3.732 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/ram_ff0_reg[4]_i_1/CO[3]
                         net (fo=340, routed)         0.010     3.742    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/channel_reg[6][3]
    SLICE_X92Y171        FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.860     2.068    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y151        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.218 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[6]_i_9/O
                         net (fo=1, routed)           0.523     2.741    design_1_i/nvdla_0/inst_n_94
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.769 r  design_1_i/nvdla_0/ram_ff0_reg[6]_i_3/O
    X2Y2 (CLOCK_ROOT)    net (fo=1594, routed)        1.123     3.892    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/nvdla_core_clk_mgated_3
    SLICE_X92Y171        FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff0_reg[4]/C
                         clock pessimism             -0.173     3.719    
    SLICE_X92Y171        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.779    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff0_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/pipe_skid_dfifo_wr_pd_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.060ns (6.129%)  route 0.919ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.666ns (routing 0.499ns, distribution 1.167ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.003ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.666     1.834    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/m00_axi_aclk
    SLICE_X69Y89         FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/pipe_skid_dfifo_wr_pd_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.894 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/pipe_skid_dfifo_wr_pd_reg[35]/Q
                         net (fo=4, routed)           0.919     2.813    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/bpt2arb_dat1_pd[35]
    SLICE_X67Y85         FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.791     1.999    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/m00_axi_aclk
    SLICE_X65Y100        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     2.095 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0/O
    X1Y1 (CLOCK_ROOT)    net (fo=272, routed)         0.852     2.947    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/CLK
    SLICE_X67Y85         FDRE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1_reg[35]/C
                         clock pessimism             -0.168     2.779    
    SLICE_X67Y85         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.839    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_end_high_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_max_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.058ns (3.204%)  route 1.752ns (96.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.712ns (routing 0.499ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.171ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.712     1.880    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/m00_axi_aclk
    SLICE_X88Y35         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_end_high_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y35         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.938 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_end_high_reg[3]/Q
                         net (fo=2, routed)           1.752     3.690    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_end_high_reg[5][35]
    SLICE_X86Y37         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_max_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.901     2.109    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.231 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4/O
                         net (fo=1, routed)           0.481     2.712    design_1_i/nvdla_0/inst_n_93
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.740 r  design_1_i/nvdla_0/int_vld_d0_reg_i_2/O
    X2Y0 (CLOCK_ROOT)    net (fo=4475, routed)        1.081     3.821    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/nvdla_op_gated_clk_core
    SLICE_X86Y37         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_max_reg[35]/C
                         clock pessimism             -0.181     3.640    
    SLICE_X86Y37         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.702    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_max_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg0_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.154ns (8.575%)  route 1.642ns (91.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.781ns (routing 0.499ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.171ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.781     1.949    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/m00_axi_aclk
    SLICE_X97Y26         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y26         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.008 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg0_reg[11]/Q
                         net (fo=9, routed)           1.618     3.626    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/density_reg0_reg[15][11]
    SLICE_X97Y28         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     3.721 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/lut_Y_data_00[11]_i_1/O
                         net (fo=1, routed)           0.024     3.745    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg0_reg[15]_1[11]
    SLICE_X97Y28         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.901     2.109    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.231 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4/O
                         net (fo=1, routed)           0.481     2.712    design_1_i/nvdla_0/inst_n_93
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.740 r  design_1_i/nvdla_0/int_vld_d0_reg_i_2/O
    X2Y0 (CLOCK_ROOT)    net (fo=4475, routed)        1.140     3.880    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/nvdla_op_gated_clk_core
    SLICE_X97Y28         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[11]/C
                         clock pessimism             -0.183     3.697    
    SLICE_X97Y28         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.757    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.757    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.118ns (6.585%)  route 1.674ns (93.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.875ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.780ns (routing 0.499ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.171ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.780     1.948    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/m00_axi_aclk
    SLICE_X97Y25         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y25         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.009 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg256_reg[2]/Q
                         net (fo=5, routed)           1.650     3.659    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/density_reg256_reg[15][2]
    SLICE_X97Y28         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     3.716 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/lut_Y_data_00[2]_i_1/O
                         net (fo=1, routed)           0.024     3.740    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg0_reg[15]_1[2]
    SLICE_X97Y28         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.901     2.109    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.231 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4/O
                         net (fo=1, routed)           0.481     2.712    design_1_i/nvdla_0/inst_n_93
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.740 r  design_1_i/nvdla_0/int_vld_d0_reg_i_2/O
    X2Y0 (CLOCK_ROOT)    net (fo=4475, routed)        1.135     3.875    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/nvdla_op_gated_clk_core
    SLICE_X97Y28         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[2]/C
                         clock pessimism             -0.183     3.692    
    SLICE_X97Y28         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.752    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut_Y_data_00_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/dp2reg_consumer_reg_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/data_entries_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.122ns (15.099%)  route 0.686ns (84.901%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.613ns (routing 0.499ns, distribution 1.114ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.007ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.613     1.781    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/m00_axi_aclk
    SLICE_X56Y260        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/dp2reg_consumer_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y260        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.839 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/dp2reg_consumer_reg_rep__4/Q
                         net (fo=97, routed)          0.657     2.496    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/dp2reg_consumer_reg_rep__4
    SLICE_X53Y255        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     2.531 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/data_entries[14]_i_4/O
                         net (fo=1, routed)           0.019     2.550    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/reg2dp_entries[11]
    SLICE_X53Y255        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     2.579 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/data_entries_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.589    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/data_entries_w[11]
    SLICE_X53Y255        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/data_entries_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.791     1.999    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X48Y249        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     2.111 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0/O
    X1Y4 (CLOCK_ROOT)    net (fo=631, routed)         0.599     2.710    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/CLK
    SLICE_X53Y255        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/data_entries_reg[11]/C
                         clock pessimism             -0.170     2.540    
    SLICE_X53Y255        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.600    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/data_entries_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_start_low_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_min_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.106ns (5.866%)  route 1.701ns (94.134%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.803ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.696ns (routing 0.499ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.171ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.696     1.864    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/m00_axi_aclk
    SLICE_X82Y32         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_start_low_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y32         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.923 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_start_low_reg[17]/Q
                         net (fo=8, routed)           1.691     3.614    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_start_low_reg[31][17]
    SLICE_X85Y36         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     3.661 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_min_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.671    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_min_int0[18]
    SLICE_X85Y36         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_min_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.901     2.109    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.231 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4/O
                         net (fo=1, routed)           0.481     2.712    design_1_i/nvdla_0/inst_n_93
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.740 r  design_1_i/nvdla_0/int_vld_d0_reg_i_2/O
    X2Y0 (CLOCK_ROOT)    net (fo=4475, routed)        1.063     3.803    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/nvdla_op_gated_clk_core
    SLICE_X85Y36         FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_min_reg[18]/C
                         clock pessimism             -0.181     3.622    
    SLICE_X85Y36         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.682    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/lut_le_min_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.682    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                 -0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.003         10.312      7.309      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.312      7.309      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.312      7.309      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y69  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y69  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y70  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y70  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X2Y66  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.312      8.743      RAMB36_X2Y66  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X2Y67  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X2Y38  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X4Y53  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X3Y56  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X2Y70  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.156       3.654      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X3Y61  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X2Y60  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB18_X4Y33  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/M_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB18_X4Y33  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/M_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_mc_dma_wr_req_vld_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.109ns (3.074%)  route 3.437ns (96.926%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 12.079 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.499ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.524     5.848    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/q_reg
    SLICE_X64Y112        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_mc_dma_wr_req_vld_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.599    12.079    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/m00_axi_aclk
    SLICE_X64Y112        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_mc_dma_wr_req_vld_reg/C
                         clock pessimism              0.096    12.175    
                         clock uncertainty           -0.159    12.016    
    SLICE_X64Y112        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.950    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_mc_dma_wr_req_vld_reg
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.109ns (3.074%)  route 3.437ns (96.926%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 12.079 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.499ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.524     5.848    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/q_reg
    SLICE_X64Y112        FDPE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.599    12.079    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/m00_axi_aclk
    SLICE_X64Y112        FDPE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg/C
                         clock pessimism              0.096    12.175    
                         clock uncertainty           -0.159    12.016    
    SLICE_X64Y112        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    11.950    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.109ns (3.074%)  route 3.437ns (96.926%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 12.079 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.499ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.524     5.848    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/q_reg
    SLICE_X64Y112        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.599    12.079    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/m00_axi_aclk
    SLICE_X64Y112        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg/C
                         clock pessimism              0.096    12.175    
                         clock uncertainty           -0.159    12.016    
    SLICE_X64Y112        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.950    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.109ns (3.168%)  route 3.332ns (96.832%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 12.013 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.499ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.419     5.743    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/q_reg_0
    SLICE_X54Y159        FDPE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.533    12.013    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X54Y159        FDPE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism              0.096    12.109    
                         clock uncertainty           -0.159    11.950    
    SLICE_X54Y159        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.884    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.109ns (3.168%)  route 3.332ns (96.832%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 12.013 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.499ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.419     5.743    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/q_reg_0
    SLICE_X54Y159        FDPE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.533    12.013    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X54Y159        FDPE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d1_reg/C
                         clock pessimism              0.096    12.109    
                         clock uncertainty           -0.159    11.950    
    SLICE_X54Y159        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    11.884    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/d1_reg
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/dataout_addr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.109ns (3.145%)  route 3.357ns (96.855%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 12.043 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.499ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.444     5.768    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/q_reg
    SLICE_X59Y179        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/dataout_addr_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.563    12.043    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/m00_axi_aclk
    SLICE_X59Y179        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/dataout_addr_reg[14]/C
                         clock pessimism              0.096    12.139    
                         clock uncertainty           -0.159    11.980    
    SLICE_X59Y179        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.914    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/dataout_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.109ns (3.145%)  route 3.357ns (96.855%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 12.043 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.499ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.444     5.768    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/q_reg
    SLICE_X59Y179        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.563    12.043    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/m00_axi_aclk
    SLICE_X59Y179        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[14]/C
                         clock pessimism              0.096    12.139    
                         clock uncertainty           -0.159    11.980    
    SLICE_X59Y179        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.914    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[14]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.109ns (3.145%)  route 3.357ns (96.855%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 12.043 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.499ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.444     5.768    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/q_reg
    SLICE_X60Y179        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.563    12.043    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/m00_axi_aclk
    SLICE_X60Y179        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[15]/C
                         clock pessimism              0.096    12.139    
                         clock uncertainty           -0.159    11.980    
    SLICE_X60Y179        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.914    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_stride_reg[15]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.109ns (3.146%)  route 3.356ns (96.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 12.043 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.499ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.443     5.767    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/q_reg
    SLICE_X60Y175        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.563    12.043    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/m00_axi_aclk
    SLICE_X60Y175        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[18]/C
                         clock pessimism              0.096    12.139    
                         clock uncertainty           -0.159    11.980    
    SLICE_X60Y175        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.914    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[18]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.109ns (3.146%)  route 3.356ns (96.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 12.043 - 10.312 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.555ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.499ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       2.094     2.302    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.383 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.913     4.296    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.324 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       1.443     5.767    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/q_reg
    SLICE_X59Y174        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.455    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.480 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.563    12.043    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/m00_axi_aclk
    SLICE_X59Y174        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[19]/C
                         clock pessimism              0.096    12.139    
                         clock uncertainty           -0.159    11.980    
    SLICE_X59Y174        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.914    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd_reg[19]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  6.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.034ns (routing 0.305ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.346ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.034     1.173    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/m00_axi_aclk
    SLICE_X38Y240        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y240        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.212 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=3, routed)           0.100     1.312    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X39Y240        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.174     1.346    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X39Y240        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.124     1.222    
    SLICE_X39Y240        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.202    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.034ns (routing 0.305ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.346ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.034     1.173    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/m00_axi_aclk
    SLICE_X38Y240        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y240        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.212 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=3, routed)           0.100     1.312    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X39Y240        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.174     1.346    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X39Y240        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.124     1.222    
    SLICE_X39Y240        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.202    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.036ns (routing 0.305ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.346ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.036     1.175    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X37Y240        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y240        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.214 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.068     1.282    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/reset_
    SLICE_X38Y240        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.173     1.345    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/m00_axi_aclk
    SLICE_X38Y240        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                         clock pessimism             -0.160     1.185    
    SLICE_X38Y240        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.165    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.084ns (3.601%)  route 2.249ns (96.399%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.440ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.585ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.893     4.358    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X68Y261        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.572     4.440    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X68Y261        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[14]/C
                         clock pessimism             -0.183     4.257    
    SLICE_X68Y261        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     4.225    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.084ns (3.567%)  route 2.271ns (96.433%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.585ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.915     4.380    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X72Y257        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.594     4.462    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X72Y257        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[19]/C
                         clock pessimism             -0.183     4.279    
    SLICE_X72Y257        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     4.247    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.084ns (3.601%)  route 2.249ns (96.399%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.440ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.585ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.893     4.358    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X68Y261        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.572     4.440    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X68Y261        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[1]/C
                         clock pessimism             -0.183     4.257    
    SLICE_X68Y261        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     4.225    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[40]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.084ns (3.601%)  route 2.249ns (96.399%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.440ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.585ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.893     4.358    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X68Y261        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[40]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.572     4.440    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X68Y261        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[40]/C
                         clock pessimism             -0.183     4.257    
    SLICE_X68Y261        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     4.225    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[40]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[42]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.084ns (3.561%)  route 2.275ns (96.439%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.585ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.919     4.384    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X71Y259        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[42]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.598     4.466    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X71Y259        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[42]/C
                         clock pessimism             -0.183     4.283    
    SLICE_X71Y259        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     4.251    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[42]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.384    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[50]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.084ns (3.567%)  route 2.271ns (96.433%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.585ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.915     4.380    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X72Y257        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[50]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.594     4.462    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X72Y257        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[50]/C
                         clock pessimism             -0.183     4.279    
    SLICE_X72Y257        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     4.247    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[50]
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[55]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.084ns (3.567%)  route 2.271ns (96.433%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.857ns (routing 0.499ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.585ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41501, routed)       1.857     2.025    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/m00_axi_aclk
    SLICE_X100Y253       FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y253       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           1.356     3.441    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset__bufg_place
    BUFGCE_X1Y103        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.465 r  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_bufg_place/O
                         net (fo=14836, routed)       0.915     4.380    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/q_reg
    SLICE_X72Y257        FDCE                                         f  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[55]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=41501, routed)       1.920     2.128    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/m00_axi_aclk
    SLICE_X66Y271        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.198 r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.642     2.840    design_1_i/nvdla_0/inst_n_269
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.868 r  design_1_i/nvdla_0/FSM_sequential_cur_state_reg[1]_i_2/O
    X1Y4 (CLOCK_ROOT)    net (fo=1410, routed)        1.594     4.462    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/CLK
    SLICE_X72Y257        FDCE                                         r  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[55]/C
                         clock pessimism             -0.183     4.279    
    SLICE_X72Y257        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     4.247    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1_reg[55]
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  0.133    





