<stg><name>forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %net_0_load_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_9

]]></Node>
<StgValue><ssdm name="net_0_load_9_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %net_0_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_8

]]></Node>
<StgValue><ssdm name="net_0_load_8_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %net_0_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_7

]]></Node>
<StgValue><ssdm name="net_0_load_7_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %net_0_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_6

]]></Node>
<StgValue><ssdm name="net_0_load_6_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %net_0_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_5

]]></Node>
<StgValue><ssdm name="net_0_load_5_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %net_0_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_4

]]></Node>
<StgValue><ssdm name="net_0_load_4_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %net_0_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_3

]]></Node>
<StgValue><ssdm name="net_0_load_3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %net_0_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_2

]]></Node>
<StgValue><ssdm name="net_0_load_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %net_0_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_1

]]></Node>
<StgValue><ssdm name="net_0_load_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %net_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load

]]></Node>
<StgValue><ssdm name="net_0_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln55 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc33:0 %k_1 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33:1 %icmp_ln180 = icmp_eq  i4 %k_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33:2 %add_ln180 = add i4 %k_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33:3 %br_ln180 = br i1 %icmp_ln180, void %for.inc33.split, void %for.inc42.exitStub

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:0 %transposed_0_addr_1 = getelementptr i64 %transposed_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="transposed_0_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:1 %transposed_0_addr_2 = getelementptr i64 %transposed_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:14 %store_ln42 = store i64 %net_0_load_read, i4 %transposed_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:15 %store_ln42 = store i64 %net_0_load_1_read, i4 %transposed_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.split:29 %store_ln55 = store i4 %add_ln180, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.inc42.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:2 %transposed_0_addr_3 = getelementptr i64 %transposed_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="transposed_0_addr_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:3 %transposed_0_addr_4 = getelementptr i64 %transposed_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="transposed_0_addr_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:16 %store_ln42 = store i64 %net_0_load_2_read, i4 %transposed_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:17 %store_ln42 = store i64 %net_0_load_3_read, i4 %transposed_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:4 %transposed_0_addr_5 = getelementptr i64 %transposed_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="transposed_0_addr_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:5 %transposed_0_addr_6 = getelementptr i64 %transposed_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="transposed_0_addr_6"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:18 %store_ln42 = store i64 %net_0_load_4_read, i4 %transposed_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:19 %store_ln42 = store i64 %net_0_load_5_read, i4 %transposed_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:6 %transposed_0_addr_7 = getelementptr i64 %transposed_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="transposed_0_addr_7"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:7 %transposed_0_addr_8 = getelementptr i64 %transposed_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="transposed_0_addr_8"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:20 %store_ln42 = store i64 %net_0_load_6_read, i4 %transposed_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:21 %store_ln42 = store i64 %net_0_load_7_read, i4 %transposed_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:8 %transposed_0_addr_9 = getelementptr i64 %transposed_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="transposed_0_addr_9"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:9 %transposed_0_addr_10 = getelementptr i64 %transposed_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="transposed_0_addr_10"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:22 %store_ln42 = store i64 %net_0_load_8_read, i4 %transposed_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:23 %store_ln42 = store i64 %net_0_load_9_read, i4 %transposed_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.inc33.split:10 %zext_ln180 = zext i4 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:24 %transposed_0_addr = getelementptr i64 %transposed_0, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="transposed_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc33.split:25 %transposed_0_load = load i4 %transposed_0_addr

]]></Node>
<StgValue><ssdm name="transposed_0_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc33.split:11 %specpipeline_ln180 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln180"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33.split:12 %speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln180"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33.split:13 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc33.split:25 %transposed_0_load = load i4 %transposed_0_addr

]]></Node>
<StgValue><ssdm name="transposed_0_load"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
for.inc33.split:26 %bitcast_ln181 = bitcast i64 %transposed_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln181"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:27 %softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="softmax_input_addr"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc33.split:28 %store_ln181 = store i64 %bitcast_ln181, i4 %softmax_input_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.inc33.split:30 %br_ln180 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
