6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-1


Lecture  12  - Digital  Circuits  (I) 

The  inverter 

October  20,  2005 

Contents: 

1.  Introduction  to  digital  electronics:  the  inverter


2. NMOS  inverter with  resistor  pull  up 

Reading  assignment: 
Howe  and  Sodini,  Ch.  5,  §§5.1-5.3.2 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-2 

Key  questions

• What  are  the  key  ﬁgures  of merit  of  logic  circuits?

• How  can  one  make  a  simple  inverter  using  a  single 
MOSFET? 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-3 

1.  Introduction  to  digital  electronics:  the  in-
verter 

In digital electronics, digitally-encoded information is rep-
resented  by means  of  two  distinct  voltage  ranges: 

V 

VMAX 

VOH 

VOL 

VMIN 

logic 1 

undefined 
region 

logic 0 

•  logic  0:  VM I N  ≤ V  ≤ VOL 
•  logic  1:  VOH  ≤ V  ≤ VM AX 
•  undeﬁned  logic  value:  VOL  ≤ V  ≤ VOH . 

Logic  operations  are  performed  using  logic  gates.

Simplest  logic  operation  of  all:  inversion ⇒  in  erter
v
inverter

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 	

Lecture  12-4 

2  Ideal  inverter: 

IN 

OUT=IN	

IN  OUT 

0 

1 

1

0 

Circuit  representation  and  ideal  transfer  function:


v+ 

+ 

VIN 
-


VOUT 

V+ 

V+ 
2 

0 

0 

+

VOUT 

-

VOUT=VIN 

VM= V+ 
2 

V+  VIN 

Deﬁne  switching  point  or  logic 
logic threshold: 
:
threshold
VM  ≡  input  voltage  for which VOU T  = VI N 
-for  0 ≤ VI N  ≤ VM  ⇒  VOU T  = V + 
-for  VM  ≤ VI N  ≤ V +  ⇒  VOU T  = 0 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-5


Key  property  of  ideal  inverter:  signal  gener
signal regeneration 
ation
re

v+ 

+ 

VIN 
-

VOUT 

V+ 

V+

2


0 

0 

+

VOUT
-

VOUT=VIN 

VM= V+ 
2 

V+  VIN 

Ideal  inverter  returns  well  deﬁned  logical  outputs  (0  or 
V +)  even  in  the  presence  of  considerable  noise  in  VI N 
(from  voltage  spikes,  crosstalk,  etc.) 
VIN 
V+ 

VOUT 
V+ 

logic level restoration
v
logic le  el restoration

noise suppression
noise suppression

pulse edge sharpening
pulse edge sharpening

VM 

0 

VIN 
V+ 

VM 

0 

VIN 
V+ 

VM 

0 

VM 

0 

VOUT 
V+ 

VM 

0 

VOUT 
V+ 

VM 

0 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-6 

2 ”Real”  inverter: 

logic 1 

undefined 
region 

logic 0 

VOUT 
V+ 
VMAX
VOH 

VOL 
VMIN 
0 
0 

v+ 

+ 

VIN 
-

+ 

VOUT 
-

slope=-1 

|Av|>1 

V+ 

VIN 

In  a  real  inverter,  valid  logic  levels  deﬁned  as  follows: 
•  logic  0: 
VM I N  ≡  output  voltage  when VI N  = V + 
VOL  ≡  smallest  output  voltage  where  slope=-1 
•  logic  1: 
VOH  ≡  largest  output  voltage  where  slope=-1 
VM AX  ≡  output  voltage  when VI N  = 0 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-7 

Two  other  important  voltages:


logic 1 

undefined 
region 

logic 0 

VOUT 

VMAX 
VOH 

VOL 
VMIN 
0 
0 

|Av|<1 
noise suppressed

slope=-1

|Av|>1
edges sharpened 

|Av|<1 
noise suppressed

VIL 

VIH 

V+ 

VIN 

a t 
g ic

0  

e s t h
b l e l o

u t v a l u
p t a
p
a c c e

a t 
g ic

1  

e s t h
b l e l o

u t v a l u
p t a
p
a c c e

e

o f i n
u c e

e

r a

o f i n
g
g
n
u c e
n
r a
d
d
p r o
p r o
VI L  ≡  smallest  input  voltage  where  slope=-1 
VI H  ≡  highest  input  voltage  where  slope=-1 

To  have  signal  regeneration:


range of input values that produce acceptable logic output 
>  range  of  valid  logic  values 

Key to  signal  regeneration  in  inverter:  high  voltage  gain
high voltage gain

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-8


Quantify  signal  regeneration  through  noise 
noise margins. 
gins.
mar

Consider  chain  of  two  inverters: 
noise 

M 

VOUT 

VMAX 
VOH 

VOL 

VMIN 

NMH 

NML

N 

VIN 

VMAX 

VIH 

VIL 

VMIN 

inverter M 
output 

inverter N 
input 

Deﬁne noise  margins: 
N MH  =  VOH  − VI H 
N ML  =  VI L − VOL 

noise margin  high 
noise margin  low 

When  signal  is within  noise margins:

•  logic  1  output  from  ﬁrst  inverter  interpreted  as  logic 
1  input  by  second  inverter 
•  logic  0  output  from  ﬁrst  inverter  interpreted  as  logic 
0  input  by  second  inverter 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-9 

Simpliﬁcations  for  hand  calculations 
Hard  to  compute Av  = −1  points  in  transfer  function. 
Approximate  calculation: 

VOUT 

VOH=VMAX 

VM 

VOL=VMIN 
0 
0 

slope= Av(VM)
VOUT=VIN

VIL  VM  VIH 

V+ 

VIN 

• Assume VOL  (cid:4) VM I N  and VOH  (cid:4) VM AX 
• Trace  tangent  of  transfer  function  at  VM

(slope=small  signal  voltage  gain  at  VM )

• VI L  (cid:4) intersection  of  tangent  with  VOU T  = VM AX 
• VI H  (cid:4) intersection  of  tangent  with  VOU T  = VM I N 
• to  enhance noise margin:  |Av (VM )| ↑ 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-10


VOUT 

VOH=VMAX 

VM 

slope= Av(VM) 
VOUT=VIN 

VOL=VMIN 
0 
V+ 
VIH
0 
VIL  VM 
VIN
VM AX  − VM
VM AX  − VM 
⇒  VI L  (cid:4) VM  − |Av (VM )|
|Av (VM )| (cid:4) 
VM  − VI L 
VM  − VM I N 
⇒  VI H  (cid:4) VM (1 + |Av (VM )| ) − 
VM I N
1 
VI H  − VM 
|Av (VM )| 

|Av (VM )| (cid:4) 

Then: 
NML  = VI L −VOL  (cid:4) (VM AX −VM I N )− (VM AX −VM )(1+ 
1 
|Av (VM )|
NMH  = VOH −VI H  (cid:4) (VM AX 
−VM I N )−(VM −VM I N )(1+ 
1 
|Av (VM )| )

)

If  |Av (VM )| → ∞:

N ML  → VM  − VM I N  N MH  → VM AX  − VM


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-11 

2 Transient  characteristics 

Look  at  inverter  switching  in  the  time  domain:


VIN 

90% 

50% 

10% 

0 

tR 

tF 

VOH 

VOL 

t 

IN 

OUT 

VOUT 

tPHL 

tPLH 

90% 

10% 

VOH 

50% 

0 

VOL 
t 

tF 

tR 
tCYCLE 
tR  ≡ rise  time  between  10%  and  90%  of  total  swing 
tF  ≡  fal l  time between  90%  and  10%  of  total  swing 
tP H L  ≡  propagation  delay  from  high-to-low between 
50%  points 
tP LH  ≡  propagation  delay  from  low-to-high between 
50%  points 

Propagation  delay:


tP  =  1 
2 (t

P H L 

+ t

)
P LH 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-12 

Propagation  delay:  simpliﬁcation  for  hand  calculations

• Input wavefunction =  ideal  square wave 
• Propagation  delay  times  =  delay  times  to  50%  point 


VIN


VOH


VOL 

VOUT 
VOH 

VOL 

tCYCLE 

tPHL 

tPLH 

50% 

tCYCLE 

VOH 

t 

t 

• Hand  calculations  only  approximate 
• SPICE  essential  for  accurate  delay  analysis


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-13 

2.  NMOS  inverter  with  resistor  pull  up


V+ 
=VDD 

R 

IR 

ID 

VIN 

VOUT 

CL 

load capacitance 
(from following 
stages) 

Features: 
• VBS  = 0  (typically  not  shown) 
• CL  summarizes  capacitive  loading  of  following  stages 
(other  logic  gates,  interconnect  lines) 

Basic  operation: 
•  if VI N  < VT , MOSFET OFF ⇒ VOU T  = VDD 
•  if VI N  > VT , MOSFET ON ⇒ VOU T  small  (value  set 
by  resistor/nMOS  divider) 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-14


VDD


R 

IR 

+ 
VR 
-

ID 

VOUT 

VIN 

Transfer  function  obtained  by  solving: 

IR  = ID 

Can  solve  graphically:  I-V  characteristics  of  pull-up  re-
sistor  on  ID  vs.  VOU T  transistor  characteristics: 

IR=ID 

IR=ID 

IR=ID 

VDD 
R 

VDD 
R 

1/R 

1/R 

0 
0 

VR=VDD-VOUT 

-VDD 

VR-VDD=-VOUT 

1/R 

0 
0 

VDD  VOUT 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-15 

Overlap I-V characteristics of resistor pull-up on I-V char-
acteristics  of  transistor: 

load line 

IR=ID 

VDD 
R 

VGS=VDD 

VGS=VIN 

VGS=VT 

0 

0 

VDD  VDS=VOUT 

Transfer  function:


VOUT=VDS 

VDD 

0 
0 

VT 

VDD 

VIN=VGS 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-16 

Logic  levels: 
VOUT=VDS 

VMAX=VDD 

VOUT=VIN 

VM 

VMIN 

0


0 

VT  VM 

VDD 

VIN=VGS 

For  VM AX ,  transistor  is  cut-oﬀ,  ID  = 0: 

VM AX  = VDD 

For  VM I N ,  transistor  is  in  linear  regime;  solve: 
−VT )VM I N  = IR  = 
µnCox (VDD−
VM I N 
W 
L 
2 

ID  = 

VDD − VM I N 
R 

For  VM ,  transistor  is  in  saturation;  solve: 
VDD  − VM 
µnCox (VM  − VT )2  = IR  = 
W 
2L
R


ID  = 

Will  continue  next  lecture  with  analysis  of  noise  margin 
and  dynamics... 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  12-17


Key  conclusions

• Logic  circuits  must  exhibit  noise  margins  in  which 
they  are  inmune  to  noise  in  input  signal. 
• Logic  circuits  must  be  regenerative:  able  to  restore 
clean  logic  values  even  if  input  is  noisy. 
• Propagation  delay:  time  for  logic  gate  to perform  its 
function. 
• Concept of load  line:  graphical  technique to visualize 
transfer  characteristics  of  inverter. 
• First-order  solution  (by  hand)  of  inverter  ﬁgures  of 
merit  easy  if  regimes  of  operation  of  transistor  are 
correctly  identiﬁed. 
• For more accurate  solutions,  use SPICE (or other  cir-
cuit CAD  tool). 

