digraph "0_linux_5af10dfd0afc559bb4b0f7e3e8227a1578333995@pointer" {
"1000228" [label="(Call,huge_ptep_get(dst_pte))"];
"1000215" [label="(Call,huge_pte_lockptr(h, dst_mm, dst_pte))"];
"1000200" [label="(Call,vma_hugecache_offset(h, dst_vma, dst_addr))"];
"1000156" [label="(Call,pages_per_huge_page(h))"];
"1000122" [label="(Call,*h = hstate_vma(dst_vma))"];
"1000124" [label="(Call,hstate_vma(dst_vma))"];
"1000108" [label="(MethodParameterIn,struct vm_area_struct *dst_vma)"];
"1000141" [label="(Call,alloc_huge_page(dst_vma, dst_addr, 0))"];
"1000109" [label="(MethodParameterIn,unsigned long dst_addr)"];
"1000106" [label="(MethodParameterIn,struct mm_struct *dst_mm)"];
"1000107" [label="(MethodParameterIn,pte_t *dst_pte)"];
"1000227" [label="(Call,huge_pte_none(huge_ptep_get(dst_pte)))"];
"1000226" [label="(Call,!huge_pte_none(huge_ptep_get(dst_pte)))"];
"1000269" [label="(Call,set_huge_pte_at(dst_mm, dst_addr, dst_pte, _dst_pte))"];
"1000276" [label="(Call,huge_ptep_set_access_flags(dst_vma, dst_addr, dst_pte, _dst_pte,\n\t\t\t\t\tdst_vma->vm_flags & VM_WRITE))"];
"1000274" [label="(Call,(void)huge_ptep_set_access_flags(dst_vma, dst_addr, dst_pte, _dst_pte,\n\t\t\t\t\tdst_vma->vm_flags & VM_WRITE))"];
"1000290" [label="(Call,update_mmu_cache(dst_vma, dst_addr, dst_pte))"];
"1000286" [label="(Call,hugetlb_count_add(pages_per_huge_page(h), dst_mm))"];
"1000112" [label="(Block,)"];
"1000274" [label="(Call,(void)huge_ptep_set_access_flags(dst_vma, dst_addr, dst_pte, _dst_pte,\n\t\t\t\t\tdst_vma->vm_flags & VM_WRITE))"];
"1000125" [label="(Identifier,dst_vma)"];
"1000277" [label="(Identifier,dst_vma)"];
"1000157" [label="(Identifier,h)"];
"1000202" [label="(Identifier,dst_vma)"];
"1000216" [label="(Identifier,h)"];
"1000143" [label="(Identifier,dst_addr)"];
"1000198" [label="(Call,idx = vma_hugecache_offset(h, dst_vma, dst_addr))"];
"1000200" [label="(Call,vma_hugecache_offset(h, dst_vma, dst_addr))"];
"1000108" [label="(MethodParameterIn,struct vm_area_struct *dst_vma)"];
"1000230" [label="(ControlStructure,goto out_release_unlock;)"];
"1000273" [label="(Identifier,_dst_pte)"];
"1000280" [label="(Identifier,_dst_pte)"];
"1000317" [label="(MethodReturn,int)"];
"1000276" [label="(Call,huge_ptep_set_access_flags(dst_vma, dst_addr, dst_pte, _dst_pte,\n\t\t\t\t\tdst_vma->vm_flags & VM_WRITE))"];
"1000227" [label="(Call,huge_pte_none(huge_ptep_get(dst_pte)))"];
"1000278" [label="(Identifier,dst_addr)"];
"1000288" [label="(Identifier,h)"];
"1000291" [label="(Identifier,dst_vma)"];
"1000272" [label="(Identifier,dst_pte)"];
"1000228" [label="(Call,huge_ptep_get(dst_pte))"];
"1000133" [label="(Identifier,pagep)"];
"1000156" [label="(Call,pages_per_huge_page(h))"];
"1000201" [label="(Identifier,h)"];
"1000281" [label="(Call,dst_vma->vm_flags & VM_WRITE)"];
"1000142" [label="(Identifier,dst_vma)"];
"1000123" [label="(Identifier,h)"];
"1000290" [label="(Call,update_mmu_cache(dst_vma, dst_addr, dst_pte))"];
"1000144" [label="(Literal,0)"];
"1000218" [label="(Identifier,dst_pte)"];
"1000293" [label="(Identifier,dst_pte)"];
"1000141" [label="(Call,alloc_huge_page(dst_vma, dst_addr, 0))"];
"1000226" [label="(Call,!huge_pte_none(huge_ptep_get(dst_pte)))"];
"1000247" [label="(Call,make_huge_pte(dst_vma, page, dst_vma->vm_flags & VM_WRITE))"];
"1000215" [label="(Call,huge_pte_lockptr(h, dst_mm, dst_pte))"];
"1000270" [label="(Identifier,dst_mm)"];
"1000289" [label="(Identifier,dst_mm)"];
"1000265" [label="(Call,_dst_pte = pte_mkyoung(_dst_pte))"];
"1000287" [label="(Call,pages_per_huge_page(h))"];
"1000203" [label="(Identifier,dst_addr)"];
"1000271" [label="(Identifier,dst_addr)"];
"1000269" [label="(Call,set_huge_pte_at(dst_mm, dst_addr, dst_pte, _dst_pte))"];
"1000213" [label="(Call,ptl = huge_pte_lockptr(h, dst_mm, dst_pte))"];
"1000124" [label="(Call,hstate_vma(dst_vma))"];
"1000225" [label="(ControlStructure,if (!huge_pte_none(huge_ptep_get(dst_pte))))"];
"1000232" [label="(Identifier,vm_shared)"];
"1000279" [label="(Identifier,dst_pte)"];
"1000158" [label="(Identifier,false)"];
"1000292" [label="(Identifier,dst_addr)"];
"1000295" [label="(Identifier,ptl)"];
"1000122" [label="(Call,*h = hstate_vma(dst_vma))"];
"1000241" [label="(Call,hugepage_add_new_anon_rmap(page, dst_vma, dst_addr))"];
"1000109" [label="(MethodParameterIn,unsigned long dst_addr)"];
"1000229" [label="(Identifier,dst_pte)"];
"1000107" [label="(MethodParameterIn,pte_t *dst_pte)"];
"1000151" [label="(Call,copy_huge_page_from_user(page,\n\t\t\t\t\t\t(const void __user *) src_addr,\n\t\t\t\t\t\tpages_per_huge_page(h), false))"];
"1000139" [label="(Call,page = alloc_huge_page(dst_vma, dst_addr, 0))"];
"1000106" [label="(MethodParameterIn,struct mm_struct *dst_mm)"];
"1000217" [label="(Identifier,dst_mm)"];
"1000286" [label="(Call,hugetlb_count_add(pages_per_huge_page(h), dst_mm))"];
"1000228" -> "1000227"  [label="AST: "];
"1000228" -> "1000229"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000317"  [label="DDG: dst_pte"];
"1000228" -> "1000227"  [label="DDG: dst_pte"];
"1000215" -> "1000228"  [label="DDG: dst_pte"];
"1000107" -> "1000228"  [label="DDG: dst_pte"];
"1000228" -> "1000269"  [label="DDG: dst_pte"];
"1000215" -> "1000213"  [label="AST: "];
"1000215" -> "1000218"  [label="CFG: "];
"1000216" -> "1000215"  [label="AST: "];
"1000217" -> "1000215"  [label="AST: "];
"1000218" -> "1000215"  [label="AST: "];
"1000213" -> "1000215"  [label="CFG: "];
"1000215" -> "1000317"  [label="DDG: h"];
"1000215" -> "1000317"  [label="DDG: dst_mm"];
"1000215" -> "1000213"  [label="DDG: h"];
"1000215" -> "1000213"  [label="DDG: dst_mm"];
"1000215" -> "1000213"  [label="DDG: dst_pte"];
"1000200" -> "1000215"  [label="DDG: h"];
"1000156" -> "1000215"  [label="DDG: h"];
"1000122" -> "1000215"  [label="DDG: h"];
"1000106" -> "1000215"  [label="DDG: dst_mm"];
"1000107" -> "1000215"  [label="DDG: dst_pte"];
"1000215" -> "1000269"  [label="DDG: dst_mm"];
"1000215" -> "1000287"  [label="DDG: h"];
"1000200" -> "1000198"  [label="AST: "];
"1000200" -> "1000203"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000202" -> "1000200"  [label="AST: "];
"1000203" -> "1000200"  [label="AST: "];
"1000198" -> "1000200"  [label="CFG: "];
"1000200" -> "1000317"  [label="DDG: h"];
"1000200" -> "1000317"  [label="DDG: dst_addr"];
"1000200" -> "1000317"  [label="DDG: dst_vma"];
"1000200" -> "1000198"  [label="DDG: h"];
"1000200" -> "1000198"  [label="DDG: dst_vma"];
"1000200" -> "1000198"  [label="DDG: dst_addr"];
"1000156" -> "1000200"  [label="DDG: h"];
"1000122" -> "1000200"  [label="DDG: h"];
"1000141" -> "1000200"  [label="DDG: dst_vma"];
"1000141" -> "1000200"  [label="DDG: dst_addr"];
"1000124" -> "1000200"  [label="DDG: dst_vma"];
"1000108" -> "1000200"  [label="DDG: dst_vma"];
"1000109" -> "1000200"  [label="DDG: dst_addr"];
"1000200" -> "1000241"  [label="DDG: dst_vma"];
"1000200" -> "1000241"  [label="DDG: dst_addr"];
"1000200" -> "1000247"  [label="DDG: dst_vma"];
"1000200" -> "1000269"  [label="DDG: dst_addr"];
"1000156" -> "1000151"  [label="AST: "];
"1000156" -> "1000157"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000158" -> "1000156"  [label="CFG: "];
"1000156" -> "1000317"  [label="DDG: h"];
"1000156" -> "1000151"  [label="DDG: h"];
"1000122" -> "1000156"  [label="DDG: h"];
"1000122" -> "1000112"  [label="AST: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000133" -> "1000122"  [label="CFG: "];
"1000122" -> "1000317"  [label="DDG: h"];
"1000122" -> "1000317"  [label="DDG: hstate_vma(dst_vma)"];
"1000124" -> "1000122"  [label="DDG: dst_vma"];
"1000124" -> "1000125"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000124" -> "1000317"  [label="DDG: dst_vma"];
"1000108" -> "1000124"  [label="DDG: dst_vma"];
"1000124" -> "1000141"  [label="DDG: dst_vma"];
"1000124" -> "1000241"  [label="DDG: dst_vma"];
"1000124" -> "1000247"  [label="DDG: dst_vma"];
"1000108" -> "1000105"  [label="AST: "];
"1000108" -> "1000317"  [label="DDG: dst_vma"];
"1000108" -> "1000141"  [label="DDG: dst_vma"];
"1000108" -> "1000241"  [label="DDG: dst_vma"];
"1000108" -> "1000247"  [label="DDG: dst_vma"];
"1000108" -> "1000276"  [label="DDG: dst_vma"];
"1000108" -> "1000290"  [label="DDG: dst_vma"];
"1000141" -> "1000139"  [label="AST: "];
"1000141" -> "1000144"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000143" -> "1000141"  [label="AST: "];
"1000144" -> "1000141"  [label="AST: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000141" -> "1000317"  [label="DDG: dst_vma"];
"1000141" -> "1000317"  [label="DDG: dst_addr"];
"1000141" -> "1000139"  [label="DDG: dst_vma"];
"1000141" -> "1000139"  [label="DDG: dst_addr"];
"1000141" -> "1000139"  [label="DDG: 0"];
"1000109" -> "1000141"  [label="DDG: dst_addr"];
"1000141" -> "1000241"  [label="DDG: dst_vma"];
"1000141" -> "1000241"  [label="DDG: dst_addr"];
"1000141" -> "1000247"  [label="DDG: dst_vma"];
"1000141" -> "1000269"  [label="DDG: dst_addr"];
"1000109" -> "1000105"  [label="AST: "];
"1000109" -> "1000317"  [label="DDG: dst_addr"];
"1000109" -> "1000241"  [label="DDG: dst_addr"];
"1000109" -> "1000269"  [label="DDG: dst_addr"];
"1000109" -> "1000276"  [label="DDG: dst_addr"];
"1000109" -> "1000290"  [label="DDG: dst_addr"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000317"  [label="DDG: dst_mm"];
"1000106" -> "1000269"  [label="DDG: dst_mm"];
"1000106" -> "1000286"  [label="DDG: dst_mm"];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000317"  [label="DDG: dst_pte"];
"1000107" -> "1000269"  [label="DDG: dst_pte"];
"1000107" -> "1000276"  [label="DDG: dst_pte"];
"1000107" -> "1000290"  [label="DDG: dst_pte"];
"1000227" -> "1000226"  [label="AST: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000317"  [label="DDG: huge_ptep_get(dst_pte)"];
"1000227" -> "1000226"  [label="DDG: huge_ptep_get(dst_pte)"];
"1000226" -> "1000225"  [label="AST: "];
"1000230" -> "1000226"  [label="CFG: "];
"1000232" -> "1000226"  [label="CFG: "];
"1000226" -> "1000317"  [label="DDG: huge_pte_none(huge_ptep_get(dst_pte))"];
"1000226" -> "1000317"  [label="DDG: !huge_pte_none(huge_ptep_get(dst_pte))"];
"1000269" -> "1000112"  [label="AST: "];
"1000269" -> "1000273"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000271" -> "1000269"  [label="AST: "];
"1000272" -> "1000269"  [label="AST: "];
"1000273" -> "1000269"  [label="AST: "];
"1000275" -> "1000269"  [label="CFG: "];
"1000269" -> "1000317"  [label="DDG: set_huge_pte_at(dst_mm, dst_addr, dst_pte, _dst_pte)"];
"1000241" -> "1000269"  [label="DDG: dst_addr"];
"1000265" -> "1000269"  [label="DDG: _dst_pte"];
"1000269" -> "1000276"  [label="DDG: dst_addr"];
"1000269" -> "1000276"  [label="DDG: dst_pte"];
"1000269" -> "1000276"  [label="DDG: _dst_pte"];
"1000269" -> "1000286"  [label="DDG: dst_mm"];
"1000276" -> "1000274"  [label="AST: "];
"1000276" -> "1000281"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000278" -> "1000276"  [label="AST: "];
"1000279" -> "1000276"  [label="AST: "];
"1000280" -> "1000276"  [label="AST: "];
"1000281" -> "1000276"  [label="AST: "];
"1000274" -> "1000276"  [label="CFG: "];
"1000276" -> "1000317"  [label="DDG: _dst_pte"];
"1000276" -> "1000317"  [label="DDG: dst_vma->vm_flags & VM_WRITE"];
"1000276" -> "1000274"  [label="DDG: dst_addr"];
"1000276" -> "1000274"  [label="DDG: _dst_pte"];
"1000276" -> "1000274"  [label="DDG: dst_pte"];
"1000276" -> "1000274"  [label="DDG: dst_vma->vm_flags & VM_WRITE"];
"1000276" -> "1000274"  [label="DDG: dst_vma"];
"1000247" -> "1000276"  [label="DDG: dst_vma"];
"1000281" -> "1000276"  [label="DDG: dst_vma->vm_flags"];
"1000281" -> "1000276"  [label="DDG: VM_WRITE"];
"1000276" -> "1000290"  [label="DDG: dst_vma"];
"1000276" -> "1000290"  [label="DDG: dst_addr"];
"1000276" -> "1000290"  [label="DDG: dst_pte"];
"1000274" -> "1000112"  [label="AST: "];
"1000275" -> "1000274"  [label="AST: "];
"1000288" -> "1000274"  [label="CFG: "];
"1000274" -> "1000317"  [label="DDG: (void)huge_ptep_set_access_flags(dst_vma, dst_addr, dst_pte, _dst_pte,\n\t\t\t\t\tdst_vma->vm_flags & VM_WRITE)"];
"1000274" -> "1000317"  [label="DDG: huge_ptep_set_access_flags(dst_vma, dst_addr, dst_pte, _dst_pte,\n\t\t\t\t\tdst_vma->vm_flags & VM_WRITE)"];
"1000290" -> "1000112"  [label="AST: "];
"1000290" -> "1000293"  [label="CFG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000292" -> "1000290"  [label="AST: "];
"1000293" -> "1000290"  [label="AST: "];
"1000295" -> "1000290"  [label="CFG: "];
"1000290" -> "1000317"  [label="DDG: dst_vma"];
"1000290" -> "1000317"  [label="DDG: dst_addr"];
"1000290" -> "1000317"  [label="DDG: update_mmu_cache(dst_vma, dst_addr, dst_pte)"];
"1000290" -> "1000317"  [label="DDG: dst_pte"];
"1000286" -> "1000112"  [label="AST: "];
"1000286" -> "1000289"  [label="CFG: "];
"1000287" -> "1000286"  [label="AST: "];
"1000289" -> "1000286"  [label="AST: "];
"1000291" -> "1000286"  [label="CFG: "];
"1000286" -> "1000317"  [label="DDG: hugetlb_count_add(pages_per_huge_page(h), dst_mm)"];
"1000286" -> "1000317"  [label="DDG: pages_per_huge_page(h)"];
"1000286" -> "1000317"  [label="DDG: dst_mm"];
"1000287" -> "1000286"  [label="DDG: h"];
}
