#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d444a29fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v000001d444cbdc00_0 .net "PC", 31 0, L_000001d444d48640;  1 drivers
v000001d444cbda20_0 .net "cycles_consumed", 31 0, v000001d444cbf320_0;  1 drivers
v000001d444cbf460_0 .var "input_clk", 0 0;
v000001d444cbf6e0_0 .var "rst", 0 0;
S_000001d444a396f0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_000001d444a29fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d444c00e30 .functor NOR 1, v000001d444cbf460_0, v000001d444cb2310_0, C4<0>, C4<0>;
L_000001d444c01300 .functor AND 1, v000001d444c95b90_0, v000001d444c95870_0, C4<1>, C4<1>;
L_000001d444c01ae0 .functor AND 1, L_000001d444c01300, L_000001d444cbf780, C4<1>, C4<1>;
L_000001d444c01fb0 .functor AND 1, v000001d444c840a0_0, v000001d444c83c40_0, C4<1>, C4<1>;
L_000001d444c01c30 .functor AND 1, L_000001d444c01fb0, L_000001d444cbf8c0, C4<1>, C4<1>;
L_000001d444c02020 .functor AND 1, v000001d444cb21d0_0, v000001d444cb1f50_0, C4<1>, C4<1>;
L_000001d444c00ea0 .functor AND 1, L_000001d444c02020, L_000001d444cbf960, C4<1>, C4<1>;
L_000001d444c01680 .functor AND 1, v000001d444c95b90_0, v000001d444c95870_0, C4<1>, C4<1>;
L_000001d444c01d80 .functor AND 1, L_000001d444c01680, L_000001d444cbd7a0, C4<1>, C4<1>;
L_000001d444c021e0 .functor AND 1, v000001d444c840a0_0, v000001d444c83c40_0, C4<1>, C4<1>;
L_000001d444c02410 .functor AND 1, L_000001d444c021e0, L_000001d444cbd840, C4<1>, C4<1>;
L_000001d444c00880 .functor AND 1, v000001d444cb21d0_0, v000001d444cb1f50_0, C4<1>, C4<1>;
L_000001d444c00960 .functor AND 1, L_000001d444c00880, L_000001d444cbd8e0, C4<1>, C4<1>;
L_000001d444cc5850 .functor NOT 1, L_000001d444c00e30, C4<0>, C4<0>, C4<0>;
L_000001d444cc6d50 .functor NOT 1, L_000001d444c00e30, C4<0>, C4<0>, C4<0>;
L_000001d444cdb2f0 .functor NOT 1, L_000001d444c00e30, C4<0>, C4<0>, C4<0>;
L_000001d444cdc0f0 .functor NOT 1, L_000001d444c00e30, C4<0>, C4<0>, C4<0>;
L_000001d444cdbde0 .functor NOT 1, L_000001d444c00e30, C4<0>, C4<0>, C4<0>;
L_000001d444d48640 .functor BUFZ 32, v000001d444caead0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444cb2950_0 .net "EX1_ALU_OPER1", 31 0, L_000001d444cc74c0;  1 drivers
v000001d444cb2f90_0 .net "EX1_ALU_OPER2", 31 0, L_000001d444cdc390;  1 drivers
v000001d444cb2bd0_0 .net "EX1_PC", 31 0, v000001d444c94510_0;  1 drivers
v000001d444cb2c70_0 .net "EX1_PFC", 31 0, v000001d444c943d0_0;  1 drivers
v000001d444cb2d10_0 .net "EX1_PFC_to_IF", 31 0, L_000001d444cc3b00;  1 drivers
v000001d444cb2ef0_0 .net "EX1_forward_to_B", 31 0, v000001d444c927b0_0;  1 drivers
v000001d444cb2db0_0 .net "EX1_is_beq", 0 0, v000001d444c931b0_0;  1 drivers
v000001d444cb3030_0 .net "EX1_is_bne", 0 0, v000001d444c93250_0;  1 drivers
v000001d444cacb90_0 .net "EX1_is_jal", 0 0, v000001d444c93390_0;  1 drivers
v000001d444cace10_0 .net "EX1_is_jr", 0 0, v000001d444c925d0_0;  1 drivers
v000001d444cacff0_0 .net "EX1_is_oper2_immed", 0 0, v000001d444c92f30_0;  1 drivers
v000001d444cad590_0 .net "EX1_memread", 0 0, v000001d444c945b0_0;  1 drivers
v000001d444cabbf0_0 .net "EX1_memwrite", 0 0, v000001d444c93430_0;  1 drivers
v000001d444cad3b0_0 .net "EX1_opcode", 11 0, v000001d444c93890_0;  1 drivers
v000001d444caccd0_0 .net "EX1_predicted", 0 0, v000001d444c93930_0;  1 drivers
v000001d444cad6d0_0 .net "EX1_rd_ind", 4 0, v000001d444c939d0_0;  1 drivers
v000001d444cabe70_0 .net "EX1_rd_indzero", 0 0, v000001d444c92fd0_0;  1 drivers
v000001d444cabfb0_0 .net "EX1_regwrite", 0 0, v000001d444c93a70_0;  1 drivers
v000001d444cab1f0_0 .net "EX1_rs1", 31 0, v000001d444c92350_0;  1 drivers
v000001d444caceb0_0 .net "EX1_rs1_ind", 4 0, v000001d444c92170_0;  1 drivers
v000001d444cab970_0 .net "EX1_rs2", 31 0, v000001d444c92210_0;  1 drivers
v000001d444cac0f0_0 .net "EX1_rs2_ind", 4 0, v000001d444c93070_0;  1 drivers
v000001d444cad630_0 .net "EX1_rs2_out", 31 0, L_000001d444cdb440;  1 drivers
v000001d444caba10_0 .net "EX2_ALU_OPER1", 31 0, v000001d444c94f10_0;  1 drivers
v000001d444caca50_0 .net "EX2_ALU_OPER2", 31 0, v000001d444c959b0_0;  1 drivers
v000001d444cac910_0 .net "EX2_ALU_OUT", 31 0, L_000001d444cc2d40;  1 drivers
v000001d444cac2d0_0 .net "EX2_PC", 31 0, v000001d444c95d70_0;  1 drivers
v000001d444cac230_0 .net "EX2_PFC_to_IF", 31 0, v000001d444c95e10_0;  1 drivers
v000001d444cac190_0 .net "EX2_forward_to_B", 31 0, v000001d444c94fb0_0;  1 drivers
v000001d444cabf10_0 .net "EX2_is_beq", 0 0, v000001d444c95050_0;  1 drivers
v000001d444cac9b0_0 .net "EX2_is_bne", 0 0, v000001d444c95af0_0;  1 drivers
v000001d444cad770_0 .net "EX2_is_jal", 0 0, v000001d444c95410_0;  1 drivers
v000001d444cacf50_0 .net "EX2_is_jr", 0 0, v000001d444c952d0_0;  1 drivers
v000001d444cad090_0 .net "EX2_is_oper2_immed", 0 0, v000001d444c95550_0;  1 drivers
v000001d444cabab0_0 .net "EX2_memread", 0 0, v000001d444c948d0_0;  1 drivers
v000001d444cacaf0_0 .net "EX2_memwrite", 0 0, v000001d444c95730_0;  1 drivers
v000001d444cac370_0 .net "EX2_opcode", 11 0, v000001d444c94970_0;  1 drivers
v000001d444cabb50_0 .net "EX2_predicted", 0 0, v000001d444c957d0_0;  1 drivers
v000001d444cad810_0 .net "EX2_rd_ind", 4 0, v000001d444c95910_0;  1 drivers
v000001d444cac410_0 .net "EX2_rd_indzero", 0 0, v000001d444c95870_0;  1 drivers
v000001d444cad8b0_0 .net "EX2_regwrite", 0 0, v000001d444c95b90_0;  1 drivers
v000001d444cac4b0_0 .net "EX2_rs1", 31 0, v000001d444c95c30_0;  1 drivers
v000001d444cac050_0 .net "EX2_rs1_ind", 4 0, v000001d444c94a10_0;  1 drivers
v000001d444cac550_0 .net "EX2_rs2_ind", 4 0, v000001d444c94ab0_0;  1 drivers
v000001d444cab6f0_0 .net "EX2_rs2_out", 31 0, v000001d444c94b50_0;  1 drivers
v000001d444cabc90_0 .net "ID_INST", 31 0, v000001d444ca02b0_0;  1 drivers
v000001d444cab150_0 .net "ID_PC", 31 0, v000001d444ca0350_0;  1 drivers
v000001d444cab290_0 .net "ID_PFC_to_EX", 31 0, L_000001d444cc0a40;  1 drivers
v000001d444cad130_0 .net "ID_PFC_to_IF", 31 0, L_000001d444cc25c0;  1 drivers
v000001d444cad4f0_0 .net "ID_forward_to_B", 31 0, L_000001d444cc13a0;  1 drivers
v000001d444cabd30_0 .net "ID_is_beq", 0 0, L_000001d444cc0b80;  1 drivers
v000001d444cab330_0 .net "ID_is_bne", 0 0, L_000001d444cc0c20;  1 drivers
v000001d444cac5f0_0 .net "ID_is_j", 0 0, L_000001d444cc2980;  1 drivers
v000001d444cac690_0 .net "ID_is_jal", 0 0, L_000001d444cc4c80;  1 drivers
v000001d444cad1d0_0 .net "ID_is_jr", 0 0, L_000001d444cc0d60;  1 drivers
v000001d444cab3d0_0 .net "ID_is_oper2_immed", 0 0, L_000001d444cc6a40;  1 drivers
v000001d444cac730_0 .net "ID_memread", 0 0, L_000001d444cc4780;  1 drivers
v000001d444cac7d0_0 .net "ID_memwrite", 0 0, L_000001d444cc3ec0;  1 drivers
v000001d444cab790_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  1 drivers
v000001d444cab470_0 .net "ID_predicted", 0 0, v000001d444c9aa90_0;  1 drivers
v000001d444cad270_0 .net "ID_rd_ind", 4 0, v000001d444caf570_0;  1 drivers
v000001d444cad310_0 .net "ID_regwrite", 0 0, L_000001d444cc3600;  1 drivers
v000001d444cacc30_0 .net "ID_rs1", 31 0, v000001d444c9eaf0_0;  1 drivers
v000001d444cac870_0 .net "ID_rs1_ind", 4 0, v000001d444cae030_0;  1 drivers
v000001d444cacd70_0 .net "ID_rs2", 31 0, v000001d444c9fe50_0;  1 drivers
v000001d444cabdd0_0 .net "ID_rs2_ind", 4 0, v000001d444cadb30_0;  1 drivers
v000001d444cab510_0 .net "IF_INST", 31 0, L_000001d444cc66c0;  1 drivers
v000001d444cad450_0 .net "IF_pc", 31 0, v000001d444caead0_0;  1 drivers
v000001d444cab5b0_0 .net "MEM_ALU_OUT", 31 0, v000001d444c83920_0;  1 drivers
v000001d444cab650_0 .net "MEM_Data_mem_out", 31 0, v000001d444cb1050_0;  1 drivers
v000001d444cab830_0 .net "MEM_memread", 0 0, v000001d444c82660_0;  1 drivers
v000001d444cab8d0_0 .net "MEM_memwrite", 0 0, v000001d444c82020_0;  1 drivers
v000001d444cbfc80_0 .net "MEM_opcode", 11 0, v000001d444c832e0_0;  1 drivers
v000001d444cbfd20_0 .net "MEM_rd_ind", 4 0, v000001d444c83560_0;  1 drivers
v000001d444cbe7e0_0 .net "MEM_rd_indzero", 0 0, v000001d444c83c40_0;  1 drivers
v000001d444cbd980_0 .net "MEM_regwrite", 0 0, v000001d444c840a0_0;  1 drivers
v000001d444cbf5a0_0 .net "MEM_rs2", 31 0, v000001d444c83ce0_0;  1 drivers
v000001d444cbf1e0_0 .net "PC", 31 0, L_000001d444d48640;  alias, 1 drivers
v000001d444cbec40_0 .net "STALL_ID1_FLUSH", 0 0, v000001d444c9ab30_0;  1 drivers
v000001d444cbd700_0 .net "STALL_ID2_FLUSH", 0 0, v000001d444c9abd0_0;  1 drivers
v000001d444cbf640_0 .net "STALL_IF_FLUSH", 0 0, v000001d444c9cb10_0;  1 drivers
v000001d444cbf000_0 .net "WB_ALU_OUT", 31 0, v000001d444cb0330_0;  1 drivers
v000001d444cbf280_0 .net "WB_Data_mem_out", 31 0, v000001d444cb1cd0_0;  1 drivers
v000001d444cbdca0_0 .net "WB_memread", 0 0, v000001d444cb1d70_0;  1 drivers
v000001d444cbee20_0 .net "WB_rd_ind", 4 0, v000001d444cb1eb0_0;  1 drivers
v000001d444cbeba0_0 .net "WB_rd_indzero", 0 0, v000001d444cb1f50_0;  1 drivers
v000001d444cbdd40_0 .net "WB_regwrite", 0 0, v000001d444cb21d0_0;  1 drivers
v000001d444cbfa00_0 .net "Wrong_prediction", 0 0, L_000001d444cdbd70;  1 drivers
v000001d444cbdde0_0 .net *"_ivl_1", 0 0, L_000001d444c01300;  1 drivers
v000001d444cbfaa0_0 .net *"_ivl_13", 0 0, L_000001d444c02020;  1 drivers
v000001d444cbdb60_0 .net *"_ivl_14", 0 0, L_000001d444cbf960;  1 drivers
v000001d444cbf0a0_0 .net *"_ivl_19", 0 0, L_000001d444c01680;  1 drivers
v000001d444cbf500_0 .net *"_ivl_2", 0 0, L_000001d444cbf780;  1 drivers
v000001d444cbe2e0_0 .net *"_ivl_20", 0 0, L_000001d444cbd7a0;  1 drivers
v000001d444cbe380_0 .net *"_ivl_25", 0 0, L_000001d444c021e0;  1 drivers
v000001d444cbeb00_0 .net *"_ivl_26", 0 0, L_000001d444cbd840;  1 drivers
v000001d444cbea60_0 .net *"_ivl_31", 0 0, L_000001d444c00880;  1 drivers
v000001d444cbe4c0_0 .net *"_ivl_32", 0 0, L_000001d444cbd8e0;  1 drivers
v000001d444cbe420_0 .net *"_ivl_40", 31 0, L_000001d444cc2f20;  1 drivers
L_000001d444ce0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cbe600_0 .net *"_ivl_43", 26 0, L_000001d444ce0c58;  1 drivers
L_000001d444ce0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cbde80_0 .net/2u *"_ivl_44", 31 0, L_000001d444ce0ca0;  1 drivers
v000001d444cbece0_0 .net *"_ivl_52", 31 0, L_000001d444d33cd0;  1 drivers
L_000001d444ce0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cbe920_0 .net *"_ivl_55", 26 0, L_000001d444ce0d30;  1 drivers
L_000001d444ce0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cbe240_0 .net/2u *"_ivl_56", 31 0, L_000001d444ce0d78;  1 drivers
v000001d444cbe060_0 .net *"_ivl_7", 0 0, L_000001d444c01fb0;  1 drivers
v000001d444cbe560_0 .net *"_ivl_8", 0 0, L_000001d444cbf8c0;  1 drivers
v000001d444cbed80_0 .net "alu_selA", 1 0, L_000001d444cbfbe0;  1 drivers
v000001d444cbf140_0 .net "alu_selB", 1 0, L_000001d444cc1300;  1 drivers
v000001d444cbeec0_0 .net "clk", 0 0, L_000001d444c00e30;  1 drivers
v000001d444cbf320_0 .var "cycles_consumed", 31 0;
v000001d444cbe880_0 .net "exhaz", 0 0, L_000001d444c01c30;  1 drivers
v000001d444cbdfc0_0 .net "exhaz2", 0 0, L_000001d444c02410;  1 drivers
v000001d444cbe6a0_0 .net "hlt", 0 0, v000001d444cb2310_0;  1 drivers
v000001d444cbe740_0 .net "idhaz", 0 0, L_000001d444c01ae0;  1 drivers
v000001d444cbfb40_0 .net "idhaz2", 0 0, L_000001d444c01d80;  1 drivers
v000001d444cbdf20_0 .net "if_id_write", 0 0, v000001d444c9c750_0;  1 drivers
v000001d444cbfdc0_0 .net "input_clk", 0 0, v000001d444cbf460_0;  1 drivers
v000001d444cbdac0_0 .net "is_branch_and_taken", 0 0, L_000001d444cc60a0;  1 drivers
v000001d444cbe9c0_0 .net "memhaz", 0 0, L_000001d444c00ea0;  1 drivers
v000001d444cbef60_0 .net "memhaz2", 0 0, L_000001d444c00960;  1 drivers
v000001d444cbf3c0_0 .net "pc_src", 2 0, L_000001d444cc23e0;  1 drivers
v000001d444cbf820_0 .net "pc_write", 0 0, v000001d444c9c930_0;  1 drivers
v000001d444cbe100_0 .net "rst", 0 0, v000001d444cbf6e0_0;  1 drivers
v000001d444cbfe60_0 .net "store_rs2_forward", 1 0, L_000001d444cc0ea0;  1 drivers
v000001d444cbe1a0_0 .net "wdata_to_reg_file", 31 0, L_000001d444d48330;  1 drivers
E_000001d444c0af30/0 .event negedge, v000001d444c99410_0;
E_000001d444c0af30/1 .event posedge, v000001d444c82ac0_0;
E_000001d444c0af30 .event/or E_000001d444c0af30/0, E_000001d444c0af30/1;
L_000001d444cbf780 .cmp/eq 5, v000001d444c95910_0, v000001d444c92170_0;
L_000001d444cbf8c0 .cmp/eq 5, v000001d444c83560_0, v000001d444c92170_0;
L_000001d444cbf960 .cmp/eq 5, v000001d444cb1eb0_0, v000001d444c92170_0;
L_000001d444cbd7a0 .cmp/eq 5, v000001d444c95910_0, v000001d444c93070_0;
L_000001d444cbd840 .cmp/eq 5, v000001d444c83560_0, v000001d444c93070_0;
L_000001d444cbd8e0 .cmp/eq 5, v000001d444cb1eb0_0, v000001d444c93070_0;
L_000001d444cc2f20 .concat [ 5 27 0 0], v000001d444caf570_0, L_000001d444ce0c58;
L_000001d444cc2de0 .cmp/ne 32, L_000001d444cc2f20, L_000001d444ce0ca0;
L_000001d444d33cd0 .concat [ 5 27 0 0], v000001d444c95910_0, L_000001d444ce0d30;
L_000001d444d34d10 .cmp/ne 32, L_000001d444d33cd0, L_000001d444ce0d78;
S_000001d444add800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d444c02100 .functor NOT 1, L_000001d444c01c30, C4<0>, C4<0>, C4<0>;
L_000001d444c02170 .functor AND 1, L_000001d444c00ea0, L_000001d444c02100, C4<1>, C4<1>;
L_000001d444c01b50 .functor OR 1, L_000001d444c01ae0, L_000001d444c02170, C4<0>, C4<0>;
L_000001d444c01610 .functor OR 1, L_000001d444c01ae0, L_000001d444c01c30, C4<0>, C4<0>;
v000001d444c27050_0 .net *"_ivl_12", 0 0, L_000001d444c01610;  1 drivers
v000001d444c27af0_0 .net *"_ivl_2", 0 0, L_000001d444c02100;  1 drivers
v000001d444c28090_0 .net *"_ivl_5", 0 0, L_000001d444c02170;  1 drivers
v000001d444c26ab0_0 .net *"_ivl_7", 0 0, L_000001d444c01b50;  1 drivers
v000001d444c26b50_0 .net "alu_selA", 1 0, L_000001d444cbfbe0;  alias, 1 drivers
v000001d444c268d0_0 .net "exhaz", 0 0, L_000001d444c01c30;  alias, 1 drivers
v000001d444c275f0_0 .net "idhaz", 0 0, L_000001d444c01ae0;  alias, 1 drivers
v000001d444c283b0_0 .net "memhaz", 0 0, L_000001d444c00ea0;  alias, 1 drivers
L_000001d444cbfbe0 .concat8 [ 1 1 0 0], L_000001d444c01b50, L_000001d444c01610;
S_000001d444add990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d444c008f0 .functor NOT 1, L_000001d444c02410, C4<0>, C4<0>, C4<0>;
L_000001d444c00ab0 .functor AND 1, L_000001d444c00960, L_000001d444c008f0, C4<1>, C4<1>;
L_000001d444c00f80 .functor OR 1, L_000001d444c01d80, L_000001d444c00ab0, C4<0>, C4<0>;
L_000001d444c00ff0 .functor NOT 1, v000001d444c92f30_0, C4<0>, C4<0>, C4<0>;
L_000001d444c01220 .functor AND 1, L_000001d444c00f80, L_000001d444c00ff0, C4<1>, C4<1>;
L_000001d444c01290 .functor OR 1, L_000001d444c01d80, L_000001d444c02410, C4<0>, C4<0>;
L_000001d444c01370 .functor NOT 1, v000001d444c92f30_0, C4<0>, C4<0>, C4<0>;
L_000001d444c024f0 .functor AND 1, L_000001d444c01290, L_000001d444c01370, C4<1>, C4<1>;
v000001d444c27a50_0 .net "EX1_is_oper2_immed", 0 0, v000001d444c92f30_0;  alias, 1 drivers
v000001d444c27cd0_0 .net *"_ivl_11", 0 0, L_000001d444c01220;  1 drivers
v000001d444c27690_0 .net *"_ivl_16", 0 0, L_000001d444c01290;  1 drivers
v000001d444c27f50_0 .net *"_ivl_17", 0 0, L_000001d444c01370;  1 drivers
v000001d444c26c90_0 .net *"_ivl_2", 0 0, L_000001d444c008f0;  1 drivers
v000001d444c28130_0 .net *"_ivl_20", 0 0, L_000001d444c024f0;  1 drivers
v000001d444c27190_0 .net *"_ivl_5", 0 0, L_000001d444c00ab0;  1 drivers
v000001d444c27d70_0 .net *"_ivl_7", 0 0, L_000001d444c00f80;  1 drivers
v000001d444c277d0_0 .net *"_ivl_8", 0 0, L_000001d444c00ff0;  1 drivers
v000001d444c26e70_0 .net "alu_selB", 1 0, L_000001d444cc1300;  alias, 1 drivers
v000001d444c270f0_0 .net "exhaz", 0 0, L_000001d444c02410;  alias, 1 drivers
v000001d444c27230_0 .net "idhaz", 0 0, L_000001d444c01d80;  alias, 1 drivers
v000001d444c28450_0 .net "memhaz", 0 0, L_000001d444c00960;  alias, 1 drivers
L_000001d444cc1300 .concat8 [ 1 1 0 0], L_000001d444c01220, L_000001d444c024f0;
S_000001d4449f6040 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d444c02640 .functor NOT 1, L_000001d444c02410, C4<0>, C4<0>, C4<0>;
L_000001d444c026b0 .functor AND 1, L_000001d444c00960, L_000001d444c02640, C4<1>, C4<1>;
L_000001d444c02790 .functor OR 1, L_000001d444c01d80, L_000001d444c026b0, C4<0>, C4<0>;
L_000001d444c02480 .functor OR 1, L_000001d444c01d80, L_000001d444c02410, C4<0>, C4<0>;
v000001d444c28590_0 .net *"_ivl_12", 0 0, L_000001d444c02480;  1 drivers
v000001d444c27870_0 .net *"_ivl_2", 0 0, L_000001d444c02640;  1 drivers
v000001d444c27e10_0 .net *"_ivl_5", 0 0, L_000001d444c026b0;  1 drivers
v000001d444c281d0_0 .net *"_ivl_7", 0 0, L_000001d444c02790;  1 drivers
v000001d444c27ff0_0 .net "exhaz", 0 0, L_000001d444c02410;  alias, 1 drivers
v000001d444c28270_0 .net "idhaz", 0 0, L_000001d444c01d80;  alias, 1 drivers
v000001d444ba4dc0_0 .net "memhaz", 0 0, L_000001d444c00960;  alias, 1 drivers
v000001d444ba4460_0 .net "store_rs2_forward", 1 0, L_000001d444cc0ea0;  alias, 1 drivers
L_000001d444cc0ea0 .concat8 [ 1 1 0 0], L_000001d444c02790, L_000001d444c02480;
S_000001d4449f61d0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d444ba50e0_0 .net "EX_ALU_OUT", 31 0, L_000001d444cc2d40;  alias, 1 drivers
v000001d444ba46e0_0 .net "EX_memread", 0 0, v000001d444c948d0_0;  alias, 1 drivers
v000001d444b8ede0_0 .net "EX_memwrite", 0 0, v000001d444c95730_0;  alias, 1 drivers
v000001d444b8d940_0 .net "EX_opcode", 11 0, v000001d444c94970_0;  alias, 1 drivers
v000001d444c841e0_0 .net "EX_rd_ind", 4 0, v000001d444c95910_0;  alias, 1 drivers
v000001d444c83b00_0 .net "EX_rd_indzero", 0 0, L_000001d444d34d10;  1 drivers
v000001d444c831a0_0 .net "EX_regwrite", 0 0, v000001d444c95b90_0;  alias, 1 drivers
v000001d444c82b60_0 .net "EX_rs2_out", 31 0, v000001d444c94b50_0;  alias, 1 drivers
v000001d444c83920_0 .var "MEM_ALU_OUT", 31 0;
v000001d444c82660_0 .var "MEM_memread", 0 0;
v000001d444c82020_0 .var "MEM_memwrite", 0 0;
v000001d444c832e0_0 .var "MEM_opcode", 11 0;
v000001d444c83560_0 .var "MEM_rd_ind", 4 0;
v000001d444c83c40_0 .var "MEM_rd_indzero", 0 0;
v000001d444c840a0_0 .var "MEM_regwrite", 0 0;
v000001d444c83ce0_0 .var "MEM_rs2", 31 0;
v000001d444c823e0_0 .net "clk", 0 0, L_000001d444cdc0f0;  1 drivers
v000001d444c82ac0_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
E_000001d444c0acb0 .event posedge, v000001d444c82ac0_0, v000001d444c823e0_0;
S_000001d4449c29c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d444a014e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444a01518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444a01550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444a01588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444a015c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444a015f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444a01630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444a01668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444a016a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444a016d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444a01710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444a01748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444a01780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444a017b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444a017f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444a01828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444a01860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444a01898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444a018d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444a01908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444a01940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444a01978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444a019b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444a019e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444a01a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d444cdbb40 .functor XOR 1, L_000001d444cdb590, v000001d444c957d0_0, C4<0>, C4<0>;
L_000001d444cdbbb0 .functor NOT 1, L_000001d444cdbb40, C4<0>, C4<0>, C4<0>;
L_000001d444cdb6e0 .functor OR 1, v000001d444cbf6e0_0, L_000001d444cdbbb0, C4<0>, C4<0>;
L_000001d444cdbd70 .functor NOT 1, L_000001d444cdb6e0, C4<0>, C4<0>, C4<0>;
v000001d444c86210_0 .net "ALU_OP", 3 0, v000001d444c860d0_0;  1 drivers
v000001d444c897d0_0 .net "BranchDecision", 0 0, L_000001d444cdb590;  1 drivers
v000001d444c89410_0 .net "CF", 0 0, v000001d444c886f0_0;  1 drivers
v000001d444c88bf0_0 .net "EX_opcode", 11 0, v000001d444c94970_0;  alias, 1 drivers
v000001d444c89d70_0 .net "Wrong_prediction", 0 0, L_000001d444cdbd70;  alias, 1 drivers
v000001d444c894b0_0 .net "ZF", 0 0, L_000001d444cdc780;  1 drivers
L_000001d444ce0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d444c89690_0 .net/2u *"_ivl_0", 31 0, L_000001d444ce0ce8;  1 drivers
v000001d444c89870_0 .net *"_ivl_11", 0 0, L_000001d444cdb6e0;  1 drivers
v000001d444c89550_0 .net *"_ivl_2", 31 0, L_000001d444cc2ca0;  1 drivers
v000001d444c899b0_0 .net *"_ivl_6", 0 0, L_000001d444cdbb40;  1 drivers
v000001d444c890f0_0 .net *"_ivl_8", 0 0, L_000001d444cdbbb0;  1 drivers
v000001d444c89190_0 .net "alu_out", 31 0, L_000001d444cc2d40;  alias, 1 drivers
v000001d444c88970_0 .net "alu_outw", 31 0, v000001d444c86030_0;  1 drivers
v000001d444c89230_0 .net "is_beq", 0 0, v000001d444c95050_0;  alias, 1 drivers
v000001d444c895f0_0 .net "is_bne", 0 0, v000001d444c95af0_0;  alias, 1 drivers
v000001d444c89c30_0 .net "is_jal", 0 0, v000001d444c95410_0;  alias, 1 drivers
v000001d444c892d0_0 .net "oper1", 31 0, v000001d444c94f10_0;  alias, 1 drivers
v000001d444c89730_0 .net "oper2", 31 0, v000001d444c959b0_0;  alias, 1 drivers
v000001d444c89910_0 .net "pc", 31 0, v000001d444c95d70_0;  alias, 1 drivers
v000001d444c89a50_0 .net "predicted", 0 0, v000001d444c957d0_0;  alias, 1 drivers
v000001d444c89af0_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
L_000001d444cc2ca0 .arith/sum 32, v000001d444c95d70_0, L_000001d444ce0ce8;
L_000001d444cc2d40 .functor MUXZ 32, v000001d444c86030_0, L_000001d444cc2ca0, v000001d444c95410_0, C4<>;
S_000001d4449c2b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d4449c29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d444cdb360 .functor AND 1, v000001d444c95050_0, L_000001d444cdb280, C4<1>, C4<1>;
L_000001d444cdc2b0 .functor NOT 1, L_000001d444cdb280, C4<0>, C4<0>, C4<0>;
L_000001d444cdc010 .functor AND 1, v000001d444c95af0_0, L_000001d444cdc2b0, C4<1>, C4<1>;
L_000001d444cdb590 .functor OR 1, L_000001d444cdb360, L_000001d444cdc010, C4<0>, C4<0>;
v000001d444c87bb0_0 .net "BranchDecision", 0 0, L_000001d444cdb590;  alias, 1 drivers
v000001d444c87cf0_0 .net *"_ivl_2", 0 0, L_000001d444cdc2b0;  1 drivers
v000001d444c87d90_0 .net "is_beq", 0 0, v000001d444c95050_0;  alias, 1 drivers
v000001d444c86ad0_0 .net "is_beq_taken", 0 0, L_000001d444cdb360;  1 drivers
v000001d444c863f0_0 .net "is_bne", 0 0, v000001d444c95af0_0;  alias, 1 drivers
v000001d444c86530_0 .net "is_bne_taken", 0 0, L_000001d444cdc010;  1 drivers
v000001d444c87e30_0 .net "is_eq", 0 0, L_000001d444cdb280;  1 drivers
v000001d444c86b70_0 .net "oper1", 31 0, v000001d444c94f10_0;  alias, 1 drivers
v000001d444c86c10_0 .net "oper2", 31 0, v000001d444c959b0_0;  alias, 1 drivers
S_000001d444a19b20 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d4449c2b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d444cdb670 .functor XOR 1, L_000001d444cc5400, L_000001d444cc5360, C4<0>, C4<0>;
L_000001d444cdb830 .functor XOR 1, L_000001d444cc54a0, L_000001d444cc4f00, C4<0>, C4<0>;
L_000001d444cdc9b0 .functor XOR 1, L_000001d444cc5540, L_000001d444cc5220, C4<0>, C4<0>;
L_000001d444cdc400 .functor XOR 1, L_000001d444cc5180, L_000001d444cc55e0, C4<0>, C4<0>;
L_000001d444cdb750 .functor XOR 1, L_000001d444cc52c0, L_000001d444cc4fa0, C4<0>, C4<0>;
L_000001d444cdb7c0 .functor XOR 1, L_000001d444cc5040, L_000001d444cc50e0, C4<0>, C4<0>;
L_000001d444cdc240 .functor XOR 1, L_000001d444d30990, L_000001d444d323d0, C4<0>, C4<0>;
L_000001d444cdcb00 .functor XOR 1, L_000001d444d30530, L_000001d444d32650, C4<0>, C4<0>;
L_000001d444cdb600 .functor XOR 1, L_000001d444d30c10, L_000001d444d317f0, C4<0>, C4<0>;
L_000001d444cdc550 .functor XOR 1, L_000001d444d30a30, L_000001d444d31ed0, C4<0>, C4<0>;
L_000001d444cdcbe0 .functor XOR 1, L_000001d444d30d50, L_000001d444d30cb0, C4<0>, C4<0>;
L_000001d444cdcc50 .functor XOR 1, L_000001d444d31a70, L_000001d444d31f70, C4<0>, C4<0>;
L_000001d444cdb1a0 .functor XOR 1, L_000001d444d31930, L_000001d444d31e30, C4<0>, C4<0>;
L_000001d444cdccc0 .functor XOR 1, L_000001d444d30670, L_000001d444d32330, C4<0>, C4<0>;
L_000001d444cdb4b0 .functor XOR 1, L_000001d444d30b70, L_000001d444d30df0, C4<0>, C4<0>;
L_000001d444cdbfa0 .functor XOR 1, L_000001d444d30e90, L_000001d444d31390, C4<0>, C4<0>;
L_000001d444cdbad0 .functor XOR 1, L_000001d444d31b10, L_000001d444d311b0, C4<0>, C4<0>;
L_000001d444cdb8a0 .functor XOR 1, L_000001d444d30ad0, L_000001d444d31570, C4<0>, C4<0>;
L_000001d444cdc5c0 .functor XOR 1, L_000001d444d31070, L_000001d444d30f30, C4<0>, C4<0>;
L_000001d444cdcd30 .functor XOR 1, L_000001d444d316b0, L_000001d444d30850, C4<0>, C4<0>;
L_000001d444cdb9f0 .functor XOR 1, L_000001d444d307b0, L_000001d444d31890, C4<0>, C4<0>;
L_000001d444cdc7f0 .functor XOR 1, L_000001d444d319d0, L_000001d444d30fd0, C4<0>, C4<0>;
L_000001d444cdb520 .functor XOR 1, L_000001d444d31110, L_000001d444d32470, C4<0>, C4<0>;
L_000001d444cdbe50 .functor XOR 1, L_000001d444d30710, L_000001d444d31250, C4<0>, C4<0>;
L_000001d444cdb980 .functor XOR 1, L_000001d444d31750, L_000001d444d32010, C4<0>, C4<0>;
L_000001d444cdb210 .functor XOR 1, L_000001d444d312f0, L_000001d444d30490, C4<0>, C4<0>;
L_000001d444cdc6a0 .functor XOR 1, L_000001d444d32510, L_000001d444d31bb0, C4<0>, C4<0>;
L_000001d444cdbd00 .functor XOR 1, L_000001d444d314d0, L_000001d444d320b0, C4<0>, C4<0>;
L_000001d444cdc860 .functor XOR 1, L_000001d444d31430, L_000001d444d31c50, C4<0>, C4<0>;
L_000001d444cdba60 .functor XOR 1, L_000001d444d31cf0, L_000001d444d31d90, C4<0>, C4<0>;
L_000001d444cdbec0 .functor XOR 1, L_000001d444d32150, L_000001d444d321f0, C4<0>, C4<0>;
L_000001d444cdbf30 .functor XOR 1, L_000001d444d32290, L_000001d444d326f0, C4<0>, C4<0>;
L_000001d444cdb280/0/0 .functor OR 1, L_000001d444d2ff90, L_000001d444d308f0, L_000001d444d30030, L_000001d444d31610;
L_000001d444cdb280/0/4 .functor OR 1, L_000001d444d300d0, L_000001d444d30170, L_000001d444d30210, L_000001d444d302b0;
L_000001d444cdb280/0/8 .functor OR 1, L_000001d444d30350, L_000001d444d303f0, L_000001d444d305d0, L_000001d444d33b90;
L_000001d444cdb280/0/12 .functor OR 1, L_000001d444d334b0, L_000001d444d32f10, L_000001d444d32ab0, L_000001d444d34310;
L_000001d444cdb280/0/16 .functor OR 1, L_000001d444d339b0, L_000001d444d33050, L_000001d444d32e70, L_000001d444d330f0;
L_000001d444cdb280/0/20 .functor OR 1, L_000001d444d332d0, L_000001d444d33d70, L_000001d444d341d0, L_000001d444d33690;
L_000001d444cdb280/0/24 .functor OR 1, L_000001d444d343b0, L_000001d444d34090, L_000001d444d34630, L_000001d444d337d0;
L_000001d444cdb280/0/28 .functor OR 1, L_000001d444d33a50, L_000001d444d34e50, L_000001d444d33550, L_000001d444d33730;
L_000001d444cdb280/1/0 .functor OR 1, L_000001d444cdb280/0/0, L_000001d444cdb280/0/4, L_000001d444cdb280/0/8, L_000001d444cdb280/0/12;
L_000001d444cdb280/1/4 .functor OR 1, L_000001d444cdb280/0/16, L_000001d444cdb280/0/20, L_000001d444cdb280/0/24, L_000001d444cdb280/0/28;
L_000001d444cdb280 .functor NOR 1, L_000001d444cdb280/1/0, L_000001d444cdb280/1/4, C4<0>, C4<0>;
v000001d444c83ec0_0 .net *"_ivl_0", 0 0, L_000001d444cdb670;  1 drivers
v000001d444c836a0_0 .net *"_ivl_101", 0 0, L_000001d444d311b0;  1 drivers
v000001d444c84500_0 .net *"_ivl_102", 0 0, L_000001d444cdb8a0;  1 drivers
v000001d444c82f20_0 .net *"_ivl_105", 0 0, L_000001d444d30ad0;  1 drivers
v000001d444c827a0_0 .net *"_ivl_107", 0 0, L_000001d444d31570;  1 drivers
v000001d444c82980_0 .net *"_ivl_108", 0 0, L_000001d444cdc5c0;  1 drivers
v000001d444c83a60_0 .net *"_ivl_11", 0 0, L_000001d444cc4f00;  1 drivers
v000001d444c83d80_0 .net *"_ivl_111", 0 0, L_000001d444d31070;  1 drivers
v000001d444c820c0_0 .net *"_ivl_113", 0 0, L_000001d444d30f30;  1 drivers
v000001d444c82700_0 .net *"_ivl_114", 0 0, L_000001d444cdcd30;  1 drivers
v000001d444c83740_0 .net *"_ivl_117", 0 0, L_000001d444d316b0;  1 drivers
v000001d444c84460_0 .net *"_ivl_119", 0 0, L_000001d444d30850;  1 drivers
v000001d444c83600_0 .net *"_ivl_12", 0 0, L_000001d444cdc9b0;  1 drivers
v000001d444c82160_0 .net *"_ivl_120", 0 0, L_000001d444cdb9f0;  1 drivers
v000001d444c83e20_0 .net *"_ivl_123", 0 0, L_000001d444d307b0;  1 drivers
v000001d444c837e0_0 .net *"_ivl_125", 0 0, L_000001d444d31890;  1 drivers
v000001d444c83ba0_0 .net *"_ivl_126", 0 0, L_000001d444cdc7f0;  1 drivers
v000001d444c83f60_0 .net *"_ivl_129", 0 0, L_000001d444d319d0;  1 drivers
v000001d444c82fc0_0 .net *"_ivl_131", 0 0, L_000001d444d30fd0;  1 drivers
v000001d444c82840_0 .net *"_ivl_132", 0 0, L_000001d444cdb520;  1 drivers
v000001d444c84000_0 .net *"_ivl_135", 0 0, L_000001d444d31110;  1 drivers
v000001d444c84280_0 .net *"_ivl_137", 0 0, L_000001d444d32470;  1 drivers
v000001d444c83880_0 .net *"_ivl_138", 0 0, L_000001d444cdbe50;  1 drivers
v000001d444c845a0_0 .net *"_ivl_141", 0 0, L_000001d444d30710;  1 drivers
v000001d444c828e0_0 .net *"_ivl_143", 0 0, L_000001d444d31250;  1 drivers
v000001d444c83240_0 .net *"_ivl_144", 0 0, L_000001d444cdb980;  1 drivers
v000001d444c839c0_0 .net *"_ivl_147", 0 0, L_000001d444d31750;  1 drivers
v000001d444c84140_0 .net *"_ivl_149", 0 0, L_000001d444d32010;  1 drivers
v000001d444c82200_0 .net *"_ivl_15", 0 0, L_000001d444cc5540;  1 drivers
v000001d444c83380_0 .net *"_ivl_150", 0 0, L_000001d444cdb210;  1 drivers
v000001d444c822a0_0 .net *"_ivl_153", 0 0, L_000001d444d312f0;  1 drivers
v000001d444c84640_0 .net *"_ivl_155", 0 0, L_000001d444d30490;  1 drivers
v000001d444c84320_0 .net *"_ivl_156", 0 0, L_000001d444cdc6a0;  1 drivers
v000001d444c843c0_0 .net *"_ivl_159", 0 0, L_000001d444d32510;  1 drivers
v000001d444c846e0_0 .net *"_ivl_161", 0 0, L_000001d444d31bb0;  1 drivers
v000001d444c83420_0 .net *"_ivl_162", 0 0, L_000001d444cdbd00;  1 drivers
v000001d444c83100_0 .net *"_ivl_165", 0 0, L_000001d444d314d0;  1 drivers
v000001d444c82a20_0 .net *"_ivl_167", 0 0, L_000001d444d320b0;  1 drivers
v000001d444c84780_0 .net *"_ivl_168", 0 0, L_000001d444cdc860;  1 drivers
v000001d444c82340_0 .net *"_ivl_17", 0 0, L_000001d444cc5220;  1 drivers
v000001d444c82480_0 .net *"_ivl_171", 0 0, L_000001d444d31430;  1 drivers
v000001d444c82520_0 .net *"_ivl_173", 0 0, L_000001d444d31c50;  1 drivers
v000001d444c825c0_0 .net *"_ivl_174", 0 0, L_000001d444cdba60;  1 drivers
v000001d444c82c00_0 .net *"_ivl_177", 0 0, L_000001d444d31cf0;  1 drivers
v000001d444c83060_0 .net *"_ivl_179", 0 0, L_000001d444d31d90;  1 drivers
v000001d444c82ca0_0 .net *"_ivl_18", 0 0, L_000001d444cdc400;  1 drivers
v000001d444c82d40_0 .net *"_ivl_180", 0 0, L_000001d444cdbec0;  1 drivers
v000001d444c82de0_0 .net *"_ivl_183", 0 0, L_000001d444d32150;  1 drivers
v000001d444c82e80_0 .net *"_ivl_185", 0 0, L_000001d444d321f0;  1 drivers
v000001d444c84fa0_0 .net *"_ivl_186", 0 0, L_000001d444cdbf30;  1 drivers
v000001d444c850e0_0 .net *"_ivl_190", 0 0, L_000001d444d32290;  1 drivers
v000001d444c859a0_0 .net *"_ivl_192", 0 0, L_000001d444d326f0;  1 drivers
v000001d444c85b80_0 .net *"_ivl_194", 0 0, L_000001d444d2ff90;  1 drivers
v000001d444c855e0_0 .net *"_ivl_196", 0 0, L_000001d444d308f0;  1 drivers
v000001d444c85220_0 .net *"_ivl_198", 0 0, L_000001d444d30030;  1 drivers
v000001d444c85180_0 .net *"_ivl_200", 0 0, L_000001d444d31610;  1 drivers
v000001d444c852c0_0 .net *"_ivl_202", 0 0, L_000001d444d300d0;  1 drivers
v000001d444c84b40_0 .net *"_ivl_204", 0 0, L_000001d444d30170;  1 drivers
v000001d444c84be0_0 .net *"_ivl_206", 0 0, L_000001d444d30210;  1 drivers
v000001d444c85360_0 .net *"_ivl_208", 0 0, L_000001d444d302b0;  1 drivers
v000001d444c84d20_0 .net *"_ivl_21", 0 0, L_000001d444cc5180;  1 drivers
v000001d444c85ae0_0 .net *"_ivl_210", 0 0, L_000001d444d30350;  1 drivers
v000001d444c85400_0 .net *"_ivl_212", 0 0, L_000001d444d303f0;  1 drivers
v000001d444c85c20_0 .net *"_ivl_214", 0 0, L_000001d444d305d0;  1 drivers
v000001d444c85cc0_0 .net *"_ivl_216", 0 0, L_000001d444d33b90;  1 drivers
v000001d444c84f00_0 .net *"_ivl_218", 0 0, L_000001d444d334b0;  1 drivers
v000001d444c85a40_0 .net *"_ivl_220", 0 0, L_000001d444d32f10;  1 drivers
v000001d444c84dc0_0 .net *"_ivl_222", 0 0, L_000001d444d32ab0;  1 drivers
v000001d444c84a00_0 .net *"_ivl_224", 0 0, L_000001d444d34310;  1 drivers
v000001d444c85680_0 .net *"_ivl_226", 0 0, L_000001d444d339b0;  1 drivers
v000001d444c854a0_0 .net *"_ivl_228", 0 0, L_000001d444d33050;  1 drivers
v000001d444c84aa0_0 .net *"_ivl_23", 0 0, L_000001d444cc55e0;  1 drivers
v000001d444c84e60_0 .net *"_ivl_230", 0 0, L_000001d444d32e70;  1 drivers
v000001d444c85040_0 .net *"_ivl_232", 0 0, L_000001d444d330f0;  1 drivers
v000001d444c85e00_0 .net *"_ivl_234", 0 0, L_000001d444d332d0;  1 drivers
v000001d444c85540_0 .net *"_ivl_236", 0 0, L_000001d444d33d70;  1 drivers
v000001d444c85720_0 .net *"_ivl_238", 0 0, L_000001d444d341d0;  1 drivers
v000001d444c857c0_0 .net *"_ivl_24", 0 0, L_000001d444cdb750;  1 drivers
v000001d444c85860_0 .net *"_ivl_240", 0 0, L_000001d444d33690;  1 drivers
v000001d444c84c80_0 .net *"_ivl_242", 0 0, L_000001d444d343b0;  1 drivers
v000001d444c85900_0 .net *"_ivl_244", 0 0, L_000001d444d34090;  1 drivers
v000001d444c85d60_0 .net *"_ivl_246", 0 0, L_000001d444d34630;  1 drivers
v000001d444c85ea0_0 .net *"_ivl_248", 0 0, L_000001d444d337d0;  1 drivers
v000001d444c84820_0 .net *"_ivl_250", 0 0, L_000001d444d33a50;  1 drivers
v000001d444c848c0_0 .net *"_ivl_252", 0 0, L_000001d444d34e50;  1 drivers
v000001d444c84960_0 .net *"_ivl_254", 0 0, L_000001d444d33550;  1 drivers
v000001d444ba5860_0 .net *"_ivl_256", 0 0, L_000001d444d33730;  1 drivers
v000001d444c87ed0_0 .net *"_ivl_27", 0 0, L_000001d444cc52c0;  1 drivers
v000001d444c86fd0_0 .net *"_ivl_29", 0 0, L_000001d444cc4fa0;  1 drivers
v000001d444c86f30_0 .net *"_ivl_3", 0 0, L_000001d444cc5400;  1 drivers
v000001d444c862b0_0 .net *"_ivl_30", 0 0, L_000001d444cdb7c0;  1 drivers
v000001d444c87070_0 .net *"_ivl_33", 0 0, L_000001d444cc5040;  1 drivers
v000001d444c88470_0 .net *"_ivl_35", 0 0, L_000001d444cc50e0;  1 drivers
v000001d444c87110_0 .net *"_ivl_36", 0 0, L_000001d444cdc240;  1 drivers
v000001d444c876b0_0 .net *"_ivl_39", 0 0, L_000001d444d30990;  1 drivers
v000001d444c87c50_0 .net *"_ivl_41", 0 0, L_000001d444d323d0;  1 drivers
v000001d444c86670_0 .net *"_ivl_42", 0 0, L_000001d444cdcb00;  1 drivers
v000001d444c87930_0 .net *"_ivl_45", 0 0, L_000001d444d30530;  1 drivers
v000001d444c86e90_0 .net *"_ivl_47", 0 0, L_000001d444d32650;  1 drivers
v000001d444c87f70_0 .net *"_ivl_48", 0 0, L_000001d444cdb600;  1 drivers
v000001d444c87750_0 .net *"_ivl_5", 0 0, L_000001d444cc5360;  1 drivers
v000001d444c88510_0 .net *"_ivl_51", 0 0, L_000001d444d30c10;  1 drivers
v000001d444c871b0_0 .net *"_ivl_53", 0 0, L_000001d444d317f0;  1 drivers
v000001d444c87250_0 .net *"_ivl_54", 0 0, L_000001d444cdc550;  1 drivers
v000001d444c872f0_0 .net *"_ivl_57", 0 0, L_000001d444d30a30;  1 drivers
v000001d444c87390_0 .net *"_ivl_59", 0 0, L_000001d444d31ed0;  1 drivers
v000001d444c88010_0 .net *"_ivl_6", 0 0, L_000001d444cdb830;  1 drivers
v000001d444c86d50_0 .net *"_ivl_60", 0 0, L_000001d444cdcbe0;  1 drivers
v000001d444c87430_0 .net *"_ivl_63", 0 0, L_000001d444d30d50;  1 drivers
v000001d444c880b0_0 .net *"_ivl_65", 0 0, L_000001d444d30cb0;  1 drivers
v000001d444c881f0_0 .net *"_ivl_66", 0 0, L_000001d444cdcc50;  1 drivers
v000001d444c87890_0 .net *"_ivl_69", 0 0, L_000001d444d31a70;  1 drivers
v000001d444c874d0_0 .net *"_ivl_71", 0 0, L_000001d444d31f70;  1 drivers
v000001d444c87570_0 .net *"_ivl_72", 0 0, L_000001d444cdb1a0;  1 drivers
v000001d444c87610_0 .net *"_ivl_75", 0 0, L_000001d444d31930;  1 drivers
v000001d444c86710_0 .net *"_ivl_77", 0 0, L_000001d444d31e30;  1 drivers
v000001d444c867b0_0 .net *"_ivl_78", 0 0, L_000001d444cdccc0;  1 drivers
v000001d444c877f0_0 .net *"_ivl_81", 0 0, L_000001d444d30670;  1 drivers
v000001d444c86990_0 .net *"_ivl_83", 0 0, L_000001d444d32330;  1 drivers
v000001d444c88150_0 .net *"_ivl_84", 0 0, L_000001d444cdb4b0;  1 drivers
v000001d444c879d0_0 .net *"_ivl_87", 0 0, L_000001d444d30b70;  1 drivers
v000001d444c88290_0 .net *"_ivl_89", 0 0, L_000001d444d30df0;  1 drivers
v000001d444c88330_0 .net *"_ivl_9", 0 0, L_000001d444cc54a0;  1 drivers
v000001d444c86cb0_0 .net *"_ivl_90", 0 0, L_000001d444cdbfa0;  1 drivers
v000001d444c883d0_0 .net *"_ivl_93", 0 0, L_000001d444d30e90;  1 drivers
v000001d444c868f0_0 .net *"_ivl_95", 0 0, L_000001d444d31390;  1 drivers
v000001d444c86350_0 .net *"_ivl_96", 0 0, L_000001d444cdbad0;  1 drivers
v000001d444c87a70_0 .net *"_ivl_99", 0 0, L_000001d444d31b10;  1 drivers
v000001d444c87b10_0 .net "a", 31 0, v000001d444c94f10_0;  alias, 1 drivers
v000001d444c86490_0 .net "b", 31 0, v000001d444c959b0_0;  alias, 1 drivers
v000001d444c86a30_0 .net "out", 0 0, L_000001d444cdb280;  alias, 1 drivers
v000001d444c86850_0 .net "temp", 31 0, L_000001d444d325b0;  1 drivers
L_000001d444cc5400 .part v000001d444c94f10_0, 0, 1;
L_000001d444cc5360 .part v000001d444c959b0_0, 0, 1;
L_000001d444cc54a0 .part v000001d444c94f10_0, 1, 1;
L_000001d444cc4f00 .part v000001d444c959b0_0, 1, 1;
L_000001d444cc5540 .part v000001d444c94f10_0, 2, 1;
L_000001d444cc5220 .part v000001d444c959b0_0, 2, 1;
L_000001d444cc5180 .part v000001d444c94f10_0, 3, 1;
L_000001d444cc55e0 .part v000001d444c959b0_0, 3, 1;
L_000001d444cc52c0 .part v000001d444c94f10_0, 4, 1;
L_000001d444cc4fa0 .part v000001d444c959b0_0, 4, 1;
L_000001d444cc5040 .part v000001d444c94f10_0, 5, 1;
L_000001d444cc50e0 .part v000001d444c959b0_0, 5, 1;
L_000001d444d30990 .part v000001d444c94f10_0, 6, 1;
L_000001d444d323d0 .part v000001d444c959b0_0, 6, 1;
L_000001d444d30530 .part v000001d444c94f10_0, 7, 1;
L_000001d444d32650 .part v000001d444c959b0_0, 7, 1;
L_000001d444d30c10 .part v000001d444c94f10_0, 8, 1;
L_000001d444d317f0 .part v000001d444c959b0_0, 8, 1;
L_000001d444d30a30 .part v000001d444c94f10_0, 9, 1;
L_000001d444d31ed0 .part v000001d444c959b0_0, 9, 1;
L_000001d444d30d50 .part v000001d444c94f10_0, 10, 1;
L_000001d444d30cb0 .part v000001d444c959b0_0, 10, 1;
L_000001d444d31a70 .part v000001d444c94f10_0, 11, 1;
L_000001d444d31f70 .part v000001d444c959b0_0, 11, 1;
L_000001d444d31930 .part v000001d444c94f10_0, 12, 1;
L_000001d444d31e30 .part v000001d444c959b0_0, 12, 1;
L_000001d444d30670 .part v000001d444c94f10_0, 13, 1;
L_000001d444d32330 .part v000001d444c959b0_0, 13, 1;
L_000001d444d30b70 .part v000001d444c94f10_0, 14, 1;
L_000001d444d30df0 .part v000001d444c959b0_0, 14, 1;
L_000001d444d30e90 .part v000001d444c94f10_0, 15, 1;
L_000001d444d31390 .part v000001d444c959b0_0, 15, 1;
L_000001d444d31b10 .part v000001d444c94f10_0, 16, 1;
L_000001d444d311b0 .part v000001d444c959b0_0, 16, 1;
L_000001d444d30ad0 .part v000001d444c94f10_0, 17, 1;
L_000001d444d31570 .part v000001d444c959b0_0, 17, 1;
L_000001d444d31070 .part v000001d444c94f10_0, 18, 1;
L_000001d444d30f30 .part v000001d444c959b0_0, 18, 1;
L_000001d444d316b0 .part v000001d444c94f10_0, 19, 1;
L_000001d444d30850 .part v000001d444c959b0_0, 19, 1;
L_000001d444d307b0 .part v000001d444c94f10_0, 20, 1;
L_000001d444d31890 .part v000001d444c959b0_0, 20, 1;
L_000001d444d319d0 .part v000001d444c94f10_0, 21, 1;
L_000001d444d30fd0 .part v000001d444c959b0_0, 21, 1;
L_000001d444d31110 .part v000001d444c94f10_0, 22, 1;
L_000001d444d32470 .part v000001d444c959b0_0, 22, 1;
L_000001d444d30710 .part v000001d444c94f10_0, 23, 1;
L_000001d444d31250 .part v000001d444c959b0_0, 23, 1;
L_000001d444d31750 .part v000001d444c94f10_0, 24, 1;
L_000001d444d32010 .part v000001d444c959b0_0, 24, 1;
L_000001d444d312f0 .part v000001d444c94f10_0, 25, 1;
L_000001d444d30490 .part v000001d444c959b0_0, 25, 1;
L_000001d444d32510 .part v000001d444c94f10_0, 26, 1;
L_000001d444d31bb0 .part v000001d444c959b0_0, 26, 1;
L_000001d444d314d0 .part v000001d444c94f10_0, 27, 1;
L_000001d444d320b0 .part v000001d444c959b0_0, 27, 1;
L_000001d444d31430 .part v000001d444c94f10_0, 28, 1;
L_000001d444d31c50 .part v000001d444c959b0_0, 28, 1;
L_000001d444d31cf0 .part v000001d444c94f10_0, 29, 1;
L_000001d444d31d90 .part v000001d444c959b0_0, 29, 1;
L_000001d444d32150 .part v000001d444c94f10_0, 30, 1;
L_000001d444d321f0 .part v000001d444c959b0_0, 30, 1;
LS_000001d444d325b0_0_0 .concat8 [ 1 1 1 1], L_000001d444cdb670, L_000001d444cdb830, L_000001d444cdc9b0, L_000001d444cdc400;
LS_000001d444d325b0_0_4 .concat8 [ 1 1 1 1], L_000001d444cdb750, L_000001d444cdb7c0, L_000001d444cdc240, L_000001d444cdcb00;
LS_000001d444d325b0_0_8 .concat8 [ 1 1 1 1], L_000001d444cdb600, L_000001d444cdc550, L_000001d444cdcbe0, L_000001d444cdcc50;
LS_000001d444d325b0_0_12 .concat8 [ 1 1 1 1], L_000001d444cdb1a0, L_000001d444cdccc0, L_000001d444cdb4b0, L_000001d444cdbfa0;
LS_000001d444d325b0_0_16 .concat8 [ 1 1 1 1], L_000001d444cdbad0, L_000001d444cdb8a0, L_000001d444cdc5c0, L_000001d444cdcd30;
LS_000001d444d325b0_0_20 .concat8 [ 1 1 1 1], L_000001d444cdb9f0, L_000001d444cdc7f0, L_000001d444cdb520, L_000001d444cdbe50;
LS_000001d444d325b0_0_24 .concat8 [ 1 1 1 1], L_000001d444cdb980, L_000001d444cdb210, L_000001d444cdc6a0, L_000001d444cdbd00;
LS_000001d444d325b0_0_28 .concat8 [ 1 1 1 1], L_000001d444cdc860, L_000001d444cdba60, L_000001d444cdbec0, L_000001d444cdbf30;
LS_000001d444d325b0_1_0 .concat8 [ 4 4 4 4], LS_000001d444d325b0_0_0, LS_000001d444d325b0_0_4, LS_000001d444d325b0_0_8, LS_000001d444d325b0_0_12;
LS_000001d444d325b0_1_4 .concat8 [ 4 4 4 4], LS_000001d444d325b0_0_16, LS_000001d444d325b0_0_20, LS_000001d444d325b0_0_24, LS_000001d444d325b0_0_28;
L_000001d444d325b0 .concat8 [ 16 16 0 0], LS_000001d444d325b0_1_0, LS_000001d444d325b0_1_4;
L_000001d444d32290 .part v000001d444c94f10_0, 31, 1;
L_000001d444d326f0 .part v000001d444c959b0_0, 31, 1;
L_000001d444d2ff90 .part L_000001d444d325b0, 0, 1;
L_000001d444d308f0 .part L_000001d444d325b0, 1, 1;
L_000001d444d30030 .part L_000001d444d325b0, 2, 1;
L_000001d444d31610 .part L_000001d444d325b0, 3, 1;
L_000001d444d300d0 .part L_000001d444d325b0, 4, 1;
L_000001d444d30170 .part L_000001d444d325b0, 5, 1;
L_000001d444d30210 .part L_000001d444d325b0, 6, 1;
L_000001d444d302b0 .part L_000001d444d325b0, 7, 1;
L_000001d444d30350 .part L_000001d444d325b0, 8, 1;
L_000001d444d303f0 .part L_000001d444d325b0, 9, 1;
L_000001d444d305d0 .part L_000001d444d325b0, 10, 1;
L_000001d444d33b90 .part L_000001d444d325b0, 11, 1;
L_000001d444d334b0 .part L_000001d444d325b0, 12, 1;
L_000001d444d32f10 .part L_000001d444d325b0, 13, 1;
L_000001d444d32ab0 .part L_000001d444d325b0, 14, 1;
L_000001d444d34310 .part L_000001d444d325b0, 15, 1;
L_000001d444d339b0 .part L_000001d444d325b0, 16, 1;
L_000001d444d33050 .part L_000001d444d325b0, 17, 1;
L_000001d444d32e70 .part L_000001d444d325b0, 18, 1;
L_000001d444d330f0 .part L_000001d444d325b0, 19, 1;
L_000001d444d332d0 .part L_000001d444d325b0, 20, 1;
L_000001d444d33d70 .part L_000001d444d325b0, 21, 1;
L_000001d444d341d0 .part L_000001d444d325b0, 22, 1;
L_000001d444d33690 .part L_000001d444d325b0, 23, 1;
L_000001d444d343b0 .part L_000001d444d325b0, 24, 1;
L_000001d444d34090 .part L_000001d444d325b0, 25, 1;
L_000001d444d34630 .part L_000001d444d325b0, 26, 1;
L_000001d444d337d0 .part L_000001d444d325b0, 27, 1;
L_000001d444d33a50 .part L_000001d444d325b0, 28, 1;
L_000001d444d34e50 .part L_000001d444d325b0, 29, 1;
L_000001d444d33550 .part L_000001d444d325b0, 30, 1;
L_000001d444d33730 .part L_000001d444d325b0, 31, 1;
S_000001d444a19cb0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d4449c29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d444c0aff0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d444cdc780 .functor NOT 1, L_000001d444cc2b60, C4<0>, C4<0>, C4<0>;
v000001d444c885b0_0 .net "A", 31 0, v000001d444c94f10_0;  alias, 1 drivers
v000001d444c865d0_0 .net "ALUOP", 3 0, v000001d444c860d0_0;  alias, 1 drivers
v000001d444c88650_0 .net "B", 31 0, v000001d444c959b0_0;  alias, 1 drivers
v000001d444c886f0_0 .var "CF", 0 0;
v000001d444c86df0_0 .net "ZF", 0 0, L_000001d444cdc780;  alias, 1 drivers
v000001d444c88790_0 .net *"_ivl_1", 0 0, L_000001d444cc2b60;  1 drivers
v000001d444c86030_0 .var "res", 31 0;
E_000001d444c0af70 .event anyedge, v000001d444c865d0_0, v000001d444c87b10_0, v000001d444c86490_0, v000001d444c886f0_0;
L_000001d444cc2b60 .reduce/or v000001d444c86030_0;
S_000001d444a631c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d4449c29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d444c8a7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444c8a828 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444c8a860 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444c8a898 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444c8a8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444c8a908 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444c8a940 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444c8a978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444c8a9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444c8a9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444c8aa20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444c8aa58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444c8aa90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444c8aac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444c8ab00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444c8ab38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444c8ab70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444c8aba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444c8abe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444c8ac18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444c8ac50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444c8ac88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444c8acc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444c8acf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444c8ad30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444c860d0_0 .var "ALU_OP", 3 0;
v000001d444c86170_0 .net "opcode", 11 0, v000001d444c94970_0;  alias, 1 drivers
E_000001d444c0aa70 .event anyedge, v000001d444b8d940_0;
S_000001d444c8ad70 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d444c923f0_0 .net "EX1_forward_to_B", 31 0, v000001d444c927b0_0;  alias, 1 drivers
v000001d444c93d90_0 .net "EX_PFC", 31 0, v000001d444c943d0_0;  alias, 1 drivers
v000001d444c92c10_0 .net "EX_PFC_to_IF", 31 0, L_000001d444cc3b00;  alias, 1 drivers
v000001d444c932f0_0 .net "alu_selA", 1 0, L_000001d444cbfbe0;  alias, 1 drivers
v000001d444c937f0_0 .net "alu_selB", 1 0, L_000001d444cc1300;  alias, 1 drivers
v000001d444c92e90_0 .net "ex_haz", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444c92710_0 .net "id_haz", 31 0, L_000001d444cc2d40;  alias, 1 drivers
v000001d444c922b0_0 .net "is_jr", 0 0, v000001d444c925d0_0;  alias, 1 drivers
v000001d444c93b10_0 .net "mem_haz", 31 0, L_000001d444d48330;  alias, 1 drivers
v000001d444c934d0_0 .net "oper1", 31 0, L_000001d444cc74c0;  alias, 1 drivers
v000001d444c92670_0 .net "oper2", 31 0, L_000001d444cdc390;  alias, 1 drivers
v000001d444c94470_0 .net "pc", 31 0, v000001d444c94510_0;  alias, 1 drivers
v000001d444c93570_0 .net "rs1", 31 0, v000001d444c92350_0;  alias, 1 drivers
v000001d444c93610_0 .net "rs2_in", 31 0, v000001d444c92210_0;  alias, 1 drivers
v000001d444c93750_0 .net "rs2_out", 31 0, L_000001d444cdb440;  alias, 1 drivers
v000001d444c94290_0 .net "store_rs2_forward", 1 0, L_000001d444cc0ea0;  alias, 1 drivers
L_000001d444cc3b00 .functor MUXZ 32, v000001d444c943d0_0, L_000001d444cc74c0, v000001d444c925d0_0, C4<>;
S_000001d444a63350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d444c8ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d444c0b630 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d444cc6dc0 .functor NOT 1, L_000001d444cc36a0, C4<0>, C4<0>, C4<0>;
L_000001d444cc6e30 .functor NOT 1, L_000001d444cc4820, C4<0>, C4<0>, C4<0>;
L_000001d444cc7290 .functor NOT 1, L_000001d444cc43c0, C4<0>, C4<0>, C4<0>;
L_000001d444cc5930 .functor NOT 1, L_000001d444cc4280, C4<0>, C4<0>, C4<0>;
L_000001d444cc59a0 .functor AND 32, L_000001d444cc5a80, v000001d444c92350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc5af0 .functor AND 32, L_000001d444cc71b0, L_000001d444d48330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc5b60 .functor OR 32, L_000001d444cc59a0, L_000001d444cc5af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cc5c40 .functor AND 32, L_000001d444cc5700, v000001d444c83920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc73e0 .functor OR 32, L_000001d444cc5b60, L_000001d444cc5c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cc7450 .functor AND 32, L_000001d444cc5a10, L_000001d444cc2d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc74c0 .functor OR 32, L_000001d444cc73e0, L_000001d444cc7450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444c88b50_0 .net *"_ivl_1", 0 0, L_000001d444cc36a0;  1 drivers
v000001d444c88c90_0 .net *"_ivl_13", 0 0, L_000001d444cc43c0;  1 drivers
v000001d444c88e70_0 .net *"_ivl_14", 0 0, L_000001d444cc7290;  1 drivers
v000001d444c88fb0_0 .net *"_ivl_19", 0 0, L_000001d444cc45a0;  1 drivers
v000001d444c89050_0 .net *"_ivl_2", 0 0, L_000001d444cc6dc0;  1 drivers
v000001d444c8d910_0 .net *"_ivl_23", 0 0, L_000001d444cc2840;  1 drivers
v000001d444c8c790_0 .net *"_ivl_27", 0 0, L_000001d444cc4280;  1 drivers
v000001d444c8e090_0 .net *"_ivl_28", 0 0, L_000001d444cc5930;  1 drivers
v000001d444c8c330_0 .net *"_ivl_33", 0 0, L_000001d444cc2e80;  1 drivers
v000001d444c8bf70_0 .net *"_ivl_37", 0 0, L_000001d444cc3c40;  1 drivers
v000001d444c8c1f0_0 .net *"_ivl_40", 31 0, L_000001d444cc59a0;  1 drivers
v000001d444c8cf10_0 .net *"_ivl_42", 31 0, L_000001d444cc5af0;  1 drivers
v000001d444c8de10_0 .net *"_ivl_44", 31 0, L_000001d444cc5b60;  1 drivers
v000001d444c8dc30_0 .net *"_ivl_46", 31 0, L_000001d444cc5c40;  1 drivers
v000001d444c8c3d0_0 .net *"_ivl_48", 31 0, L_000001d444cc73e0;  1 drivers
v000001d444c8ca10_0 .net *"_ivl_50", 31 0, L_000001d444cc7450;  1 drivers
v000001d444c8d690_0 .net *"_ivl_7", 0 0, L_000001d444cc4820;  1 drivers
v000001d444c8deb0_0 .net *"_ivl_8", 0 0, L_000001d444cc6e30;  1 drivers
v000001d444c8c830_0 .net "ina", 31 0, v000001d444c92350_0;  alias, 1 drivers
v000001d444c8c290_0 .net "inb", 31 0, L_000001d444d48330;  alias, 1 drivers
v000001d444c8d7d0_0 .net "inc", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444c8d550_0 .net "ind", 31 0, L_000001d444cc2d40;  alias, 1 drivers
v000001d444c8c470_0 .net "out", 31 0, L_000001d444cc74c0;  alias, 1 drivers
v000001d444c8c8d0_0 .net "s0", 31 0, L_000001d444cc5a80;  1 drivers
v000001d444c8cb50_0 .net "s1", 31 0, L_000001d444cc71b0;  1 drivers
v000001d444c8e630_0 .net "s2", 31 0, L_000001d444cc5700;  1 drivers
v000001d444c8d2d0_0 .net "s3", 31 0, L_000001d444cc5a10;  1 drivers
v000001d444c8dcd0_0 .net "sel", 1 0, L_000001d444cbfbe0;  alias, 1 drivers
L_000001d444cc36a0 .part L_000001d444cbfbe0, 1, 1;
LS_000001d444cc4460_0_0 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_4 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_8 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_12 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_16 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_20 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_24 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_0_28 .concat [ 1 1 1 1], L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0, L_000001d444cc6dc0;
LS_000001d444cc4460_1_0 .concat [ 4 4 4 4], LS_000001d444cc4460_0_0, LS_000001d444cc4460_0_4, LS_000001d444cc4460_0_8, LS_000001d444cc4460_0_12;
LS_000001d444cc4460_1_4 .concat [ 4 4 4 4], LS_000001d444cc4460_0_16, LS_000001d444cc4460_0_20, LS_000001d444cc4460_0_24, LS_000001d444cc4460_0_28;
L_000001d444cc4460 .concat [ 16 16 0 0], LS_000001d444cc4460_1_0, LS_000001d444cc4460_1_4;
L_000001d444cc4820 .part L_000001d444cbfbe0, 0, 1;
LS_000001d444cc27a0_0_0 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_4 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_8 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_12 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_16 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_20 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_24 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_0_28 .concat [ 1 1 1 1], L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30, L_000001d444cc6e30;
LS_000001d444cc27a0_1_0 .concat [ 4 4 4 4], LS_000001d444cc27a0_0_0, LS_000001d444cc27a0_0_4, LS_000001d444cc27a0_0_8, LS_000001d444cc27a0_0_12;
LS_000001d444cc27a0_1_4 .concat [ 4 4 4 4], LS_000001d444cc27a0_0_16, LS_000001d444cc27a0_0_20, LS_000001d444cc27a0_0_24, LS_000001d444cc27a0_0_28;
L_000001d444cc27a0 .concat [ 16 16 0 0], LS_000001d444cc27a0_1_0, LS_000001d444cc27a0_1_4;
L_000001d444cc43c0 .part L_000001d444cbfbe0, 1, 1;
LS_000001d444cc2fc0_0_0 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_4 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_8 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_12 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_16 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_20 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_24 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_0_28 .concat [ 1 1 1 1], L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290, L_000001d444cc7290;
LS_000001d444cc2fc0_1_0 .concat [ 4 4 4 4], LS_000001d444cc2fc0_0_0, LS_000001d444cc2fc0_0_4, LS_000001d444cc2fc0_0_8, LS_000001d444cc2fc0_0_12;
LS_000001d444cc2fc0_1_4 .concat [ 4 4 4 4], LS_000001d444cc2fc0_0_16, LS_000001d444cc2fc0_0_20, LS_000001d444cc2fc0_0_24, LS_000001d444cc2fc0_0_28;
L_000001d444cc2fc0 .concat [ 16 16 0 0], LS_000001d444cc2fc0_1_0, LS_000001d444cc2fc0_1_4;
L_000001d444cc45a0 .part L_000001d444cbfbe0, 0, 1;
LS_000001d444cc3740_0_0 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_4 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_8 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_12 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_16 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_20 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_24 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_0_28 .concat [ 1 1 1 1], L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0, L_000001d444cc45a0;
LS_000001d444cc3740_1_0 .concat [ 4 4 4 4], LS_000001d444cc3740_0_0, LS_000001d444cc3740_0_4, LS_000001d444cc3740_0_8, LS_000001d444cc3740_0_12;
LS_000001d444cc3740_1_4 .concat [ 4 4 4 4], LS_000001d444cc3740_0_16, LS_000001d444cc3740_0_20, LS_000001d444cc3740_0_24, LS_000001d444cc3740_0_28;
L_000001d444cc3740 .concat [ 16 16 0 0], LS_000001d444cc3740_1_0, LS_000001d444cc3740_1_4;
L_000001d444cc2840 .part L_000001d444cbfbe0, 1, 1;
LS_000001d444cc3380_0_0 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_4 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_8 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_12 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_16 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_20 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_24 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_0_28 .concat [ 1 1 1 1], L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840, L_000001d444cc2840;
LS_000001d444cc3380_1_0 .concat [ 4 4 4 4], LS_000001d444cc3380_0_0, LS_000001d444cc3380_0_4, LS_000001d444cc3380_0_8, LS_000001d444cc3380_0_12;
LS_000001d444cc3380_1_4 .concat [ 4 4 4 4], LS_000001d444cc3380_0_16, LS_000001d444cc3380_0_20, LS_000001d444cc3380_0_24, LS_000001d444cc3380_0_28;
L_000001d444cc3380 .concat [ 16 16 0 0], LS_000001d444cc3380_1_0, LS_000001d444cc3380_1_4;
L_000001d444cc4280 .part L_000001d444cbfbe0, 0, 1;
LS_000001d444cc46e0_0_0 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_4 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_8 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_12 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_16 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_20 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_24 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_0_28 .concat [ 1 1 1 1], L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930, L_000001d444cc5930;
LS_000001d444cc46e0_1_0 .concat [ 4 4 4 4], LS_000001d444cc46e0_0_0, LS_000001d444cc46e0_0_4, LS_000001d444cc46e0_0_8, LS_000001d444cc46e0_0_12;
LS_000001d444cc46e0_1_4 .concat [ 4 4 4 4], LS_000001d444cc46e0_0_16, LS_000001d444cc46e0_0_20, LS_000001d444cc46e0_0_24, LS_000001d444cc46e0_0_28;
L_000001d444cc46e0 .concat [ 16 16 0 0], LS_000001d444cc46e0_1_0, LS_000001d444cc46e0_1_4;
L_000001d444cc2e80 .part L_000001d444cbfbe0, 1, 1;
LS_000001d444cc2a20_0_0 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_4 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_8 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_12 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_16 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_20 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_24 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_0_28 .concat [ 1 1 1 1], L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80, L_000001d444cc2e80;
LS_000001d444cc2a20_1_0 .concat [ 4 4 4 4], LS_000001d444cc2a20_0_0, LS_000001d444cc2a20_0_4, LS_000001d444cc2a20_0_8, LS_000001d444cc2a20_0_12;
LS_000001d444cc2a20_1_4 .concat [ 4 4 4 4], LS_000001d444cc2a20_0_16, LS_000001d444cc2a20_0_20, LS_000001d444cc2a20_0_24, LS_000001d444cc2a20_0_28;
L_000001d444cc2a20 .concat [ 16 16 0 0], LS_000001d444cc2a20_1_0, LS_000001d444cc2a20_1_4;
L_000001d444cc3c40 .part L_000001d444cbfbe0, 0, 1;
LS_000001d444cc4000_0_0 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_4 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_8 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_12 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_16 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_20 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_24 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_0_28 .concat [ 1 1 1 1], L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40, L_000001d444cc3c40;
LS_000001d444cc4000_1_0 .concat [ 4 4 4 4], LS_000001d444cc4000_0_0, LS_000001d444cc4000_0_4, LS_000001d444cc4000_0_8, LS_000001d444cc4000_0_12;
LS_000001d444cc4000_1_4 .concat [ 4 4 4 4], LS_000001d444cc4000_0_16, LS_000001d444cc4000_0_20, LS_000001d444cc4000_0_24, LS_000001d444cc4000_0_28;
L_000001d444cc4000 .concat [ 16 16 0 0], LS_000001d444cc4000_1_0, LS_000001d444cc4000_1_4;
S_000001d444a5c910 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d444a63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cc5a80 .functor AND 32, L_000001d444cc4460, L_000001d444cc27a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c89b90_0 .net "in1", 31 0, L_000001d444cc4460;  1 drivers
v000001d444c89cd0_0 .net "in2", 31 0, L_000001d444cc27a0;  1 drivers
v000001d444c88dd0_0 .net "out", 31 0, L_000001d444cc5a80;  alias, 1 drivers
S_000001d444a5caa0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d444a63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cc71b0 .functor AND 32, L_000001d444cc2fc0, L_000001d444cc3740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c89e10_0 .net "in1", 31 0, L_000001d444cc2fc0;  1 drivers
v000001d444c89370_0 .net "in2", 31 0, L_000001d444cc3740;  1 drivers
v000001d444c89eb0_0 .net "out", 31 0, L_000001d444cc71b0;  alias, 1 drivers
S_000001d444a18280 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d444a63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cc5700 .functor AND 32, L_000001d444cc3380, L_000001d444cc46e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c88830_0 .net "in1", 31 0, L_000001d444cc3380;  1 drivers
v000001d444c888d0_0 .net "in2", 31 0, L_000001d444cc46e0;  1 drivers
v000001d444c88f10_0 .net "out", 31 0, L_000001d444cc5700;  alias, 1 drivers
S_000001d444c8bbd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d444a63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cc5a10 .functor AND 32, L_000001d444cc2a20, L_000001d444cc4000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c88d30_0 .net "in1", 31 0, L_000001d444cc2a20;  1 drivers
v000001d444c88a10_0 .net "in2", 31 0, L_000001d444cc4000;  1 drivers
v000001d444c88ab0_0 .net "out", 31 0, L_000001d444cc5a10;  alias, 1 drivers
S_000001d444c8bd60 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d444c8ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d444c0b3b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d444cc7610 .functor NOT 1, L_000001d444cc3100, C4<0>, C4<0>, C4<0>;
L_000001d444cc7530 .functor NOT 1, L_000001d444cc3d80, C4<0>, C4<0>, C4<0>;
L_000001d444cc75a0 .functor NOT 1, L_000001d444cc3240, C4<0>, C4<0>, C4<0>;
L_000001d444cdd0b0 .functor NOT 1, L_000001d444cc4960, C4<0>, C4<0>, C4<0>;
L_000001d444cdcda0 .functor AND 32, L_000001d444cc7300, v000001d444c927b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdcfd0 .functor AND 32, L_000001d444cc7370, L_000001d444d48330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdce80 .functor OR 32, L_000001d444cdcda0, L_000001d444cdcfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cdce10 .functor AND 32, L_000001d444c00a40, v000001d444c83920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdcef0 .functor OR 32, L_000001d444cdce80, L_000001d444cdce10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cdd040 .functor AND 32, L_000001d444cdcf60, L_000001d444cc2d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdc390 .functor OR 32, L_000001d444cdcef0, L_000001d444cdd040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444c8daf0_0 .net *"_ivl_1", 0 0, L_000001d444cc3100;  1 drivers
v000001d444c8c650_0 .net *"_ivl_13", 0 0, L_000001d444cc3240;  1 drivers
v000001d444c8c5b0_0 .net *"_ivl_14", 0 0, L_000001d444cc75a0;  1 drivers
v000001d444c8d870_0 .net *"_ivl_19", 0 0, L_000001d444cc4a00;  1 drivers
v000001d444c8cd30_0 .net *"_ivl_2", 0 0, L_000001d444cc7610;  1 drivers
v000001d444c8da50_0 .net *"_ivl_23", 0 0, L_000001d444cc3880;  1 drivers
v000001d444c8c6f0_0 .net *"_ivl_27", 0 0, L_000001d444cc4960;  1 drivers
v000001d444c8cdd0_0 .net *"_ivl_28", 0 0, L_000001d444cdd0b0;  1 drivers
v000001d444c8c010_0 .net *"_ivl_33", 0 0, L_000001d444cc3560;  1 drivers
v000001d444c8db90_0 .net *"_ivl_37", 0 0, L_000001d444cc4aa0;  1 drivers
v000001d444c8d370_0 .net *"_ivl_40", 31 0, L_000001d444cdcda0;  1 drivers
v000001d444c8ce70_0 .net *"_ivl_42", 31 0, L_000001d444cdcfd0;  1 drivers
v000001d444c8cfb0_0 .net *"_ivl_44", 31 0, L_000001d444cdce80;  1 drivers
v000001d444c8d0f0_0 .net *"_ivl_46", 31 0, L_000001d444cdce10;  1 drivers
v000001d444c8d410_0 .net *"_ivl_48", 31 0, L_000001d444cdcef0;  1 drivers
v000001d444c8e130_0 .net *"_ivl_50", 31 0, L_000001d444cdd040;  1 drivers
v000001d444c8d4b0_0 .net *"_ivl_7", 0 0, L_000001d444cc3d80;  1 drivers
v000001d444c8dd70_0 .net *"_ivl_8", 0 0, L_000001d444cc7530;  1 drivers
v000001d444c8df50_0 .net "ina", 31 0, v000001d444c927b0_0;  alias, 1 drivers
v000001d444c8dff0_0 .net "inb", 31 0, L_000001d444d48330;  alias, 1 drivers
v000001d444c8e1d0_0 .net "inc", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444c8e270_0 .net "ind", 31 0, L_000001d444cc2d40;  alias, 1 drivers
v000001d444c8e3b0_0 .net "out", 31 0, L_000001d444cdc390;  alias, 1 drivers
v000001d444c8c0b0_0 .net "s0", 31 0, L_000001d444cc7300;  1 drivers
v000001d444c8e310_0 .net "s1", 31 0, L_000001d444cc7370;  1 drivers
v000001d444c8e450_0 .net "s2", 31 0, L_000001d444c00a40;  1 drivers
v000001d444c8e4f0_0 .net "s3", 31 0, L_000001d444cdcf60;  1 drivers
v000001d444c8e590_0 .net "sel", 1 0, L_000001d444cc1300;  alias, 1 drivers
L_000001d444cc3100 .part L_000001d444cc1300, 1, 1;
LS_000001d444cc3ce0_0_0 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_4 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_8 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_12 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_16 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_20 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_24 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_0_28 .concat [ 1 1 1 1], L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610, L_000001d444cc7610;
LS_000001d444cc3ce0_1_0 .concat [ 4 4 4 4], LS_000001d444cc3ce0_0_0, LS_000001d444cc3ce0_0_4, LS_000001d444cc3ce0_0_8, LS_000001d444cc3ce0_0_12;
LS_000001d444cc3ce0_1_4 .concat [ 4 4 4 4], LS_000001d444cc3ce0_0_16, LS_000001d444cc3ce0_0_20, LS_000001d444cc3ce0_0_24, LS_000001d444cc3ce0_0_28;
L_000001d444cc3ce0 .concat [ 16 16 0 0], LS_000001d444cc3ce0_1_0, LS_000001d444cc3ce0_1_4;
L_000001d444cc3d80 .part L_000001d444cc1300, 0, 1;
LS_000001d444cc39c0_0_0 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_4 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_8 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_12 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_16 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_20 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_24 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_0_28 .concat [ 1 1 1 1], L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530, L_000001d444cc7530;
LS_000001d444cc39c0_1_0 .concat [ 4 4 4 4], LS_000001d444cc39c0_0_0, LS_000001d444cc39c0_0_4, LS_000001d444cc39c0_0_8, LS_000001d444cc39c0_0_12;
LS_000001d444cc39c0_1_4 .concat [ 4 4 4 4], LS_000001d444cc39c0_0_16, LS_000001d444cc39c0_0_20, LS_000001d444cc39c0_0_24, LS_000001d444cc39c0_0_28;
L_000001d444cc39c0 .concat [ 16 16 0 0], LS_000001d444cc39c0_1_0, LS_000001d444cc39c0_1_4;
L_000001d444cc3240 .part L_000001d444cc1300, 1, 1;
LS_000001d444cc4500_0_0 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_4 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_8 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_12 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_16 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_20 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_24 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_0_28 .concat [ 1 1 1 1], L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0, L_000001d444cc75a0;
LS_000001d444cc4500_1_0 .concat [ 4 4 4 4], LS_000001d444cc4500_0_0, LS_000001d444cc4500_0_4, LS_000001d444cc4500_0_8, LS_000001d444cc4500_0_12;
LS_000001d444cc4500_1_4 .concat [ 4 4 4 4], LS_000001d444cc4500_0_16, LS_000001d444cc4500_0_20, LS_000001d444cc4500_0_24, LS_000001d444cc4500_0_28;
L_000001d444cc4500 .concat [ 16 16 0 0], LS_000001d444cc4500_1_0, LS_000001d444cc4500_1_4;
L_000001d444cc4a00 .part L_000001d444cc1300, 0, 1;
LS_000001d444cc3420_0_0 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_4 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_8 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_12 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_16 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_20 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_24 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_0_28 .concat [ 1 1 1 1], L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00, L_000001d444cc4a00;
LS_000001d444cc3420_1_0 .concat [ 4 4 4 4], LS_000001d444cc3420_0_0, LS_000001d444cc3420_0_4, LS_000001d444cc3420_0_8, LS_000001d444cc3420_0_12;
LS_000001d444cc3420_1_4 .concat [ 4 4 4 4], LS_000001d444cc3420_0_16, LS_000001d444cc3420_0_20, LS_000001d444cc3420_0_24, LS_000001d444cc3420_0_28;
L_000001d444cc3420 .concat [ 16 16 0 0], LS_000001d444cc3420_1_0, LS_000001d444cc3420_1_4;
L_000001d444cc3880 .part L_000001d444cc1300, 1, 1;
LS_000001d444cc48c0_0_0 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_4 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_8 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_12 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_16 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_20 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_24 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_0_28 .concat [ 1 1 1 1], L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880, L_000001d444cc3880;
LS_000001d444cc48c0_1_0 .concat [ 4 4 4 4], LS_000001d444cc48c0_0_0, LS_000001d444cc48c0_0_4, LS_000001d444cc48c0_0_8, LS_000001d444cc48c0_0_12;
LS_000001d444cc48c0_1_4 .concat [ 4 4 4 4], LS_000001d444cc48c0_0_16, LS_000001d444cc48c0_0_20, LS_000001d444cc48c0_0_24, LS_000001d444cc48c0_0_28;
L_000001d444cc48c0 .concat [ 16 16 0 0], LS_000001d444cc48c0_1_0, LS_000001d444cc48c0_1_4;
L_000001d444cc4960 .part L_000001d444cc1300, 0, 1;
LS_000001d444cc3e20_0_0 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_4 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_8 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_12 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_16 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_20 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_24 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_0_28 .concat [ 1 1 1 1], L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0, L_000001d444cdd0b0;
LS_000001d444cc3e20_1_0 .concat [ 4 4 4 4], LS_000001d444cc3e20_0_0, LS_000001d444cc3e20_0_4, LS_000001d444cc3e20_0_8, LS_000001d444cc3e20_0_12;
LS_000001d444cc3e20_1_4 .concat [ 4 4 4 4], LS_000001d444cc3e20_0_16, LS_000001d444cc3e20_0_20, LS_000001d444cc3e20_0_24, LS_000001d444cc3e20_0_28;
L_000001d444cc3e20 .concat [ 16 16 0 0], LS_000001d444cc3e20_1_0, LS_000001d444cc3e20_1_4;
L_000001d444cc3560 .part L_000001d444cc1300, 1, 1;
LS_000001d444cc2c00_0_0 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_4 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_8 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_12 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_16 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_20 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_24 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_0_28 .concat [ 1 1 1 1], L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560, L_000001d444cc3560;
LS_000001d444cc2c00_1_0 .concat [ 4 4 4 4], LS_000001d444cc2c00_0_0, LS_000001d444cc2c00_0_4, LS_000001d444cc2c00_0_8, LS_000001d444cc2c00_0_12;
LS_000001d444cc2c00_1_4 .concat [ 4 4 4 4], LS_000001d444cc2c00_0_16, LS_000001d444cc2c00_0_20, LS_000001d444cc2c00_0_24, LS_000001d444cc2c00_0_28;
L_000001d444cc2c00 .concat [ 16 16 0 0], LS_000001d444cc2c00_1_0, LS_000001d444cc2c00_1_4;
L_000001d444cc4aa0 .part L_000001d444cc1300, 0, 1;
LS_000001d444cc3f60_0_0 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_4 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_8 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_12 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_16 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_20 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_24 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_0_28 .concat [ 1 1 1 1], L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0, L_000001d444cc4aa0;
LS_000001d444cc3f60_1_0 .concat [ 4 4 4 4], LS_000001d444cc3f60_0_0, LS_000001d444cc3f60_0_4, LS_000001d444cc3f60_0_8, LS_000001d444cc3f60_0_12;
LS_000001d444cc3f60_1_4 .concat [ 4 4 4 4], LS_000001d444cc3f60_0_16, LS_000001d444cc3f60_0_20, LS_000001d444cc3f60_0_24, LS_000001d444cc3f60_0_28;
L_000001d444cc3f60 .concat [ 16 16 0 0], LS_000001d444cc3f60_1_0, LS_000001d444cc3f60_1_4;
S_000001d444c8b400 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d444c8bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cc7300 .functor AND 32, L_000001d444cc3ce0, L_000001d444cc39c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8d190_0 .net "in1", 31 0, L_000001d444cc3ce0;  1 drivers
v000001d444c8e6d0_0 .net "in2", 31 0, L_000001d444cc39c0;  1 drivers
v000001d444c8d5f0_0 .net "out", 31 0, L_000001d444cc7300;  alias, 1 drivers
S_000001d444c8ba40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d444c8bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cc7370 .functor AND 32, L_000001d444cc4500, L_000001d444cc3420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8c970_0 .net "in1", 31 0, L_000001d444cc4500;  1 drivers
v000001d444c8d230_0 .net "in2", 31 0, L_000001d444cc3420;  1 drivers
v000001d444c8cc90_0 .net "out", 31 0, L_000001d444cc7370;  alias, 1 drivers
S_000001d444c8b720 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d444c8bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444c00a40 .functor AND 32, L_000001d444cc48c0, L_000001d444cc3e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8d9b0_0 .net "in1", 31 0, L_000001d444cc48c0;  1 drivers
v000001d444c8d730_0 .net "in2", 31 0, L_000001d444cc3e20;  1 drivers
v000001d444c8d050_0 .net "out", 31 0, L_000001d444c00a40;  alias, 1 drivers
S_000001d444c8af50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d444c8bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cdcf60 .functor AND 32, L_000001d444cc2c00, L_000001d444cc3f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8cab0_0 .net "in1", 31 0, L_000001d444cc2c00;  1 drivers
v000001d444c8cbf0_0 .net "in2", 31 0, L_000001d444cc3f60;  1 drivers
v000001d444c8c510_0 .net "out", 31 0, L_000001d444cdcf60;  alias, 1 drivers
S_000001d444c8b0e0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d444c8ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d444c0b570 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d444cdc470 .functor NOT 1, L_000001d444cc4b40, C4<0>, C4<0>, C4<0>;
L_000001d444cdc080 .functor NOT 1, L_000001d444cc4320, C4<0>, C4<0>, C4<0>;
L_000001d444cdc320 .functor NOT 1, L_000001d444cc31a0, C4<0>, C4<0>, C4<0>;
L_000001d444cdca90 .functor NOT 1, L_000001d444cc4e60, C4<0>, C4<0>, C4<0>;
L_000001d444cdc4e0 .functor AND 32, L_000001d444cdb910, v000001d444c92210_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdcb70 .functor AND 32, L_000001d444cdca20, L_000001d444d48330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdbc20 .functor OR 32, L_000001d444cdc4e0, L_000001d444cdcb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cdc630 .functor AND 32, L_000001d444cdb3d0, v000001d444c83920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdc710 .functor OR 32, L_000001d444cdbc20, L_000001d444cdc630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cdbc90 .functor AND 32, L_000001d444cdc8d0, L_000001d444cc2d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdb440 .functor OR 32, L_000001d444cdc710, L_000001d444cdbc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444c8f8f0_0 .net *"_ivl_1", 0 0, L_000001d444cc4b40;  1 drivers
v000001d444c8fb70_0 .net *"_ivl_13", 0 0, L_000001d444cc31a0;  1 drivers
v000001d444c8ea90_0 .net *"_ivl_14", 0 0, L_000001d444cdc320;  1 drivers
v000001d444c8f2b0_0 .net *"_ivl_19", 0 0, L_000001d444cc4140;  1 drivers
v000001d444c8e770_0 .net *"_ivl_2", 0 0, L_000001d444cdc470;  1 drivers
v000001d444c8f3f0_0 .net *"_ivl_23", 0 0, L_000001d444cc4be0;  1 drivers
v000001d444c8f490_0 .net *"_ivl_27", 0 0, L_000001d444cc4e60;  1 drivers
v000001d444c8f710_0 .net *"_ivl_28", 0 0, L_000001d444cdca90;  1 drivers
v000001d444c8fa30_0 .net *"_ivl_33", 0 0, L_000001d444cc3a60;  1 drivers
v000001d444c8ebd0_0 .net *"_ivl_37", 0 0, L_000001d444cc2700;  1 drivers
v000001d444c8e810_0 .net *"_ivl_40", 31 0, L_000001d444cdc4e0;  1 drivers
v000001d444c8ef90_0 .net *"_ivl_42", 31 0, L_000001d444cdcb70;  1 drivers
v000001d444c8f7b0_0 .net *"_ivl_44", 31 0, L_000001d444cdbc20;  1 drivers
v000001d444c8f990_0 .net *"_ivl_46", 31 0, L_000001d444cdc630;  1 drivers
v000001d444c8edb0_0 .net *"_ivl_48", 31 0, L_000001d444cdc710;  1 drivers
v000001d444c8fc10_0 .net *"_ivl_50", 31 0, L_000001d444cdbc90;  1 drivers
v000001d444c8eb30_0 .net *"_ivl_7", 0 0, L_000001d444cc4320;  1 drivers
v000001d444c8e8b0_0 .net *"_ivl_8", 0 0, L_000001d444cdc080;  1 drivers
v000001d444c8ec70_0 .net "ina", 31 0, v000001d444c92210_0;  alias, 1 drivers
v000001d444c8fad0_0 .net "inb", 31 0, L_000001d444d48330;  alias, 1 drivers
v000001d444c8fcb0_0 .net "inc", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444c8eef0_0 .net "ind", 31 0, L_000001d444cc2d40;  alias, 1 drivers
v000001d444c8ee50_0 .net "out", 31 0, L_000001d444cdb440;  alias, 1 drivers
v000001d444c8e950_0 .net "s0", 31 0, L_000001d444cdb910;  1 drivers
v000001d444c8fd50_0 .net "s1", 31 0, L_000001d444cdca20;  1 drivers
v000001d444c8e9f0_0 .net "s2", 31 0, L_000001d444cdb3d0;  1 drivers
v000001d444c92ad0_0 .net "s3", 31 0, L_000001d444cdc8d0;  1 drivers
v000001d444c936b0_0 .net "sel", 1 0, L_000001d444cc0ea0;  alias, 1 drivers
L_000001d444cc4b40 .part L_000001d444cc0ea0, 1, 1;
LS_000001d444cc4d20_0_0 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_4 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_8 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_12 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_16 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_20 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_24 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_0_28 .concat [ 1 1 1 1], L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470, L_000001d444cdc470;
LS_000001d444cc4d20_1_0 .concat [ 4 4 4 4], LS_000001d444cc4d20_0_0, LS_000001d444cc4d20_0_4, LS_000001d444cc4d20_0_8, LS_000001d444cc4d20_0_12;
LS_000001d444cc4d20_1_4 .concat [ 4 4 4 4], LS_000001d444cc4d20_0_16, LS_000001d444cc4d20_0_20, LS_000001d444cc4d20_0_24, LS_000001d444cc4d20_0_28;
L_000001d444cc4d20 .concat [ 16 16 0 0], LS_000001d444cc4d20_1_0, LS_000001d444cc4d20_1_4;
L_000001d444cc4320 .part L_000001d444cc0ea0, 0, 1;
LS_000001d444cc40a0_0_0 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_4 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_8 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_12 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_16 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_20 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_24 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_0_28 .concat [ 1 1 1 1], L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080, L_000001d444cdc080;
LS_000001d444cc40a0_1_0 .concat [ 4 4 4 4], LS_000001d444cc40a0_0_0, LS_000001d444cc40a0_0_4, LS_000001d444cc40a0_0_8, LS_000001d444cc40a0_0_12;
LS_000001d444cc40a0_1_4 .concat [ 4 4 4 4], LS_000001d444cc40a0_0_16, LS_000001d444cc40a0_0_20, LS_000001d444cc40a0_0_24, LS_000001d444cc40a0_0_28;
L_000001d444cc40a0 .concat [ 16 16 0 0], LS_000001d444cc40a0_1_0, LS_000001d444cc40a0_1_4;
L_000001d444cc31a0 .part L_000001d444cc0ea0, 1, 1;
LS_000001d444cc4dc0_0_0 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_4 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_8 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_12 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_16 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_20 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_24 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_0_28 .concat [ 1 1 1 1], L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320, L_000001d444cdc320;
LS_000001d444cc4dc0_1_0 .concat [ 4 4 4 4], LS_000001d444cc4dc0_0_0, LS_000001d444cc4dc0_0_4, LS_000001d444cc4dc0_0_8, LS_000001d444cc4dc0_0_12;
LS_000001d444cc4dc0_1_4 .concat [ 4 4 4 4], LS_000001d444cc4dc0_0_16, LS_000001d444cc4dc0_0_20, LS_000001d444cc4dc0_0_24, LS_000001d444cc4dc0_0_28;
L_000001d444cc4dc0 .concat [ 16 16 0 0], LS_000001d444cc4dc0_1_0, LS_000001d444cc4dc0_1_4;
L_000001d444cc4140 .part L_000001d444cc0ea0, 0, 1;
LS_000001d444cc37e0_0_0 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_4 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_8 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_12 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_16 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_20 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_24 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_0_28 .concat [ 1 1 1 1], L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140, L_000001d444cc4140;
LS_000001d444cc37e0_1_0 .concat [ 4 4 4 4], LS_000001d444cc37e0_0_0, LS_000001d444cc37e0_0_4, LS_000001d444cc37e0_0_8, LS_000001d444cc37e0_0_12;
LS_000001d444cc37e0_1_4 .concat [ 4 4 4 4], LS_000001d444cc37e0_0_16, LS_000001d444cc37e0_0_20, LS_000001d444cc37e0_0_24, LS_000001d444cc37e0_0_28;
L_000001d444cc37e0 .concat [ 16 16 0 0], LS_000001d444cc37e0_1_0, LS_000001d444cc37e0_1_4;
L_000001d444cc4be0 .part L_000001d444cc0ea0, 1, 1;
LS_000001d444cc32e0_0_0 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_4 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_8 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_12 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_16 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_20 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_24 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_0_28 .concat [ 1 1 1 1], L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0, L_000001d444cc4be0;
LS_000001d444cc32e0_1_0 .concat [ 4 4 4 4], LS_000001d444cc32e0_0_0, LS_000001d444cc32e0_0_4, LS_000001d444cc32e0_0_8, LS_000001d444cc32e0_0_12;
LS_000001d444cc32e0_1_4 .concat [ 4 4 4 4], LS_000001d444cc32e0_0_16, LS_000001d444cc32e0_0_20, LS_000001d444cc32e0_0_24, LS_000001d444cc32e0_0_28;
L_000001d444cc32e0 .concat [ 16 16 0 0], LS_000001d444cc32e0_1_0, LS_000001d444cc32e0_1_4;
L_000001d444cc4e60 .part L_000001d444cc0ea0, 0, 1;
LS_000001d444cc3920_0_0 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_4 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_8 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_12 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_16 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_20 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_24 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_0_28 .concat [ 1 1 1 1], L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90, L_000001d444cdca90;
LS_000001d444cc3920_1_0 .concat [ 4 4 4 4], LS_000001d444cc3920_0_0, LS_000001d444cc3920_0_4, LS_000001d444cc3920_0_8, LS_000001d444cc3920_0_12;
LS_000001d444cc3920_1_4 .concat [ 4 4 4 4], LS_000001d444cc3920_0_16, LS_000001d444cc3920_0_20, LS_000001d444cc3920_0_24, LS_000001d444cc3920_0_28;
L_000001d444cc3920 .concat [ 16 16 0 0], LS_000001d444cc3920_1_0, LS_000001d444cc3920_1_4;
L_000001d444cc3a60 .part L_000001d444cc0ea0, 1, 1;
LS_000001d444cc28e0_0_0 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_4 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_8 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_12 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_16 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_20 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_24 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_0_28 .concat [ 1 1 1 1], L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60, L_000001d444cc3a60;
LS_000001d444cc28e0_1_0 .concat [ 4 4 4 4], LS_000001d444cc28e0_0_0, LS_000001d444cc28e0_0_4, LS_000001d444cc28e0_0_8, LS_000001d444cc28e0_0_12;
LS_000001d444cc28e0_1_4 .concat [ 4 4 4 4], LS_000001d444cc28e0_0_16, LS_000001d444cc28e0_0_20, LS_000001d444cc28e0_0_24, LS_000001d444cc28e0_0_28;
L_000001d444cc28e0 .concat [ 16 16 0 0], LS_000001d444cc28e0_1_0, LS_000001d444cc28e0_1_4;
L_000001d444cc2700 .part L_000001d444cc0ea0, 0, 1;
LS_000001d444cc2ac0_0_0 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_4 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_8 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_12 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_16 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_20 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_24 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_0_28 .concat [ 1 1 1 1], L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700, L_000001d444cc2700;
LS_000001d444cc2ac0_1_0 .concat [ 4 4 4 4], LS_000001d444cc2ac0_0_0, LS_000001d444cc2ac0_0_4, LS_000001d444cc2ac0_0_8, LS_000001d444cc2ac0_0_12;
LS_000001d444cc2ac0_1_4 .concat [ 4 4 4 4], LS_000001d444cc2ac0_0_16, LS_000001d444cc2ac0_0_20, LS_000001d444cc2ac0_0_24, LS_000001d444cc2ac0_0_28;
L_000001d444cc2ac0 .concat [ 16 16 0 0], LS_000001d444cc2ac0_1_0, LS_000001d444cc2ac0_1_4;
S_000001d444c8b270 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d444c8b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cdb910 .functor AND 32, L_000001d444cc4d20, L_000001d444cc40a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8c150_0 .net "in1", 31 0, L_000001d444cc4d20;  1 drivers
v000001d444c8f030_0 .net "in2", 31 0, L_000001d444cc40a0;  1 drivers
v000001d444c8f530_0 .net "out", 31 0, L_000001d444cdb910;  alias, 1 drivers
S_000001d444c8b590 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d444c8b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cdca20 .functor AND 32, L_000001d444cc4dc0, L_000001d444cc37e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8ed10_0 .net "in1", 31 0, L_000001d444cc4dc0;  1 drivers
v000001d444c8f170_0 .net "in2", 31 0, L_000001d444cc37e0;  1 drivers
v000001d444c8f5d0_0 .net "out", 31 0, L_000001d444cdca20;  alias, 1 drivers
S_000001d444c8b8b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d444c8b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cdb3d0 .functor AND 32, L_000001d444cc32e0, L_000001d444cc3920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8f670_0 .net "in1", 31 0, L_000001d444cc32e0;  1 drivers
v000001d444c8f350_0 .net "in2", 31 0, L_000001d444cc3920;  1 drivers
v000001d444c8f210_0 .net "out", 31 0, L_000001d444cdb3d0;  alias, 1 drivers
S_000001d444c90f10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d444c8b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d444cdc8d0 .functor AND 32, L_000001d444cc28e0, L_000001d444cc2ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d444c8f850_0 .net "in1", 31 0, L_000001d444cc28e0;  1 drivers
v000001d444c8fdf0_0 .net "in2", 31 0, L_000001d444cc2ac0;  1 drivers
v000001d444c8f0d0_0 .net "out", 31 0, L_000001d444cdc8d0;  alias, 1 drivers
S_000001d444c90a60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d444c95f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444c95f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444c95fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444c95fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444c96020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444c96058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444c96090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444c960c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444c96100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444c96138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444c96170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444c961a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444c961e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444c96218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444c96250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444c96288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444c962c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444c962f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444c96330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444c96368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444c963a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444c963d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444c96410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444c96448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444c96480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444c94510_0 .var "EX1_PC", 31 0;
v000001d444c943d0_0 .var "EX1_PFC", 31 0;
v000001d444c927b0_0 .var "EX1_forward_to_B", 31 0;
v000001d444c931b0_0 .var "EX1_is_beq", 0 0;
v000001d444c93250_0 .var "EX1_is_bne", 0 0;
v000001d444c93390_0 .var "EX1_is_jal", 0 0;
v000001d444c925d0_0 .var "EX1_is_jr", 0 0;
v000001d444c92f30_0 .var "EX1_is_oper2_immed", 0 0;
v000001d444c945b0_0 .var "EX1_memread", 0 0;
v000001d444c93430_0 .var "EX1_memwrite", 0 0;
v000001d444c93890_0 .var "EX1_opcode", 11 0;
v000001d444c93930_0 .var "EX1_predicted", 0 0;
v000001d444c939d0_0 .var "EX1_rd_ind", 4 0;
v000001d444c92fd0_0 .var "EX1_rd_indzero", 0 0;
v000001d444c93a70_0 .var "EX1_regwrite", 0 0;
v000001d444c92350_0 .var "EX1_rs1", 31 0;
v000001d444c92170_0 .var "EX1_rs1_ind", 4 0;
v000001d444c92210_0 .var "EX1_rs2", 31 0;
v000001d444c93070_0 .var "EX1_rs2_ind", 4 0;
v000001d444c93e30_0 .net "FLUSH", 0 0, v000001d444c9ab30_0;  alias, 1 drivers
v000001d444c92990_0 .net "ID_PC", 31 0, v000001d444ca0350_0;  alias, 1 drivers
v000001d444c92490_0 .net "ID_PFC_to_EX", 31 0, L_000001d444cc0a40;  alias, 1 drivers
v000001d444c91f90_0 .net "ID_forward_to_B", 31 0, L_000001d444cc13a0;  alias, 1 drivers
v000001d444c93bb0_0 .net "ID_is_beq", 0 0, L_000001d444cc0b80;  alias, 1 drivers
v000001d444c92cb0_0 .net "ID_is_bne", 0 0, L_000001d444cc0c20;  alias, 1 drivers
v000001d444c93c50_0 .net "ID_is_jal", 0 0, L_000001d444cc4c80;  alias, 1 drivers
v000001d444c92030_0 .net "ID_is_jr", 0 0, L_000001d444cc0d60;  alias, 1 drivers
v000001d444c92530_0 .net "ID_is_oper2_immed", 0 0, L_000001d444cc6a40;  alias, 1 drivers
v000001d444c93cf0_0 .net "ID_memread", 0 0, L_000001d444cc4780;  alias, 1 drivers
v000001d444c92850_0 .net "ID_memwrite", 0 0, L_000001d444cc3ec0;  alias, 1 drivers
v000001d444c93ed0_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
v000001d444c93f70_0 .net "ID_predicted", 0 0, v000001d444c9aa90_0;  alias, 1 drivers
v000001d444c94650_0 .net "ID_rd_ind", 4 0, v000001d444caf570_0;  alias, 1 drivers
v000001d444c94010_0 .net "ID_rd_indzero", 0 0, L_000001d444cc2de0;  1 drivers
v000001d444c940b0_0 .net "ID_regwrite", 0 0, L_000001d444cc3600;  alias, 1 drivers
v000001d444c92b70_0 .net "ID_rs1", 31 0, v000001d444c9eaf0_0;  alias, 1 drivers
v000001d444c946f0_0 .net "ID_rs1_ind", 4 0, v000001d444cae030_0;  alias, 1 drivers
v000001d444c94150_0 .net "ID_rs2", 31 0, v000001d444c9fe50_0;  alias, 1 drivers
v000001d444c941f0_0 .net "ID_rs2_ind", 4 0, v000001d444cadb30_0;  alias, 1 drivers
v000001d444c94330_0 .net "clk", 0 0, L_000001d444cc6d50;  1 drivers
v000001d444c92d50_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
E_000001d444c0b5b0 .event posedge, v000001d444c82ac0_0, v000001d444c94330_0;
S_000001d444c910a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d444c964c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444c964f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444c96530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444c96568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444c965a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444c965d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444c96610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444c96648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444c96680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444c966b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444c966f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444c96728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444c96760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444c96798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444c967d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444c96808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444c96840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444c96878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444c968b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444c968e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444c96920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444c96958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444c96990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444c969c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444c96a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444c920d0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d444cc74c0;  alias, 1 drivers
v000001d444c928f0_0 .net "EX1_ALU_OPER2", 31 0, L_000001d444cdc390;  alias, 1 drivers
v000001d444c92a30_0 .net "EX1_PC", 31 0, v000001d444c94510_0;  alias, 1 drivers
v000001d444c92df0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d444cc3b00;  alias, 1 drivers
v000001d444c93110_0 .net "EX1_forward_to_B", 31 0, v000001d444c927b0_0;  alias, 1 drivers
v000001d444c954b0_0 .net "EX1_is_beq", 0 0, v000001d444c931b0_0;  alias, 1 drivers
v000001d444c94790_0 .net "EX1_is_bne", 0 0, v000001d444c93250_0;  alias, 1 drivers
v000001d444c94c90_0 .net "EX1_is_jal", 0 0, v000001d444c93390_0;  alias, 1 drivers
v000001d444c950f0_0 .net "EX1_is_jr", 0 0, v000001d444c925d0_0;  alias, 1 drivers
v000001d444c95cd0_0 .net "EX1_is_oper2_immed", 0 0, v000001d444c92f30_0;  alias, 1 drivers
v000001d444c94d30_0 .net "EX1_memread", 0 0, v000001d444c945b0_0;  alias, 1 drivers
v000001d444c95690_0 .net "EX1_memwrite", 0 0, v000001d444c93430_0;  alias, 1 drivers
v000001d444c955f0_0 .net "EX1_opcode", 11 0, v000001d444c93890_0;  alias, 1 drivers
v000001d444c94830_0 .net "EX1_predicted", 0 0, v000001d444c93930_0;  alias, 1 drivers
v000001d444c95230_0 .net "EX1_rd_ind", 4 0, v000001d444c939d0_0;  alias, 1 drivers
v000001d444c94dd0_0 .net "EX1_rd_indzero", 0 0, v000001d444c92fd0_0;  alias, 1 drivers
v000001d444c95190_0 .net "EX1_regwrite", 0 0, v000001d444c93a70_0;  alias, 1 drivers
v000001d444c95a50_0 .net "EX1_rs1", 31 0, v000001d444c92350_0;  alias, 1 drivers
v000001d444c95370_0 .net "EX1_rs1_ind", 4 0, v000001d444c92170_0;  alias, 1 drivers
v000001d444c94e70_0 .net "EX1_rs2_ind", 4 0, v000001d444c93070_0;  alias, 1 drivers
v000001d444c94bf0_0 .net "EX1_rs2_out", 31 0, L_000001d444cdb440;  alias, 1 drivers
v000001d444c94f10_0 .var "EX2_ALU_OPER1", 31 0;
v000001d444c959b0_0 .var "EX2_ALU_OPER2", 31 0;
v000001d444c95d70_0 .var "EX2_PC", 31 0;
v000001d444c95e10_0 .var "EX2_PFC_to_IF", 31 0;
v000001d444c94fb0_0 .var "EX2_forward_to_B", 31 0;
v000001d444c95050_0 .var "EX2_is_beq", 0 0;
v000001d444c95af0_0 .var "EX2_is_bne", 0 0;
v000001d444c95410_0 .var "EX2_is_jal", 0 0;
v000001d444c952d0_0 .var "EX2_is_jr", 0 0;
v000001d444c95550_0 .var "EX2_is_oper2_immed", 0 0;
v000001d444c948d0_0 .var "EX2_memread", 0 0;
v000001d444c95730_0 .var "EX2_memwrite", 0 0;
v000001d444c94970_0 .var "EX2_opcode", 11 0;
v000001d444c957d0_0 .var "EX2_predicted", 0 0;
v000001d444c95910_0 .var "EX2_rd_ind", 4 0;
v000001d444c95870_0 .var "EX2_rd_indzero", 0 0;
v000001d444c95b90_0 .var "EX2_regwrite", 0 0;
v000001d444c95c30_0 .var "EX2_rs1", 31 0;
v000001d444c94a10_0 .var "EX2_rs1_ind", 4 0;
v000001d444c94ab0_0 .var "EX2_rs2_ind", 4 0;
v000001d444c94b50_0 .var "EX2_rs2_out", 31 0;
v000001d444c9a450_0 .net "FLUSH", 0 0, v000001d444c9abd0_0;  alias, 1 drivers
v000001d444c99b90_0 .net "clk", 0 0, L_000001d444cdb2f0;  1 drivers
v000001d444c98d30_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
E_000001d444c0b7b0 .event posedge, v000001d444c82ac0_0, v000001d444c99b90_0;
S_000001d444c91230 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d444ca0a60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444ca0a98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444ca0ad0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444ca0b08 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444ca0b40 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444ca0b78 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444ca0bb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444ca0be8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444ca0c20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444ca0c58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444ca0c90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444ca0cc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444ca0d00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444ca0d38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444ca0d70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444ca0da8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444ca0de0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444ca0e18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444ca0e50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444ca0e88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444ca0ec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444ca0ef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444ca0f30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444ca0f68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444ca0fa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d444cc63b0 .functor OR 1, L_000001d444cc0b80, L_000001d444cc0c20, C4<0>, C4<0>;
L_000001d444cc60a0 .functor AND 1, L_000001d444cc63b0, L_000001d444cc6110, C4<1>, C4<1>;
L_000001d444cc7060 .functor OR 1, L_000001d444cc0b80, L_000001d444cc0c20, C4<0>, C4<0>;
L_000001d444cc6f10 .functor AND 1, L_000001d444cc7060, L_000001d444cc6110, C4<1>, C4<1>;
L_000001d444cc6730 .functor OR 1, L_000001d444cc0b80, L_000001d444cc0c20, C4<0>, C4<0>;
L_000001d444cc6490 .functor AND 1, L_000001d444cc6730, v000001d444c9aa90_0, C4<1>, C4<1>;
v000001d444c9eeb0_0 .net "EX1_memread", 0 0, v000001d444c945b0_0;  alias, 1 drivers
v000001d444c9ef50_0 .net "EX1_opcode", 11 0, v000001d444c93890_0;  alias, 1 drivers
v000001d444c9e410_0 .net "EX1_rd_ind", 4 0, v000001d444c939d0_0;  alias, 1 drivers
v000001d444c9eb90_0 .net "EX1_rd_indzero", 0 0, v000001d444c92fd0_0;  alias, 1 drivers
v000001d444c9eff0_0 .net "EX2_memread", 0 0, v000001d444c948d0_0;  alias, 1 drivers
v000001d444c9f1d0_0 .net "EX2_opcode", 11 0, v000001d444c94970_0;  alias, 1 drivers
v000001d444c9e9b0_0 .net "EX2_rd_ind", 4 0, v000001d444c95910_0;  alias, 1 drivers
v000001d444c9f090_0 .net "EX2_rd_indzero", 0 0, v000001d444c95870_0;  alias, 1 drivers
v000001d444c9f270_0 .net "ID_EX1_flush", 0 0, v000001d444c9ab30_0;  alias, 1 drivers
v000001d444c9f3b0_0 .net "ID_EX2_flush", 0 0, v000001d444c9abd0_0;  alias, 1 drivers
v000001d444c9f310_0 .net "ID_is_beq", 0 0, L_000001d444cc0b80;  alias, 1 drivers
v000001d444c9dab0_0 .net "ID_is_bne", 0 0, L_000001d444cc0c20;  alias, 1 drivers
v000001d444c9e050_0 .net "ID_is_j", 0 0, L_000001d444cc2980;  alias, 1 drivers
v000001d444c9f450_0 .net "ID_is_jal", 0 0, L_000001d444cc4c80;  alias, 1 drivers
v000001d444c9df10_0 .net "ID_is_jr", 0 0, L_000001d444cc0d60;  alias, 1 drivers
v000001d444c9f4f0_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
v000001d444c9fb30_0 .net "ID_rs1_ind", 4 0, v000001d444cae030_0;  alias, 1 drivers
v000001d444c9ff90_0 .net "ID_rs2_ind", 4 0, v000001d444cadb30_0;  alias, 1 drivers
v000001d444c9e370_0 .net "IF_ID_flush", 0 0, v000001d444c9cb10_0;  alias, 1 drivers
v000001d444c9e4b0_0 .net "IF_ID_write", 0 0, v000001d444c9c750_0;  alias, 1 drivers
v000001d444c9e230_0 .net "PC_src", 2 0, L_000001d444cc23e0;  alias, 1 drivers
v000001d444c9e730_0 .net "PFC_to_EX", 31 0, L_000001d444cc0a40;  alias, 1 drivers
v000001d444ca0170_0 .net "PFC_to_IF", 31 0, L_000001d444cc25c0;  alias, 1 drivers
v000001d444c9e870_0 .net "WB_rd_ind", 4 0, v000001d444cb1eb0_0;  alias, 1 drivers
v000001d444c9e5f0_0 .net "Wrong_prediction", 0 0, L_000001d444cdbd70;  alias, 1 drivers
v000001d444c9ea50_0 .net *"_ivl_11", 0 0, L_000001d444cc6f10;  1 drivers
v000001d444c9e550_0 .net *"_ivl_13", 10 0, L_000001d444cc1440;  1 drivers
v000001d444c9ddd0_0 .net *"_ivl_15", 10 0, L_000001d444cc09a0;  1 drivers
v000001d444c9de70_0 .net *"_ivl_16", 10 0, L_000001d444cc14e0;  1 drivers
v000001d444c9e690_0 .net *"_ivl_19", 10 0, L_000001d444cc2160;  1 drivers
v000001d444c9fbd0_0 .net *"_ivl_20", 10 0, L_000001d444cc1620;  1 drivers
v000001d444c9e910_0 .net *"_ivl_25", 0 0, L_000001d444cc6730;  1 drivers
v000001d444c9f590_0 .net *"_ivl_27", 0 0, L_000001d444cc6490;  1 drivers
v000001d444c9f630_0 .net *"_ivl_29", 10 0, L_000001d444cc18a0;  1 drivers
v000001d444c9f6d0_0 .net *"_ivl_3", 0 0, L_000001d444cc63b0;  1 drivers
L_000001d444ce01f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001d444c9f770_0 .net/2u *"_ivl_30", 10 0, L_000001d444ce01f0;  1 drivers
v000001d444c9ec30_0 .net *"_ivl_32", 10 0, L_000001d444cbff00;  1 drivers
v000001d444c9ecd0_0 .net *"_ivl_35", 10 0, L_000001d444cc1760;  1 drivers
v000001d444ca0030_0 .net *"_ivl_37", 10 0, L_000001d444cc22a0;  1 drivers
v000001d444ca0210_0 .net *"_ivl_38", 10 0, L_000001d444cc2340;  1 drivers
v000001d444c9fd10_0 .net *"_ivl_40", 10 0, L_000001d444cc1ee0;  1 drivers
L_000001d444ce0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9f810_0 .net/2s *"_ivl_45", 20 0, L_000001d444ce0238;  1 drivers
L_000001d444ce0280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444ca00d0_0 .net/2s *"_ivl_50", 20 0, L_000001d444ce0280;  1 drivers
v000001d444c9f8b0_0 .net *"_ivl_9", 0 0, L_000001d444cc7060;  1 drivers
v000001d444c9dd30_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444c9f950_0 .net "forward_to_B", 31 0, L_000001d444cc13a0;  alias, 1 drivers
v000001d444c9fdb0_0 .net "imm", 31 0, v000001d444c9bfd0_0;  1 drivers
v000001d444c9dbf0_0 .net "inst", 31 0, v000001d444ca02b0_0;  alias, 1 drivers
v000001d444c9dc90_0 .net "is_branch_and_taken", 0 0, L_000001d444cc60a0;  alias, 1 drivers
v000001d444c9dfb0_0 .net "is_oper2_immed", 0 0, L_000001d444cc6a40;  alias, 1 drivers
v000001d444c9e0f0_0 .net "mem_read", 0 0, L_000001d444cc4780;  alias, 1 drivers
v000001d444c9e190_0 .net "mem_write", 0 0, L_000001d444cc3ec0;  alias, 1 drivers
v000001d444ca0670_0 .net "pc", 31 0, v000001d444ca0350_0;  alias, 1 drivers
v000001d444ca03f0_0 .net "pc_write", 0 0, v000001d444c9c930_0;  alias, 1 drivers
v000001d444ca07b0_0 .net "predicted", 0 0, L_000001d444cc6110;  1 drivers
v000001d444ca0850_0 .net "predicted_to_EX", 0 0, v000001d444c9aa90_0;  alias, 1 drivers
v000001d444ca0530_0 .net "reg_write", 0 0, L_000001d444cc3600;  alias, 1 drivers
v000001d444ca08f0_0 .net "reg_write_from_wb", 0 0, v000001d444cb21d0_0;  alias, 1 drivers
v000001d444ca0710_0 .net "rs1", 31 0, v000001d444c9eaf0_0;  alias, 1 drivers
v000001d444ca0490_0 .net "rs2", 31 0, v000001d444c9fe50_0;  alias, 1 drivers
v000001d444ca0990_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
v000001d444ca05d0_0 .net "wr_reg_data", 31 0, L_000001d444d48330;  alias, 1 drivers
L_000001d444cc13a0 .functor MUXZ 32, v000001d444c9fe50_0, v000001d444c9bfd0_0, L_000001d444cc6a40, C4<>;
L_000001d444cc1440 .part v000001d444ca0350_0, 0, 11;
L_000001d444cc09a0 .part v000001d444ca02b0_0, 0, 11;
L_000001d444cc14e0 .arith/sum 11, L_000001d444cc1440, L_000001d444cc09a0;
L_000001d444cc2160 .part v000001d444ca02b0_0, 0, 11;
L_000001d444cc1620 .functor MUXZ 11, L_000001d444cc2160, L_000001d444cc14e0, L_000001d444cc6f10, C4<>;
L_000001d444cc18a0 .part v000001d444ca0350_0, 0, 11;
L_000001d444cbff00 .arith/sum 11, L_000001d444cc18a0, L_000001d444ce01f0;
L_000001d444cc1760 .part v000001d444ca0350_0, 0, 11;
L_000001d444cc22a0 .part v000001d444ca02b0_0, 0, 11;
L_000001d444cc2340 .arith/sum 11, L_000001d444cc1760, L_000001d444cc22a0;
L_000001d444cc1ee0 .functor MUXZ 11, L_000001d444cc2340, L_000001d444cbff00, L_000001d444cc6490, C4<>;
L_000001d444cc25c0 .concat8 [ 11 21 0 0], L_000001d444cc1620, L_000001d444ce0238;
L_000001d444cc0a40 .concat8 [ 11 21 0 0], L_000001d444cc1ee0, L_000001d444ce0280;
S_000001d444c91870 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d444c91230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d444ca0fe0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444ca1018 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444ca1050 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444ca1088 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444ca10c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444ca10f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444ca1130 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444ca1168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444ca11a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444ca11d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444ca1210 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444ca1248 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444ca1280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444ca12b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444ca12f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444ca1328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444ca1360 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444ca1398 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444ca13d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444ca1408 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444ca1440 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444ca1478 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444ca14b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444ca14e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444ca1520 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d444cc5fc0 .functor OR 1, L_000001d444cc6110, L_000001d444cc00e0, C4<0>, C4<0>;
L_000001d444cc6c00 .functor OR 1, L_000001d444cc5fc0, L_000001d444cc1a80, C4<0>, C4<0>;
v000001d444c9a4f0_0 .net "EX1_opcode", 11 0, v000001d444c93890_0;  alias, 1 drivers
v000001d444c9a130_0 .net "EX2_opcode", 11 0, v000001d444c94970_0;  alias, 1 drivers
v000001d444c9a3b0_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
v000001d444c9b0d0_0 .net "PC_src", 2 0, L_000001d444cc23e0;  alias, 1 drivers
v000001d444c99230_0 .net "Wrong_prediction", 0 0, L_000001d444cdbd70;  alias, 1 drivers
L_000001d444ce03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d444c99e10_0 .net/2u *"_ivl_0", 2 0, L_000001d444ce03e8;  1 drivers
v000001d444c994b0_0 .net *"_ivl_10", 0 0, L_000001d444cc0900;  1 drivers
L_000001d444ce0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d444c99550_0 .net/2u *"_ivl_12", 2 0, L_000001d444ce0508;  1 drivers
L_000001d444ce0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d444c98dd0_0 .net/2u *"_ivl_14", 11 0, L_000001d444ce0550;  1 drivers
v000001d444c9ad10_0 .net *"_ivl_16", 0 0, L_000001d444cc00e0;  1 drivers
v000001d444c995f0_0 .net *"_ivl_19", 0 0, L_000001d444cc5fc0;  1 drivers
L_000001d444ce0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d444c99f50_0 .net/2u *"_ivl_2", 11 0, L_000001d444ce0430;  1 drivers
L_000001d444ce0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9a1d0_0 .net/2u *"_ivl_20", 11 0, L_000001d444ce0598;  1 drivers
v000001d444c99690_0 .net *"_ivl_22", 0 0, L_000001d444cc1a80;  1 drivers
v000001d444c9a9f0_0 .net *"_ivl_25", 0 0, L_000001d444cc6c00;  1 drivers
L_000001d444ce05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d444c9a090_0 .net/2u *"_ivl_26", 2 0, L_000001d444ce05e0;  1 drivers
L_000001d444ce0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d444c9a590_0 .net/2u *"_ivl_28", 2 0, L_000001d444ce0628;  1 drivers
v000001d444c997d0_0 .net *"_ivl_30", 2 0, L_000001d444cc0e00;  1 drivers
v000001d444c9a630_0 .net *"_ivl_32", 2 0, L_000001d444cc2020;  1 drivers
v000001d444c9b030_0 .net *"_ivl_34", 2 0, L_000001d444cc1b20;  1 drivers
v000001d444c9b170_0 .net *"_ivl_4", 0 0, L_000001d444cc0860;  1 drivers
L_000001d444ce0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d444c98e70_0 .net/2u *"_ivl_6", 2 0, L_000001d444ce0478;  1 drivers
L_000001d444ce04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d444c99910_0 .net/2u *"_ivl_8", 11 0, L_000001d444ce04c0;  1 drivers
v000001d444c9ae50_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444c999b0_0 .net "predicted", 0 0, L_000001d444cc6110;  alias, 1 drivers
v000001d444c99a50_0 .net "predicted_to_EX", 0 0, v000001d444c9aa90_0;  alias, 1 drivers
v000001d444c98f10_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
v000001d444c9a6d0_0 .net "state", 1 0, v000001d444c990f0_0;  1 drivers
L_000001d444cc0860 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0430;
L_000001d444cc0900 .cmp/eq 12, v000001d444c93890_0, L_000001d444ce04c0;
L_000001d444cc00e0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0550;
L_000001d444cc1a80 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0598;
L_000001d444cc0e00 .functor MUXZ 3, L_000001d444ce0628, L_000001d444ce05e0, L_000001d444cc6c00, C4<>;
L_000001d444cc2020 .functor MUXZ 3, L_000001d444cc0e00, L_000001d444ce0508, L_000001d444cc0900, C4<>;
L_000001d444cc1b20 .functor MUXZ 3, L_000001d444cc2020, L_000001d444ce0478, L_000001d444cc0860, C4<>;
L_000001d444cc23e0 .functor MUXZ 3, L_000001d444cc1b20, L_000001d444ce03e8, L_000001d444cdbd70, C4<>;
S_000001d444c90bf0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d444c91870;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d444ca1560 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444ca1598 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444ca15d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444ca1608 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444ca1640 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444ca1678 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444ca16b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444ca16e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444ca1720 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444ca1758 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444ca1790 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444ca17c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444ca1800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444ca1838 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444ca1870 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444ca18a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444ca18e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444ca1918 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444ca1950 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444ca1988 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444ca19c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444ca19f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444ca1a30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444ca1a68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444ca1aa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d444cc5d90 .functor OR 1, L_000001d444cc1940, L_000001d444cc07c0, C4<0>, C4<0>;
L_000001d444cc6500 .functor OR 1, L_000001d444cc19e0, L_000001d444cc0220, C4<0>, C4<0>;
L_000001d444cc5e00 .functor AND 1, L_000001d444cc5d90, L_000001d444cc6500, C4<1>, C4<1>;
L_000001d444cc6880 .functor NOT 1, L_000001d444cc5e00, C4<0>, C4<0>, C4<0>;
L_000001d444cc6650 .functor OR 1, v000001d444cbf6e0_0, L_000001d444cc6880, C4<0>, C4<0>;
L_000001d444cc6110 .functor NOT 1, L_000001d444cc6650, C4<0>, C4<0>, C4<0>;
v000001d444c99ff0_0 .net "EX_opcode", 11 0, v000001d444c94970_0;  alias, 1 drivers
v000001d444c992d0_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
v000001d444c9a270_0 .net "Wrong_prediction", 0 0, L_000001d444cdbd70;  alias, 1 drivers
L_000001d444ce02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d444c98b50_0 .net/2u *"_ivl_0", 11 0, L_000001d444ce02c8;  1 drivers
L_000001d444ce0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d444c99730_0 .net/2u *"_ivl_10", 1 0, L_000001d444ce0358;  1 drivers
v000001d444c99870_0 .net *"_ivl_12", 0 0, L_000001d444cc19e0;  1 drivers
L_000001d444ce03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d444c9af90_0 .net/2u *"_ivl_14", 1 0, L_000001d444ce03a0;  1 drivers
v000001d444c99cd0_0 .net *"_ivl_16", 0 0, L_000001d444cc0220;  1 drivers
v000001d444c9adb0_0 .net *"_ivl_19", 0 0, L_000001d444cc6500;  1 drivers
v000001d444c9a310_0 .net *"_ivl_2", 0 0, L_000001d444cc1940;  1 drivers
v000001d444c99c30_0 .net *"_ivl_21", 0 0, L_000001d444cc5e00;  1 drivers
v000001d444c99370_0 .net *"_ivl_22", 0 0, L_000001d444cc6880;  1 drivers
v000001d444c9a8b0_0 .net *"_ivl_25", 0 0, L_000001d444cc6650;  1 drivers
L_000001d444ce0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d444c99af0_0 .net/2u *"_ivl_4", 11 0, L_000001d444ce0310;  1 drivers
v000001d444c99d70_0 .net *"_ivl_6", 0 0, L_000001d444cc07c0;  1 drivers
v000001d444c99190_0 .net *"_ivl_9", 0 0, L_000001d444cc5d90;  1 drivers
v000001d444c99410_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444c99050_0 .net "predicted", 0 0, L_000001d444cc6110;  alias, 1 drivers
v000001d444c9aa90_0 .var "predicted_to_EX", 0 0;
v000001d444c99eb0_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
v000001d444c990f0_0 .var "state", 1 0;
E_000001d444c0ad70 .event posedge, v000001d444c99410_0, v000001d444c82ac0_0;
L_000001d444cc1940 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce02c8;
L_000001d444cc07c0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0310;
L_000001d444cc19e0 .cmp/eq 2, v000001d444c990f0_0, L_000001d444ce0358;
L_000001d444cc0220 .cmp/eq 2, v000001d444c990f0_0, L_000001d444ce03a0;
S_000001d444c916e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d444c91230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d444ca9af0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444ca9b28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444ca9b60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444ca9b98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444ca9bd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444ca9c08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444ca9c40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444ca9c78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444ca9cb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444ca9ce8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444ca9d20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444ca9d58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444ca9d90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444ca9dc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444ca9e00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444ca9e38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444ca9e70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444ca9ea8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444ca9ee0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444ca9f18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444ca9f50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444ca9f88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444ca9fc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444ca9ff8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444caa030 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444c9a770_0 .net "EX1_memread", 0 0, v000001d444c945b0_0;  alias, 1 drivers
v000001d444c9a810_0 .net "EX1_rd_ind", 4 0, v000001d444c939d0_0;  alias, 1 drivers
v000001d444c98bf0_0 .net "EX1_rd_indzero", 0 0, v000001d444c92fd0_0;  alias, 1 drivers
v000001d444c9a950_0 .net "EX2_memread", 0 0, v000001d444c948d0_0;  alias, 1 drivers
v000001d444c9b210_0 .net "EX2_rd_ind", 4 0, v000001d444c95910_0;  alias, 1 drivers
v000001d444c98ab0_0 .net "EX2_rd_indzero", 0 0, v000001d444c95870_0;  alias, 1 drivers
v000001d444c9ab30_0 .var "ID_EX1_flush", 0 0;
v000001d444c9abd0_0 .var "ID_EX2_flush", 0 0;
v000001d444c9ac70_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
v000001d444c98c90_0 .net "ID_rs1_ind", 4 0, v000001d444cae030_0;  alias, 1 drivers
v000001d444c98fb0_0 .net "ID_rs2_ind", 4 0, v000001d444cadb30_0;  alias, 1 drivers
v000001d444c9c750_0 .var "IF_ID_Write", 0 0;
v000001d444c9cb10_0 .var "IF_ID_flush", 0 0;
v000001d444c9c930_0 .var "PC_Write", 0 0;
v000001d444c9ce30_0 .net "Wrong_prediction", 0 0, L_000001d444cdbd70;  alias, 1 drivers
E_000001d444c0adb0/0 .event anyedge, v000001d444c89d70_0, v000001d444c945b0_0, v000001d444c92fd0_0, v000001d444c946f0_0;
E_000001d444c0adb0/1 .event anyedge, v000001d444c939d0_0, v000001d444c941f0_0, v000001d444ba46e0_0, v000001d444c95870_0;
E_000001d444c0adb0/2 .event anyedge, v000001d444c841e0_0, v000001d444c93ed0_0;
E_000001d444c0adb0 .event/or E_000001d444c0adb0/0, E_000001d444c0adb0/1, E_000001d444c0adb0/2;
S_000001d444c913c0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d444c91230;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d444caa070 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444caa0a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444caa0e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444caa118 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444caa150 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444caa188 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444caa1c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444caa1f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444caa230 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444caa268 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444caa2a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444caa2d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444caa310 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444caa348 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444caa380 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444caa3b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444caa3f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444caa428 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444caa460 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444caa498 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444caa4d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444caa508 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444caa540 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444caa578 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444caa5b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d444cc70d0 .functor OR 1, L_000001d444cc1080, L_000001d444cc20c0, C4<0>, C4<0>;
L_000001d444cc68f0 .functor OR 1, L_000001d444cc70d0, L_000001d444cc2480, C4<0>, C4<0>;
L_000001d444cc58c0 .functor OR 1, L_000001d444cc68f0, L_000001d444cc2660, C4<0>, C4<0>;
L_000001d444cc6b20 .functor OR 1, L_000001d444cc58c0, L_000001d444cc0cc0, C4<0>, C4<0>;
L_000001d444cc6960 .functor OR 1, L_000001d444cc6b20, L_000001d444cc04a0, C4<0>, C4<0>;
L_000001d444cc6260 .functor OR 1, L_000001d444cc6960, L_000001d444cc02c0, C4<0>, C4<0>;
L_000001d444cc69d0 .functor OR 1, L_000001d444cc6260, L_000001d444cc0400, C4<0>, C4<0>;
L_000001d444cc6a40 .functor OR 1, L_000001d444cc69d0, L_000001d444cc0ae0, C4<0>, C4<0>;
L_000001d444cc6ab0 .functor OR 1, L_000001d444cc41e0, L_000001d444cc4640, C4<0>, C4<0>;
L_000001d444cc5bd0 .functor OR 1, L_000001d444cc6ab0, L_000001d444cc3ba0, C4<0>, C4<0>;
L_000001d444cc7140 .functor OR 1, L_000001d444cc5bd0, L_000001d444cc3060, C4<0>, C4<0>;
L_000001d444cc6c70 .functor OR 1, L_000001d444cc7140, L_000001d444cc34c0, C4<0>, C4<0>;
v000001d444c9c7f0_0 .net "ID_opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
L_000001d444ce0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9b670_0 .net/2u *"_ivl_0", 11 0, L_000001d444ce0670;  1 drivers
L_000001d444ce0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9c9d0_0 .net/2u *"_ivl_10", 11 0, L_000001d444ce0700;  1 drivers
L_000001d444ce0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9c1b0_0 .net/2u *"_ivl_102", 11 0, L_000001d444ce0bc8;  1 drivers
L_000001d444ce0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9ca70_0 .net/2u *"_ivl_106", 11 0, L_000001d444ce0c10;  1 drivers
v000001d444c9d3d0_0 .net *"_ivl_12", 0 0, L_000001d444cc2480;  1 drivers
v000001d444c9b8f0_0 .net *"_ivl_15", 0 0, L_000001d444cc68f0;  1 drivers
L_000001d444ce0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9d5b0_0 .net/2u *"_ivl_16", 11 0, L_000001d444ce0748;  1 drivers
v000001d444c9b490_0 .net *"_ivl_18", 0 0, L_000001d444cc2660;  1 drivers
v000001d444c9b530_0 .net *"_ivl_2", 0 0, L_000001d444cc1080;  1 drivers
v000001d444c9c250_0 .net *"_ivl_21", 0 0, L_000001d444cc58c0;  1 drivers
L_000001d444ce0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9ced0_0 .net/2u *"_ivl_22", 11 0, L_000001d444ce0790;  1 drivers
v000001d444c9c2f0_0 .net *"_ivl_24", 0 0, L_000001d444cc0cc0;  1 drivers
v000001d444c9d790_0 .net *"_ivl_27", 0 0, L_000001d444cc6b20;  1 drivers
L_000001d444ce07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9c4d0_0 .net/2u *"_ivl_28", 11 0, L_000001d444ce07d8;  1 drivers
v000001d444c9d010_0 .net *"_ivl_30", 0 0, L_000001d444cc04a0;  1 drivers
v000001d444c9ba30_0 .net *"_ivl_33", 0 0, L_000001d444cc6960;  1 drivers
L_000001d444ce0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9d0b0_0 .net/2u *"_ivl_34", 11 0, L_000001d444ce0820;  1 drivers
v000001d444c9d470_0 .net *"_ivl_36", 0 0, L_000001d444cc02c0;  1 drivers
v000001d444c9bad0_0 .net *"_ivl_39", 0 0, L_000001d444cc6260;  1 drivers
L_000001d444ce06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9cf70_0 .net/2u *"_ivl_4", 11 0, L_000001d444ce06b8;  1 drivers
L_000001d444ce0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d444c9b2b0_0 .net/2u *"_ivl_40", 11 0, L_000001d444ce0868;  1 drivers
v000001d444c9d510_0 .net *"_ivl_42", 0 0, L_000001d444cc0400;  1 drivers
v000001d444c9c430_0 .net *"_ivl_45", 0 0, L_000001d444cc69d0;  1 drivers
L_000001d444ce08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9cbb0_0 .net/2u *"_ivl_46", 11 0, L_000001d444ce08b0;  1 drivers
v000001d444c9d6f0_0 .net *"_ivl_48", 0 0, L_000001d444cc0ae0;  1 drivers
L_000001d444ce08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9c110_0 .net/2u *"_ivl_52", 11 0, L_000001d444ce08f8;  1 drivers
L_000001d444ce0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9bc10_0 .net/2u *"_ivl_56", 11 0, L_000001d444ce0940;  1 drivers
v000001d444c9cc50_0 .net *"_ivl_6", 0 0, L_000001d444cc20c0;  1 drivers
L_000001d444ce0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d444c9b350_0 .net/2u *"_ivl_60", 11 0, L_000001d444ce0988;  1 drivers
L_000001d444ce09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9bdf0_0 .net/2u *"_ivl_64", 11 0, L_000001d444ce09d0;  1 drivers
L_000001d444ce0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9c890_0 .net/2u *"_ivl_68", 11 0, L_000001d444ce0a18;  1 drivers
L_000001d444ce0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d444c9bb70_0 .net/2u *"_ivl_72", 11 0, L_000001d444ce0a60;  1 drivers
v000001d444c9d330_0 .net *"_ivl_74", 0 0, L_000001d444cc41e0;  1 drivers
L_000001d444ce0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9da10_0 .net/2u *"_ivl_76", 11 0, L_000001d444ce0aa8;  1 drivers
v000001d444c9ccf0_0 .net *"_ivl_78", 0 0, L_000001d444cc4640;  1 drivers
v000001d444c9bf30_0 .net *"_ivl_81", 0 0, L_000001d444cc6ab0;  1 drivers
L_000001d444ce0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9bcb0_0 .net/2u *"_ivl_82", 11 0, L_000001d444ce0af0;  1 drivers
v000001d444c9cd90_0 .net *"_ivl_84", 0 0, L_000001d444cc3ba0;  1 drivers
v000001d444c9d150_0 .net *"_ivl_87", 0 0, L_000001d444cc5bd0;  1 drivers
L_000001d444ce0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9c570_0 .net/2u *"_ivl_88", 11 0, L_000001d444ce0b38;  1 drivers
v000001d444c9bd50_0 .net *"_ivl_9", 0 0, L_000001d444cc70d0;  1 drivers
v000001d444c9d1f0_0 .net *"_ivl_90", 0 0, L_000001d444cc3060;  1 drivers
v000001d444c9c610_0 .net *"_ivl_93", 0 0, L_000001d444cc7140;  1 drivers
L_000001d444ce0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d444c9be90_0 .net/2u *"_ivl_94", 11 0, L_000001d444ce0b80;  1 drivers
v000001d444c9d290_0 .net *"_ivl_96", 0 0, L_000001d444cc34c0;  1 drivers
v000001d444c9c390_0 .net *"_ivl_99", 0 0, L_000001d444cc6c70;  1 drivers
v000001d444c9d650_0 .net "is_beq", 0 0, L_000001d444cc0b80;  alias, 1 drivers
v000001d444c9d830_0 .net "is_bne", 0 0, L_000001d444cc0c20;  alias, 1 drivers
v000001d444c9c6b0_0 .net "is_j", 0 0, L_000001d444cc2980;  alias, 1 drivers
v000001d444c9d8d0_0 .net "is_jal", 0 0, L_000001d444cc4c80;  alias, 1 drivers
v000001d444c9b850_0 .net "is_jr", 0 0, L_000001d444cc0d60;  alias, 1 drivers
v000001d444c9d970_0 .net "is_oper2_immed", 0 0, L_000001d444cc6a40;  alias, 1 drivers
v000001d444c9b3f0_0 .net "memread", 0 0, L_000001d444cc4780;  alias, 1 drivers
v000001d444c9b990_0 .net "memwrite", 0 0, L_000001d444cc3ec0;  alias, 1 drivers
v000001d444c9b5d0_0 .net "regwrite", 0 0, L_000001d444cc3600;  alias, 1 drivers
L_000001d444cc1080 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0670;
L_000001d444cc20c0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce06b8;
L_000001d444cc2480 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0700;
L_000001d444cc2660 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0748;
L_000001d444cc0cc0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0790;
L_000001d444cc04a0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce07d8;
L_000001d444cc02c0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0820;
L_000001d444cc0400 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0868;
L_000001d444cc0ae0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce08b0;
L_000001d444cc0b80 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce08f8;
L_000001d444cc0c20 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0940;
L_000001d444cc0d60 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0988;
L_000001d444cc4c80 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce09d0;
L_000001d444cc2980 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0a18;
L_000001d444cc41e0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0a60;
L_000001d444cc4640 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0aa8;
L_000001d444cc3ba0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0af0;
L_000001d444cc3060 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0b38;
L_000001d444cc34c0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0b80;
L_000001d444cc3600 .reduce/nor L_000001d444cc6c70;
L_000001d444cc4780 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0bc8;
L_000001d444cc3ec0 .cmp/eq 12, v000001d444cadf90_0, L_000001d444ce0c10;
S_000001d444c905b0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d444c91230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d444caa5f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444caa628 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444caa660 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444caa698 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444caa6d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444caa708 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444caa740 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444caa778 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444caa7b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444caa7e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444caa820 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444caa858 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444caa890 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444caa8c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444caa900 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444caa938 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444caa970 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444caa9a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444caa9e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444caaa18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444caaa50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444caaa88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444caaac0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444caaaf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444caab30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444c9bfd0_0 .var "Immed", 31 0;
v000001d444c9c070_0 .net "Inst", 31 0, v000001d444ca02b0_0;  alias, 1 drivers
v000001d444c9b710_0 .net "opcode", 11 0, v000001d444cadf90_0;  alias, 1 drivers
E_000001d444c0b730 .event anyedge, v000001d444c93ed0_0, v000001d444c9c070_0;
S_000001d444c91a00 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d444c91230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d444c9eaf0_0 .var "Read_data1", 31 0;
v000001d444c9fe50_0 .var "Read_data2", 31 0;
v000001d444c9fef0_0 .net "Read_reg1", 4 0, v000001d444cae030_0;  alias, 1 drivers
v000001d444c9fa90_0 .net "Read_reg2", 4 0, v000001d444cadb30_0;  alias, 1 drivers
v000001d444c9e7d0_0 .net "Write_data", 31 0, L_000001d444d48330;  alias, 1 drivers
v000001d444c9db50_0 .net "Write_en", 0 0, v000001d444cb21d0_0;  alias, 1 drivers
v000001d444c9f9f0_0 .net "Write_reg", 4 0, v000001d444cb1eb0_0;  alias, 1 drivers
v000001d444c9fc70_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444c9e2d0_0 .var/i "i", 31 0;
v000001d444c9ee10 .array "reg_file", 0 31, 31 0;
v000001d444c9f130_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
E_000001d444c0b7f0 .event posedge, v000001d444c99410_0;
S_000001d444c90d80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d444c91a00;
 .timescale 0 0;
v000001d444c9ed70_0 .var/i "i", 31 0;
S_000001d444c91550 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d444caab70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444caaba8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444caabe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444caac18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444caac50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444caac88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444caacc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444caacf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444caad30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444caad68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444caada0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444caadd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444caae10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444caae48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444caae80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444caaeb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444caaef0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444caaf28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444caaf60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444caaf98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444caafd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444cab008 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444cab040 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444cab078 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444cab0b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444ca02b0_0 .var "ID_INST", 31 0;
v000001d444ca0350_0 .var "ID_PC", 31 0;
v000001d444cadf90_0 .var "ID_opcode", 11 0;
v000001d444caf570_0 .var "ID_rd_ind", 4 0;
v000001d444cae030_0 .var "ID_rs1_ind", 4 0;
v000001d444cadb30_0 .var "ID_rs2_ind", 4 0;
v000001d444cadbd0_0 .net "IF_FLUSH", 0 0, v000001d444c9cb10_0;  alias, 1 drivers
v000001d444cae8f0_0 .net "IF_INST", 31 0, L_000001d444cc66c0;  alias, 1 drivers
v000001d444caefd0_0 .net "IF_PC", 31 0, v000001d444caead0_0;  alias, 1 drivers
v000001d444cafe30_0 .net "clk", 0 0, L_000001d444cc5850;  1 drivers
v000001d444caeb70_0 .net "if_id_Write", 0 0, v000001d444c9c750_0;  alias, 1 drivers
v000001d444cae850_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
E_000001d444c0aab0 .event posedge, v000001d444c82ac0_0, v000001d444cafe30_0;
S_000001d444c91b90 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d444cb2630_0 .net "EX1_PFC", 31 0, L_000001d444cc3b00;  alias, 1 drivers
v000001d444cb17d0_0 .net "EX2_PFC", 31 0, v000001d444c95e10_0;  alias, 1 drivers
v000001d444cb1870_0 .net "ID_PFC", 31 0, L_000001d444cc25c0;  alias, 1 drivers
v000001d444cb1230_0 .net "PC_src", 2 0, L_000001d444cc23e0;  alias, 1 drivers
v000001d444cb0bf0_0 .net "PC_write", 0 0, v000001d444c9c930_0;  alias, 1 drivers
L_000001d444ce0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d444cb0e70_0 .net/2u *"_ivl_0", 31 0, L_000001d444ce0088;  1 drivers
v000001d444cb1910_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444cb2590_0 .net "inst", 31 0, L_000001d444cc66c0;  alias, 1 drivers
v000001d444cb28b0_0 .net "inst_mem_in", 31 0, v000001d444caead0_0;  alias, 1 drivers
v000001d444cb10f0_0 .net "pc_reg_in", 31 0, L_000001d444cc5f50;  1 drivers
v000001d444cb0f10_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
L_000001d444cc1d00 .arith/sum 32, v000001d444caead0_0, L_000001d444ce0088;
S_000001d444c91d20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d444c91b90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d444cc66c0 .functor BUFZ 32, L_000001d444cc0fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444caef30_0 .net "Data_Out", 31 0, L_000001d444cc66c0;  alias, 1 drivers
v000001d444cae7b0 .array "InstMem", 2047 0, 31 0;
v000001d444cae2b0_0 .net *"_ivl_0", 31 0, L_000001d444cc0fe0;  1 drivers
v000001d444caf610_0 .net *"_ivl_3", 10 0, L_000001d444cc16c0;  1 drivers
v000001d444cae170_0 .net *"_ivl_4", 12 0, L_000001d444cc1120;  1 drivers
L_000001d444ce01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d444caee90_0 .net *"_ivl_7", 1 0, L_000001d444ce01a8;  1 drivers
v000001d444cae210_0 .net "addr", 31 0, v000001d444caead0_0;  alias, 1 drivers
v000001d444caf9d0_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444cb00b0_0 .var/i "i", 31 0;
L_000001d444cc0fe0 .array/port v000001d444cae7b0, L_000001d444cc1120;
L_000001d444cc16c0 .part v000001d444caead0_0, 0, 11;
L_000001d444cc1120 .concat [ 11 2 0 0], L_000001d444cc16c0, L_000001d444ce01a8;
S_000001d444c90290 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d444c91b90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d444c0b870 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d444cae350_0 .net "DataIn", 31 0, L_000001d444cc5f50;  alias, 1 drivers
v000001d444caead0_0 .var "DataOut", 31 0;
v000001d444cafed0_0 .net "PC_Write", 0 0, v000001d444c9c930_0;  alias, 1 drivers
v000001d444cae990_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444cafd90_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
S_000001d444c8ff70 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d444c91b90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d444c0b8b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d444c02720 .functor NOT 1, L_000001d444cc05e0, C4<0>, C4<0>, C4<0>;
L_000001d444c025d0 .functor NOT 1, L_000001d444cc0540, C4<0>, C4<0>, C4<0>;
L_000001d444c02560 .functor AND 1, L_000001d444c02720, L_000001d444c025d0, C4<1>, C4<1>;
L_000001d444b9cc50 .functor NOT 1, L_000001d444cc0180, C4<0>, C4<0>, C4<0>;
L_000001d444b9cfd0 .functor AND 1, L_000001d444c02560, L_000001d444b9cc50, C4<1>, C4<1>;
L_000001d444b9c470 .functor AND 32, L_000001d444cc1c60, L_000001d444cc1d00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444b9c4e0 .functor NOT 1, L_000001d444cc1da0, C4<0>, C4<0>, C4<0>;
L_000001d444cc6420 .functor NOT 1, L_000001d444cbffa0, C4<0>, C4<0>, C4<0>;
L_000001d444cc5770 .functor AND 1, L_000001d444b9c4e0, L_000001d444cc6420, C4<1>, C4<1>;
L_000001d444cc65e0 .functor AND 1, L_000001d444cc5770, L_000001d444cc0720, C4<1>, C4<1>;
L_000001d444cc62d0 .functor AND 32, L_000001d444cc1800, L_000001d444cc25c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc67a0 .functor OR 32, L_000001d444b9c470, L_000001d444cc62d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cc6810 .functor NOT 1, L_000001d444cc2200, C4<0>, C4<0>, C4<0>;
L_000001d444cc57e0 .functor AND 1, L_000001d444cc6810, L_000001d444cc11c0, C4<1>, C4<1>;
L_000001d444cc6ff0 .functor NOT 1, L_000001d444cc0680, C4<0>, C4<0>, C4<0>;
L_000001d444cc7220 .functor AND 1, L_000001d444cc57e0, L_000001d444cc6ff0, C4<1>, C4<1>;
L_000001d444cc5cb0 .functor AND 32, L_000001d444cc0040, v000001d444caead0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc6f80 .functor OR 32, L_000001d444cc67a0, L_000001d444cc5cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cc5d20 .functor NOT 1, L_000001d444cc1260, C4<0>, C4<0>, C4<0>;
L_000001d444cc6030 .functor AND 1, L_000001d444cc5d20, L_000001d444cc0f40, C4<1>, C4<1>;
L_000001d444cc6b90 .functor AND 1, L_000001d444cc6030, L_000001d444cc2520, C4<1>, C4<1>;
L_000001d444cc6570 .functor AND 32, L_000001d444cc0360, L_000001d444cc3b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc6180 .functor OR 32, L_000001d444cc6f80, L_000001d444cc6570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d444cc61f0 .functor NOT 1, L_000001d444cc1bc0, C4<0>, C4<0>, C4<0>;
L_000001d444cc6ea0 .functor AND 1, L_000001d444cc1f80, L_000001d444cc61f0, C4<1>, C4<1>;
L_000001d444cc5e70 .functor NOT 1, L_000001d444cc1e40, C4<0>, C4<0>, C4<0>;
L_000001d444cc6340 .functor AND 1, L_000001d444cc6ea0, L_000001d444cc5e70, C4<1>, C4<1>;
L_000001d444cc5ee0 .functor AND 32, L_000001d444cc1580, v000001d444c95e10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cc5f50 .functor OR 32, L_000001d444cc6180, L_000001d444cc5ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444caea30_0 .net *"_ivl_1", 0 0, L_000001d444cc05e0;  1 drivers
v000001d444cae5d0_0 .net *"_ivl_11", 0 0, L_000001d444cc0180;  1 drivers
v000001d444cae3f0_0 .net *"_ivl_12", 0 0, L_000001d444b9cc50;  1 drivers
v000001d444caec10_0 .net *"_ivl_14", 0 0, L_000001d444b9cfd0;  1 drivers
v000001d444cad950_0 .net *"_ivl_16", 31 0, L_000001d444cc1c60;  1 drivers
v000001d444caf890_0 .net *"_ivl_18", 31 0, L_000001d444b9c470;  1 drivers
v000001d444cafc50_0 .net *"_ivl_2", 0 0, L_000001d444c02720;  1 drivers
v000001d444caecb0_0 .net *"_ivl_21", 0 0, L_000001d444cc1da0;  1 drivers
v000001d444caf070_0 .net *"_ivl_22", 0 0, L_000001d444b9c4e0;  1 drivers
v000001d444cae490_0 .net *"_ivl_25", 0 0, L_000001d444cbffa0;  1 drivers
v000001d444cadc70_0 .net *"_ivl_26", 0 0, L_000001d444cc6420;  1 drivers
v000001d444caed50_0 .net *"_ivl_28", 0 0, L_000001d444cc5770;  1 drivers
v000001d444caf930_0 .net *"_ivl_31", 0 0, L_000001d444cc0720;  1 drivers
v000001d444cafa70_0 .net *"_ivl_32", 0 0, L_000001d444cc65e0;  1 drivers
v000001d444caf110_0 .net *"_ivl_34", 31 0, L_000001d444cc1800;  1 drivers
v000001d444cae530_0 .net *"_ivl_36", 31 0, L_000001d444cc62d0;  1 drivers
v000001d444caf1b0_0 .net *"_ivl_38", 31 0, L_000001d444cc67a0;  1 drivers
v000001d444cafcf0_0 .net *"_ivl_41", 0 0, L_000001d444cc2200;  1 drivers
v000001d444caedf0_0 .net *"_ivl_42", 0 0, L_000001d444cc6810;  1 drivers
v000001d444cae670_0 .net *"_ivl_45", 0 0, L_000001d444cc11c0;  1 drivers
v000001d444cadef0_0 .net *"_ivl_46", 0 0, L_000001d444cc57e0;  1 drivers
v000001d444cae710_0 .net *"_ivl_49", 0 0, L_000001d444cc0680;  1 drivers
v000001d444caf750_0 .net *"_ivl_5", 0 0, L_000001d444cc0540;  1 drivers
v000001d444caff70_0 .net *"_ivl_50", 0 0, L_000001d444cc6ff0;  1 drivers
v000001d444cb0010_0 .net *"_ivl_52", 0 0, L_000001d444cc7220;  1 drivers
v000001d444caf250_0 .net *"_ivl_54", 31 0, L_000001d444cc0040;  1 drivers
v000001d444caf2f0_0 .net *"_ivl_56", 31 0, L_000001d444cc5cb0;  1 drivers
v000001d444cad9f0_0 .net *"_ivl_58", 31 0, L_000001d444cc6f80;  1 drivers
v000001d444caf390_0 .net *"_ivl_6", 0 0, L_000001d444c025d0;  1 drivers
v000001d444cada90_0 .net *"_ivl_61", 0 0, L_000001d444cc1260;  1 drivers
v000001d444caf430_0 .net *"_ivl_62", 0 0, L_000001d444cc5d20;  1 drivers
v000001d444caf4d0_0 .net *"_ivl_65", 0 0, L_000001d444cc0f40;  1 drivers
v000001d444caf6b0_0 .net *"_ivl_66", 0 0, L_000001d444cc6030;  1 drivers
v000001d444caf7f0_0 .net *"_ivl_69", 0 0, L_000001d444cc2520;  1 drivers
v000001d444cafb10_0 .net *"_ivl_70", 0 0, L_000001d444cc6b90;  1 drivers
v000001d444cafbb0_0 .net *"_ivl_72", 31 0, L_000001d444cc0360;  1 drivers
v000001d444cadd10_0 .net *"_ivl_74", 31 0, L_000001d444cc6570;  1 drivers
v000001d444caddb0_0 .net *"_ivl_76", 31 0, L_000001d444cc6180;  1 drivers
v000001d444cade50_0 .net *"_ivl_79", 0 0, L_000001d444cc1f80;  1 drivers
v000001d444cb1af0_0 .net *"_ivl_8", 0 0, L_000001d444c02560;  1 drivers
v000001d444cb1410_0 .net *"_ivl_81", 0 0, L_000001d444cc1bc0;  1 drivers
v000001d444cb1ff0_0 .net *"_ivl_82", 0 0, L_000001d444cc61f0;  1 drivers
v000001d444cb14b0_0 .net *"_ivl_84", 0 0, L_000001d444cc6ea0;  1 drivers
v000001d444cb0150_0 .net *"_ivl_87", 0 0, L_000001d444cc1e40;  1 drivers
v000001d444cb1690_0 .net *"_ivl_88", 0 0, L_000001d444cc5e70;  1 drivers
v000001d444cb01f0_0 .net *"_ivl_90", 0 0, L_000001d444cc6340;  1 drivers
v000001d444cb2090_0 .net *"_ivl_92", 31 0, L_000001d444cc1580;  1 drivers
v000001d444cb15f0_0 .net *"_ivl_94", 31 0, L_000001d444cc5ee0;  1 drivers
v000001d444cb2450_0 .net "ina", 31 0, L_000001d444cc1d00;  1 drivers
v000001d444cb24f0_0 .net "inb", 31 0, L_000001d444cc25c0;  alias, 1 drivers
v000001d444cb0a10_0 .net "inc", 31 0, v000001d444caead0_0;  alias, 1 drivers
v000001d444cb0ab0_0 .net "ind", 31 0, L_000001d444cc3b00;  alias, 1 drivers
v000001d444cb0d30_0 .net "ine", 31 0, v000001d444c95e10_0;  alias, 1 drivers
L_000001d444ce00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cb2810_0 .net "inf", 31 0, L_000001d444ce00d0;  1 drivers
L_000001d444ce0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cb1550_0 .net "ing", 31 0, L_000001d444ce0118;  1 drivers
L_000001d444ce0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d444cb19b0_0 .net "inh", 31 0, L_000001d444ce0160;  1 drivers
v000001d444cb1730_0 .net "out", 31 0, L_000001d444cc5f50;  alias, 1 drivers
v000001d444cb0b50_0 .net "sel", 2 0, L_000001d444cc23e0;  alias, 1 drivers
L_000001d444cc05e0 .part L_000001d444cc23e0, 2, 1;
L_000001d444cc0540 .part L_000001d444cc23e0, 1, 1;
L_000001d444cc0180 .part L_000001d444cc23e0, 0, 1;
LS_000001d444cc1c60_0_0 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_4 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_8 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_12 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_16 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_20 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_24 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_0_28 .concat [ 1 1 1 1], L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0, L_000001d444b9cfd0;
LS_000001d444cc1c60_1_0 .concat [ 4 4 4 4], LS_000001d444cc1c60_0_0, LS_000001d444cc1c60_0_4, LS_000001d444cc1c60_0_8, LS_000001d444cc1c60_0_12;
LS_000001d444cc1c60_1_4 .concat [ 4 4 4 4], LS_000001d444cc1c60_0_16, LS_000001d444cc1c60_0_20, LS_000001d444cc1c60_0_24, LS_000001d444cc1c60_0_28;
L_000001d444cc1c60 .concat [ 16 16 0 0], LS_000001d444cc1c60_1_0, LS_000001d444cc1c60_1_4;
L_000001d444cc1da0 .part L_000001d444cc23e0, 2, 1;
L_000001d444cbffa0 .part L_000001d444cc23e0, 1, 1;
L_000001d444cc0720 .part L_000001d444cc23e0, 0, 1;
LS_000001d444cc1800_0_0 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_4 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_8 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_12 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_16 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_20 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_24 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_0_28 .concat [ 1 1 1 1], L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0, L_000001d444cc65e0;
LS_000001d444cc1800_1_0 .concat [ 4 4 4 4], LS_000001d444cc1800_0_0, LS_000001d444cc1800_0_4, LS_000001d444cc1800_0_8, LS_000001d444cc1800_0_12;
LS_000001d444cc1800_1_4 .concat [ 4 4 4 4], LS_000001d444cc1800_0_16, LS_000001d444cc1800_0_20, LS_000001d444cc1800_0_24, LS_000001d444cc1800_0_28;
L_000001d444cc1800 .concat [ 16 16 0 0], LS_000001d444cc1800_1_0, LS_000001d444cc1800_1_4;
L_000001d444cc2200 .part L_000001d444cc23e0, 2, 1;
L_000001d444cc11c0 .part L_000001d444cc23e0, 1, 1;
L_000001d444cc0680 .part L_000001d444cc23e0, 0, 1;
LS_000001d444cc0040_0_0 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_4 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_8 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_12 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_16 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_20 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_24 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_0_28 .concat [ 1 1 1 1], L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220, L_000001d444cc7220;
LS_000001d444cc0040_1_0 .concat [ 4 4 4 4], LS_000001d444cc0040_0_0, LS_000001d444cc0040_0_4, LS_000001d444cc0040_0_8, LS_000001d444cc0040_0_12;
LS_000001d444cc0040_1_4 .concat [ 4 4 4 4], LS_000001d444cc0040_0_16, LS_000001d444cc0040_0_20, LS_000001d444cc0040_0_24, LS_000001d444cc0040_0_28;
L_000001d444cc0040 .concat [ 16 16 0 0], LS_000001d444cc0040_1_0, LS_000001d444cc0040_1_4;
L_000001d444cc1260 .part L_000001d444cc23e0, 2, 1;
L_000001d444cc0f40 .part L_000001d444cc23e0, 1, 1;
L_000001d444cc2520 .part L_000001d444cc23e0, 0, 1;
LS_000001d444cc0360_0_0 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_4 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_8 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_12 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_16 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_20 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_24 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_0_28 .concat [ 1 1 1 1], L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90, L_000001d444cc6b90;
LS_000001d444cc0360_1_0 .concat [ 4 4 4 4], LS_000001d444cc0360_0_0, LS_000001d444cc0360_0_4, LS_000001d444cc0360_0_8, LS_000001d444cc0360_0_12;
LS_000001d444cc0360_1_4 .concat [ 4 4 4 4], LS_000001d444cc0360_0_16, LS_000001d444cc0360_0_20, LS_000001d444cc0360_0_24, LS_000001d444cc0360_0_28;
L_000001d444cc0360 .concat [ 16 16 0 0], LS_000001d444cc0360_1_0, LS_000001d444cc0360_1_4;
L_000001d444cc1f80 .part L_000001d444cc23e0, 2, 1;
L_000001d444cc1bc0 .part L_000001d444cc23e0, 1, 1;
L_000001d444cc1e40 .part L_000001d444cc23e0, 0, 1;
LS_000001d444cc1580_0_0 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_4 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_8 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_12 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_16 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_20 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_24 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_0_28 .concat [ 1 1 1 1], L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340, L_000001d444cc6340;
LS_000001d444cc1580_1_0 .concat [ 4 4 4 4], LS_000001d444cc1580_0_0, LS_000001d444cc1580_0_4, LS_000001d444cc1580_0_8, LS_000001d444cc1580_0_12;
LS_000001d444cc1580_1_4 .concat [ 4 4 4 4], LS_000001d444cc1580_0_16, LS_000001d444cc1580_0_20, LS_000001d444cc1580_0_24, LS_000001d444cc1580_0_28;
L_000001d444cc1580 .concat [ 16 16 0 0], LS_000001d444cc1580_1_0, LS_000001d444cc1580_1_4;
S_000001d444c90100 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d444cb1e10_0 .net "Write_Data", 31 0, v000001d444c83ce0_0;  alias, 1 drivers
v000001d444cb0c90_0 .net "addr", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444cb0790_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444cb26d0_0 .net "mem_out", 31 0, v000001d444cb1050_0;  alias, 1 drivers
v000001d444cb0fb0_0 .net "mem_read", 0 0, v000001d444c82660_0;  alias, 1 drivers
v000001d444cb12d0_0 .net "mem_write", 0 0, v000001d444c82020_0;  alias, 1 drivers
S_000001d444c90420 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d444c90100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d444cb03d0 .array "DataMem", 2047 0, 31 0;
v000001d444cb1a50_0 .net "Data_In", 31 0, v000001d444c83ce0_0;  alias, 1 drivers
v000001d444cb1050_0 .var "Data_Out", 31 0;
v000001d444cb1370_0 .net "Write_en", 0 0, v000001d444c82020_0;  alias, 1 drivers
v000001d444cb1190_0 .net "addr", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444cb08d0_0 .net "clk", 0 0, L_000001d444c00e30;  alias, 1 drivers
v000001d444cb1b90_0 .var/i "i", 31 0;
S_000001d444c90740 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d444cbd120 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d444cbd158 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d444cbd190 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d444cbd1c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d444cbd200 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d444cbd238 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d444cbd270 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d444cbd2a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d444cbd2e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d444cbd318 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d444cbd350 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d444cbd388 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d444cbd3c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d444cbd3f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d444cbd430 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d444cbd468 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d444cbd4a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d444cbd4d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d444cbd510 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d444cbd548 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d444cbd580 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d444cbd5b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d444cbd5f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d444cbd628 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d444cbd660 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d444cb0290_0 .net "MEM_ALU_OUT", 31 0, v000001d444c83920_0;  alias, 1 drivers
v000001d444cb2130_0 .net "MEM_Data_mem_out", 31 0, v000001d444cb1050_0;  alias, 1 drivers
v000001d444cb2770_0 .net "MEM_memread", 0 0, v000001d444c82660_0;  alias, 1 drivers
v000001d444cb0830_0 .net "MEM_opcode", 11 0, v000001d444c832e0_0;  alias, 1 drivers
v000001d444cb0970_0 .net "MEM_rd_ind", 4 0, v000001d444c83560_0;  alias, 1 drivers
v000001d444cb0dd0_0 .net "MEM_rd_indzero", 0 0, v000001d444c83c40_0;  alias, 1 drivers
v000001d444cb1c30_0 .net "MEM_regwrite", 0 0, v000001d444c840a0_0;  alias, 1 drivers
v000001d444cb0330_0 .var "WB_ALU_OUT", 31 0;
v000001d444cb1cd0_0 .var "WB_Data_mem_out", 31 0;
v000001d444cb1d70_0 .var "WB_memread", 0 0;
v000001d444cb1eb0_0 .var "WB_rd_ind", 4 0;
v000001d444cb1f50_0 .var "WB_rd_indzero", 0 0;
v000001d444cb21d0_0 .var "WB_regwrite", 0 0;
v000001d444cb2270_0 .net "clk", 0 0, L_000001d444cdbde0;  1 drivers
v000001d444cb2310_0 .var "hlt", 0 0;
v000001d444cb0470_0 .net "rst", 0 0, v000001d444cbf6e0_0;  alias, 1 drivers
E_000001d444c0aaf0 .event posedge, v000001d444c82ac0_0, v000001d444cb2270_0;
S_000001d444c908d0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001d444a396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d444cdc160 .functor AND 32, v000001d444cb1cd0_0, L_000001d444d32fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444cdc1d0 .functor NOT 1, v000001d444cb1d70_0, C4<0>, C4<0>, C4<0>;
L_000001d444cdc940 .functor AND 32, v000001d444cb0330_0, L_000001d444d33ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d444d48330 .functor OR 32, L_000001d444cdc160, L_000001d444cdc940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d444cb23b0_0 .net "Write_Data_RegFile", 31 0, L_000001d444d48330;  alias, 1 drivers
v000001d444cb0510_0 .net *"_ivl_0", 31 0, L_000001d444d32fb0;  1 drivers
v000001d444cb05b0_0 .net *"_ivl_2", 31 0, L_000001d444cdc160;  1 drivers
v000001d444cb0650_0 .net *"_ivl_4", 0 0, L_000001d444cdc1d0;  1 drivers
v000001d444cb06f0_0 .net *"_ivl_6", 31 0, L_000001d444d33ff0;  1 drivers
v000001d444cb2e50_0 .net *"_ivl_8", 31 0, L_000001d444cdc940;  1 drivers
v000001d444cb29f0_0 .net "alu_out", 31 0, v000001d444cb0330_0;  alias, 1 drivers
v000001d444cb2a90_0 .net "mem_out", 31 0, v000001d444cb1cd0_0;  alias, 1 drivers
v000001d444cb2b30_0 .net "mem_read", 0 0, v000001d444cb1d70_0;  alias, 1 drivers
LS_000001d444d32fb0_0_0 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_4 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_8 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_12 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_16 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_20 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_24 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_0_28 .concat [ 1 1 1 1], v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0, v000001d444cb1d70_0;
LS_000001d444d32fb0_1_0 .concat [ 4 4 4 4], LS_000001d444d32fb0_0_0, LS_000001d444d32fb0_0_4, LS_000001d444d32fb0_0_8, LS_000001d444d32fb0_0_12;
LS_000001d444d32fb0_1_4 .concat [ 4 4 4 4], LS_000001d444d32fb0_0_16, LS_000001d444d32fb0_0_20, LS_000001d444d32fb0_0_24, LS_000001d444d32fb0_0_28;
L_000001d444d32fb0 .concat [ 16 16 0 0], LS_000001d444d32fb0_1_0, LS_000001d444d32fb0_1_4;
LS_000001d444d33ff0_0_0 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_4 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_8 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_12 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_16 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_20 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_24 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_0_28 .concat [ 1 1 1 1], L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0, L_000001d444cdc1d0;
LS_000001d444d33ff0_1_0 .concat [ 4 4 4 4], LS_000001d444d33ff0_0_0, LS_000001d444d33ff0_0_4, LS_000001d444d33ff0_0_8, LS_000001d444d33ff0_0_12;
LS_000001d444d33ff0_1_4 .concat [ 4 4 4 4], LS_000001d444d33ff0_0_16, LS_000001d444d33ff0_0_20, LS_000001d444d33ff0_0_24, LS_000001d444d33ff0_0_28;
L_000001d444d33ff0 .concat [ 16 16 0 0], LS_000001d444d33ff0_1_0, LS_000001d444d33ff0_1_4;
    .scope S_000001d444c90290;
T_0 ;
    %wait E_000001d444c0ad70;
    %load/vec4 v000001d444cafd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d444caead0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d444cafed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d444cae350_0;
    %assign/vec4 v000001d444caead0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d444c91d20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d444cb00b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d444cb00b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d444cb00b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %load/vec4 v000001d444cb00b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d444cb00b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cae7b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d444c91550;
T_2 ;
    %wait E_000001d444c0aab0;
    %load/vec4 v000001d444cae850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d444ca0350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444ca02b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444caf570_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444cadb30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444cae030_0, 0;
    %assign/vec4 v000001d444cadf90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d444caeb70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d444cadbd0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d444ca0350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444ca02b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444caf570_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444cadb30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444cae030_0, 0;
    %assign/vec4 v000001d444cadf90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d444caeb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d444cae8f0_0;
    %assign/vec4 v000001d444ca02b0_0, 0;
    %load/vec4 v000001d444caefd0_0;
    %assign/vec4 v000001d444ca0350_0, 0;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d444cadb30_0, 0;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d444cadf90_0, 4, 5;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d444cadf90_0, 4, 5;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d444cae030_0, 0;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d444caf570_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d444caf570_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d444cae8f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d444caf570_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d444c91a00;
T_3 ;
    %wait E_000001d444c0ad70;
    %load/vec4 v000001d444c9f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d444c9e2d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d444c9e2d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d444c9e2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444c9ee10, 0, 4;
    %load/vec4 v000001d444c9e2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d444c9e2d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d444c9f9f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d444c9db50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d444c9e7d0_0;
    %load/vec4 v000001d444c9f9f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444c9ee10, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444c9ee10, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d444c91a00;
T_4 ;
    %wait E_000001d444c0b7f0;
    %load/vec4 v000001d444c9f9f0_0;
    %load/vec4 v000001d444c9fef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d444c9f9f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d444c9db50_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d444c9e7d0_0;
    %assign/vec4 v000001d444c9eaf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d444c9fef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d444c9ee10, 4;
    %assign/vec4 v000001d444c9eaf0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d444c91a00;
T_5 ;
    %wait E_000001d444c0b7f0;
    %load/vec4 v000001d444c9f9f0_0;
    %load/vec4 v000001d444c9fa90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d444c9f9f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d444c9db50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d444c9e7d0_0;
    %assign/vec4 v000001d444c9fe50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d444c9fa90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d444c9ee10, 4;
    %assign/vec4 v000001d444c9fe50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d444c91a00;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d444c90d80;
    %jmp t_0;
    .scope S_000001d444c90d80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d444c9ed70_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d444c9ed70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d444c9ed70_0;
    %ix/getv/s 4, v000001d444c9ed70_0;
    %load/vec4a v000001d444c9ee10, 4;
    %ix/getv/s 4, v000001d444c9ed70_0;
    %load/vec4a v000001d444c9ee10, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d444c9ed70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d444c9ed70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d444c91a00;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d444c905b0;
T_7 ;
    %wait E_000001d444c0b730;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d444c9bfd0_0, 0, 32;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d444c9c070_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d444c9bfd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d444c9c070_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d444c9bfd0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c9b710_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001d444c9c070_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d444c9c070_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d444c9bfd0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d444c90bf0;
T_8 ;
    %wait E_000001d444c0ad70;
    %load/vec4 v000001d444c99eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d444c99ff0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d444c99ff0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d444c990f0_0;
    %load/vec4 v000001d444c9a270_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d444c990f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d444c90bf0;
T_9 ;
    %wait E_000001d444c0ad70;
    %load/vec4 v000001d444c99eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9aa90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d444c99050_0;
    %assign/vec4 v000001d444c9aa90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d444c916e0;
T_10 ;
    %wait E_000001d444c0adb0;
    %load/vec4 v000001d444c9ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9c930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9cb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9ab30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9abd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d444c9a770_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d444c98bf0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d444c98c90_0;
    %load/vec4 v000001d444c9a810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d444c98fb0_0;
    %load/vec4 v000001d444c9a810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d444c9a950_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d444c98ab0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d444c98c90_0;
    %load/vec4 v000001d444c9b210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d444c98fb0_0;
    %load/vec4 v000001d444c9b210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9c930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9cb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9abd0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d444c9ac70_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9c930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9abd0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9c930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d444c9c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c9abd0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d444c90a60;
T_11 ;
    %wait E_000001d444c0b5b0;
    %load/vec4 v000001d444c92d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d444c92fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c927b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c925d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c931b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c92f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93930_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c943d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c945b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c92210_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c92350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c94510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c939d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c93070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c92170_0, 0;
    %assign/vec4 v000001d444c93890_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d444c93e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d444c93ed0_0;
    %assign/vec4 v000001d444c93890_0, 0;
    %load/vec4 v000001d444c946f0_0;
    %assign/vec4 v000001d444c92170_0, 0;
    %load/vec4 v000001d444c941f0_0;
    %assign/vec4 v000001d444c93070_0, 0;
    %load/vec4 v000001d444c94650_0;
    %assign/vec4 v000001d444c939d0_0, 0;
    %load/vec4 v000001d444c92990_0;
    %assign/vec4 v000001d444c94510_0, 0;
    %load/vec4 v000001d444c92b70_0;
    %assign/vec4 v000001d444c92350_0, 0;
    %load/vec4 v000001d444c94150_0;
    %assign/vec4 v000001d444c92210_0, 0;
    %load/vec4 v000001d444c940b0_0;
    %assign/vec4 v000001d444c93a70_0, 0;
    %load/vec4 v000001d444c93cf0_0;
    %assign/vec4 v000001d444c945b0_0, 0;
    %load/vec4 v000001d444c92850_0;
    %assign/vec4 v000001d444c93430_0, 0;
    %load/vec4 v000001d444c92490_0;
    %assign/vec4 v000001d444c943d0_0, 0;
    %load/vec4 v000001d444c93f70_0;
    %assign/vec4 v000001d444c93930_0, 0;
    %load/vec4 v000001d444c92530_0;
    %assign/vec4 v000001d444c92f30_0, 0;
    %load/vec4 v000001d444c93bb0_0;
    %assign/vec4 v000001d444c931b0_0, 0;
    %load/vec4 v000001d444c92cb0_0;
    %assign/vec4 v000001d444c93250_0, 0;
    %load/vec4 v000001d444c92030_0;
    %assign/vec4 v000001d444c925d0_0, 0;
    %load/vec4 v000001d444c93c50_0;
    %assign/vec4 v000001d444c93390_0, 0;
    %load/vec4 v000001d444c91f90_0;
    %assign/vec4 v000001d444c927b0_0, 0;
    %load/vec4 v000001d444c94010_0;
    %assign/vec4 v000001d444c92fd0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d444c92fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c927b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c925d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c931b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c92f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93930_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c943d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c945b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c93a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c92210_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c92350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c94510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c939d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c93070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c92170_0, 0;
    %assign/vec4 v000001d444c93890_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d444c910a0;
T_12 ;
    %wait E_000001d444c0b7b0;
    %load/vec4 v000001d444c98d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d444c95870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c95e10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c94fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c952d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c957d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c948d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c94b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c95c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c95d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c95910_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c94ab0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c94a10_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d444c94970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c959b0_0, 0;
    %assign/vec4 v000001d444c94f10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d444c9a450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d444c920d0_0;
    %assign/vec4 v000001d444c94f10_0, 0;
    %load/vec4 v000001d444c928f0_0;
    %assign/vec4 v000001d444c959b0_0, 0;
    %load/vec4 v000001d444c955f0_0;
    %assign/vec4 v000001d444c94970_0, 0;
    %load/vec4 v000001d444c95370_0;
    %assign/vec4 v000001d444c94a10_0, 0;
    %load/vec4 v000001d444c94e70_0;
    %assign/vec4 v000001d444c94ab0_0, 0;
    %load/vec4 v000001d444c95230_0;
    %assign/vec4 v000001d444c95910_0, 0;
    %load/vec4 v000001d444c92a30_0;
    %assign/vec4 v000001d444c95d70_0, 0;
    %load/vec4 v000001d444c95a50_0;
    %assign/vec4 v000001d444c95c30_0, 0;
    %load/vec4 v000001d444c94bf0_0;
    %assign/vec4 v000001d444c94b50_0, 0;
    %load/vec4 v000001d444c95190_0;
    %assign/vec4 v000001d444c95b90_0, 0;
    %load/vec4 v000001d444c94d30_0;
    %assign/vec4 v000001d444c948d0_0, 0;
    %load/vec4 v000001d444c95690_0;
    %assign/vec4 v000001d444c95730_0, 0;
    %load/vec4 v000001d444c94830_0;
    %assign/vec4 v000001d444c957d0_0, 0;
    %load/vec4 v000001d444c95cd0_0;
    %assign/vec4 v000001d444c95550_0, 0;
    %load/vec4 v000001d444c954b0_0;
    %assign/vec4 v000001d444c95050_0, 0;
    %load/vec4 v000001d444c94790_0;
    %assign/vec4 v000001d444c95af0_0, 0;
    %load/vec4 v000001d444c950f0_0;
    %assign/vec4 v000001d444c952d0_0, 0;
    %load/vec4 v000001d444c94c90_0;
    %assign/vec4 v000001d444c95410_0, 0;
    %load/vec4 v000001d444c93110_0;
    %assign/vec4 v000001d444c94fb0_0, 0;
    %load/vec4 v000001d444c92df0_0;
    %assign/vec4 v000001d444c95e10_0, 0;
    %load/vec4 v000001d444c94dd0_0;
    %assign/vec4 v000001d444c95870_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d444c95870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c95e10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c94fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c952d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c957d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c948d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c95b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c94b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c95c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c95d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c95910_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c94ab0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c94a10_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d444c94970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c959b0_0, 0;
    %assign/vec4 v000001d444c94f10_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d444a631c0;
T_13 ;
    %wait E_000001d444c0aa70;
    %load/vec4 v000001d444c86170_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d444c860d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d444a19cb0;
T_14 ;
    %wait E_000001d444c0af70;
    %load/vec4 v000001d444c865d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d444c885b0_0;
    %pad/u 33;
    %load/vec4 v000001d444c88650_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d444c86030_0, 0;
    %assign/vec4 v000001d444c886f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d444c885b0_0;
    %pad/u 33;
    %load/vec4 v000001d444c88650_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d444c86030_0, 0;
    %assign/vec4 v000001d444c886f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d444c885b0_0;
    %pad/u 33;
    %load/vec4 v000001d444c88650_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d444c86030_0, 0;
    %assign/vec4 v000001d444c886f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d444c885b0_0;
    %pad/u 33;
    %load/vec4 v000001d444c88650_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d444c86030_0, 0;
    %assign/vec4 v000001d444c886f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d444c885b0_0;
    %pad/u 33;
    %load/vec4 v000001d444c88650_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d444c86030_0, 0;
    %assign/vec4 v000001d444c886f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d444c885b0_0;
    %pad/u 33;
    %load/vec4 v000001d444c88650_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d444c86030_0, 0;
    %assign/vec4 v000001d444c886f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d444c88650_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d444c886f0_0;
    %load/vec4 v000001d444c88650_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d444c885b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d444c88650_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d444c88650_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d444c886f0_0, 0;
    %load/vec4 v000001d444c885b0_0;
    %ix/getv 4, v000001d444c88650_0;
    %shiftl 4;
    %assign/vec4 v000001d444c86030_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d444c88650_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d444c886f0_0;
    %load/vec4 v000001d444c88650_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d444c885b0_0;
    %load/vec4 v000001d444c88650_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d444c88650_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d444c886f0_0, 0;
    %load/vec4 v000001d444c885b0_0;
    %ix/getv 4, v000001d444c88650_0;
    %shiftr 4;
    %assign/vec4 v000001d444c86030_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c886f0_0, 0;
    %load/vec4 v000001d444c885b0_0;
    %load/vec4 v000001d444c88650_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d444c86030_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d444c886f0_0, 0;
    %load/vec4 v000001d444c88650_0;
    %load/vec4 v000001d444c885b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d444c86030_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d4449f61d0;
T_15 ;
    %wait E_000001d444c0acb0;
    %load/vec4 v000001d444c82ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d444c83c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c840a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c82020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444c82660_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d444c832e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444c83560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444c83ce0_0, 0;
    %assign/vec4 v000001d444c83920_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d444ba50e0_0;
    %assign/vec4 v000001d444c83920_0, 0;
    %load/vec4 v000001d444c82b60_0;
    %assign/vec4 v000001d444c83ce0_0, 0;
    %load/vec4 v000001d444c841e0_0;
    %assign/vec4 v000001d444c83560_0, 0;
    %load/vec4 v000001d444b8d940_0;
    %assign/vec4 v000001d444c832e0_0, 0;
    %load/vec4 v000001d444ba46e0_0;
    %assign/vec4 v000001d444c82660_0, 0;
    %load/vec4 v000001d444b8ede0_0;
    %assign/vec4 v000001d444c82020_0, 0;
    %load/vec4 v000001d444c831a0_0;
    %assign/vec4 v000001d444c840a0_0, 0;
    %load/vec4 v000001d444c83b00_0;
    %assign/vec4 v000001d444c83c40_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d444c90420;
T_16 ;
    %wait E_000001d444c0b7f0;
    %load/vec4 v000001d444cb1370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d444cb1a50_0;
    %load/vec4 v000001d444cb1190_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d444c90420;
T_17 ;
    %wait E_000001d444c0b7f0;
    %load/vec4 v000001d444cb1190_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001d444cb03d0, 4;
    %assign/vec4 v000001d444cb1050_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d444c90420;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d444cb1b90_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d444cb1b90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d444cb1b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %load/vec4 v000001d444cb1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d444cb1b90_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d444cb03d0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001d444c90420;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d444cb1b90_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d444cb1b90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d444cb1b90_0;
    %load/vec4a v000001d444cb03d0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d444cb1b90_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d444cb1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d444cb1b90_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d444c90740;
T_20 ;
    %wait E_000001d444c0aaf0;
    %load/vec4 v000001d444cb0470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d444cb1f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444cb2310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444cb21d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d444cb1d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d444cb1eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d444cb1cd0_0, 0;
    %assign/vec4 v000001d444cb0330_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d444cb0290_0;
    %assign/vec4 v000001d444cb0330_0, 0;
    %load/vec4 v000001d444cb2130_0;
    %assign/vec4 v000001d444cb1cd0_0, 0;
    %load/vec4 v000001d444cb2770_0;
    %assign/vec4 v000001d444cb1d70_0, 0;
    %load/vec4 v000001d444cb0970_0;
    %assign/vec4 v000001d444cb1eb0_0, 0;
    %load/vec4 v000001d444cb1c30_0;
    %assign/vec4 v000001d444cb21d0_0, 0;
    %load/vec4 v000001d444cb0dd0_0;
    %assign/vec4 v000001d444cb1f50_0, 0;
    %load/vec4 v000001d444cb0830_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d444cb2310_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d444a396f0;
T_21 ;
    %wait E_000001d444c0af30;
    %load/vec4 v000001d444cbe100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d444cbf320_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d444cbf320_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d444cbf320_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d444a29fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d444cbf460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d444cbf6e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d444a29fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d444cbf460_0;
    %inv;
    %assign/vec4 v000001d444cbf460_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d444a29fd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d444cbf6e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d444cbf6e0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d444cbda20_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
