// Seed: 3859433158
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input tri id_2,
    input supply1 void id_3
);
  wire id_5;
  assign module_1.id_2 = 0;
  logic id_6, id_7;
  logic id_8, id_9;
endmodule
module module_1 #(
    parameter id_0  = 32'd68,
    parameter id_10 = 32'd90
) (
    input tri0 _id_0
    , id_13,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output wire id_4[id_0 : id_10],
    output logic id_5,
    input wand id_6,
    input wor id_7#(.id_14(1)),
    output tri0 id_8,
    input tri0 id_9,
    input tri0 _id_10,
    input wand id_11
);
  always id_5 <= -1;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_9,
      id_11
  );
endmodule
