set ::env(PROJECT_NAME) LU8PEEng
set ::env(DESIGN_TOP) LU8PEEng
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/LU8PEEng/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/LU8PEEng/rtl/LU8PEEng.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
