var 25_a_225_a___v2_2_device_2_d_s_p2833x___e_qep_8h =
[
    [ "QDECCTL_BITS", "struct_q_d_e_c_c_t_l___b_i_t_s.html", "struct_q_d_e_c_c_t_l___b_i_t_s" ],
    [ "QDECCTL_REG", "union_q_d_e_c_c_t_l___r_e_g.html", "union_q_d_e_c_c_t_l___r_e_g" ],
    [ "QEPCTL_BITS", "struct_q_e_p_c_t_l___b_i_t_s.html", "struct_q_e_p_c_t_l___b_i_t_s" ],
    [ "QEPCTL_REG", "union_q_e_p_c_t_l___r_e_g.html", "union_q_e_p_c_t_l___r_e_g" ],
    [ "QCAPCTL_BITS", "struct_q_c_a_p_c_t_l___b_i_t_s.html", "struct_q_c_a_p_c_t_l___b_i_t_s" ],
    [ "QCAPCTL_REG", "union_q_c_a_p_c_t_l___r_e_g.html", "union_q_c_a_p_c_t_l___r_e_g" ],
    [ "QPOSCTL_BITS", "struct_q_p_o_s_c_t_l___b_i_t_s.html", "struct_q_p_o_s_c_t_l___b_i_t_s" ],
    [ "QPOSCTL_REG", "union_q_p_o_s_c_t_l___r_e_g.html", "union_q_p_o_s_c_t_l___r_e_g" ],
    [ "QEINT_BITS", "struct_q_e_i_n_t___b_i_t_s.html", "struct_q_e_i_n_t___b_i_t_s" ],
    [ "QEINT_REG", "union_q_e_i_n_t___r_e_g.html", "union_q_e_i_n_t___r_e_g" ],
    [ "QFLG_BITS", "struct_q_f_l_g___b_i_t_s.html", "struct_q_f_l_g___b_i_t_s" ],
    [ "QFLG_REG", "union_q_f_l_g___r_e_g.html", "union_q_f_l_g___r_e_g" ],
    [ "QFRC_BITS", "struct_q_f_r_c___b_i_t_s.html", "struct_q_f_r_c___b_i_t_s" ],
    [ "QFRC_REG", "union_q_f_r_c___r_e_g.html", "union_q_f_r_c___r_e_g" ],
    [ "QEPSTS_BITS", "struct_q_e_p_s_t_s___b_i_t_s.html", "struct_q_e_p_s_t_s___b_i_t_s" ],
    [ "QEPSTS_REG", "union_q_e_p_s_t_s___r_e_g.html", "union_q_e_p_s_t_s___r_e_g" ],
    [ "EQEP_REGS", "struct_e_q_e_p___r_e_g_s.html", "struct_e_q_e_p___r_e_g_s" ],
    [ "EQep1Regs", "25_a_225_a___v2_2_device_2_d_s_p2833x___e_qep_8h.html#a7ec8fd31ab66dfec1b7252e674fcab34", null ],
    [ "EQep2Regs", "25_a_225_a___v2_2_device_2_d_s_p2833x___e_qep_8h.html#a03e12389e477335a5d08cf7cfa20c0c3", null ]
];