// Seed: 3147576041
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    output wand id_8,
    output supply1 id_9,
    input tri id_10,
    input wand id_11,
    output wor id_12,
    output wor id_13,
    output wand id_14,
    input tri0 id_15
);
  logic [(  1  &  -1  ) : 1] id_17;
  assign module_1.id_8 = 0;
  wire id_18;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    input wire id_7,
    output wor id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_5,
      id_8,
      id_9,
      id_7,
      id_10,
      id_10,
      id_8,
      id_5,
      id_0,
      id_4,
      id_8,
      id_8,
      id_7
  );
endmodule
