{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573157142275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573157142275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 17:05:41 2019 " "Processing started: Thu Nov  7 17:05:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573157142275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1573157142275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA --analyze_file=\"/home/gabriel/Documents/Projeto Collenda/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA --analyze_file=\"/home/gabriel/Documents/Projeto Collenda/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1573157142276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1573157142506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1573157142506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(53) " "Verilog HDL warning at decoderInstruction.v(53): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/Projeto Collenda/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1573157163079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(54) " "Verilog HDL warning at decoderInstruction.v(54): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/Projeto Collenda/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1573157163079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(55) " "Verilog HDL warning at decoderInstruction.v(55): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/Projeto Collenda/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1573157163079 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" decoderInstruction.v(57) " "Verilog HDL syntax error at decoderInstruction.v(57) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/Projeto Collenda/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1573157163079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 1  1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1195 " "Peak virtual memory: 1195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573157163084 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 17:06:03 2019 " "Processing ended: Thu Nov  7 17:06:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573157163084 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573157163084 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573157163084 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1573157163084 ""}
