
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a714  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800a8c8  0800a8c8  0001a8c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad34  0800ad34  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad34  0800ad34  0001ad34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad3c  0800ad3c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad3c  0800ad3c  0001ad3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad40  0800ad40  0001ad40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800ad44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000043e4  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200045c8  200045c8  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015f43  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000033a7  00000000  00000000  0003619a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001388  00000000  00000000  00039548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f38  00000000  00000000  0003a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000273df  00000000  00000000  0003b808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001711e  00000000  00000000  00062be7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ef00c  00000000  00000000  00079d05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006144  00000000  00000000  00168d14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0016ee58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a8ac 	.word	0x0800a8ac

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800a8ac 	.word	0x0800a8ac

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <PID_Calc>:
uint32_t timerPID_pres = 0;
float last_error_pres = 0;
float integrated_error_pres = 0;
//extern UART_HandleTypeDef huart6;

int16_t PID_Calc(PidParameter PID, float current, float setPoint) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08e      	sub	sp, #56	; 0x38
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	eef0 6a40 	vmov.f32	s13, s0
 8000fae:	eeb0 7a60 	vmov.f32	s14, s1
 8000fb2:	eef0 7a41 	vmov.f32	s15, s2
 8000fb6:	edc7 1a02 	vstr	s3, [r7, #8]
 8000fba:	ed87 2a01 	vstr	s4, [r7, #4]
 8000fbe:	edc7 6a03 	vstr	s13, [r7, #12]
 8000fc2:	ed87 7a04 	vstr	s14, [r7, #16]
 8000fc6:	edc7 7a05 	vstr	s15, [r7, #20]
	int16_t pidOut = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	86fb      	strh	r3, [r7, #54]	; 0x36
	float pTerm = 0, iTerm = 0, dTerm = 0, dt = 10;
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd4:	f04f 0300 	mov.w	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8000fda:	f04f 0300 	mov.w	r3, #0
 8000fde:	633b      	str	r3, [r7, #48]	; 0x30
 8000fe0:	4b44      	ldr	r3, [pc, #272]	; (80010f4 <PID_Calc+0x150>)
 8000fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t now = HAL_GetTick();
 8000fe4:	f001 fbf2 	bl	80027cc <HAL_GetTick>
 8000fe8:	6238      	str	r0, [r7, #32]
	if (now > timerPID_pres)
 8000fea:	4b43      	ldr	r3, [pc, #268]	; (80010f8 <PID_Calc+0x154>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a3a      	ldr	r2, [r7, #32]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d90b      	bls.n	800100c <PID_Calc+0x68>
		dt = (float) (HAL_GetTick() - timerPID_pres);
 8000ff4:	f001 fbea 	bl	80027cc <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	4b3f      	ldr	r3, [pc, #252]	; (80010f8 <PID_Calc+0x154>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001008:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	timerPID_pres = HAL_GetTick();
 800100c:	f001 fbde 	bl	80027cc <HAL_GetTick>
 8001010:	4603      	mov	r3, r0
 8001012:	4a39      	ldr	r2, [pc, #228]	; (80010f8 <PID_Calc+0x154>)
 8001014:	6013      	str	r3, [r2, #0]
	float error = setPoint - current;
 8001016:	ed97 7a01 	vldr	s14, [r7, #4]
 800101a:	edd7 7a02 	vldr	s15, [r7, #8]
 800101e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001022:	edc7 7a07 	vstr	s15, [r7, #28]

	pTerm = PID.Kp * error;
 8001026:	edd7 7a03 	vldr	s15, [r7, #12]
 800102a:	ed97 7a07 	vldr	s14, [r7, #28]
 800102e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001032:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	integrated_error_pres += error * dt;
 8001036:	ed97 7a07 	vldr	s14, [r7, #28]
 800103a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800103e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001042:	4b2e      	ldr	r3, [pc, #184]	; (80010fc <PID_Calc+0x158>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800104c:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <PID_Calc+0x158>)
 800104e:	edc3 7a00 	vstr	s15, [r3]
	iTerm = PID.Ki * integrated_error_pres / 1000.0;
 8001052:	ed97 7a04 	vldr	s14, [r7, #16]
 8001056:	4b29      	ldr	r3, [pc, #164]	; (80010fc <PID_Calc+0x158>)
 8001058:	edd3 7a00 	vldr	s15, [r3]
 800105c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001060:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001100 <PID_Calc+0x15c>
 8001064:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001068:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
//	if(iTerm>PWM_MAX/2) iTerm=PWM_MAX/2;
//	else if(iTerm<-PWM_MAX/2) iTerm=-PWM_MAX/2;

	if (dt != 0) {
 800106c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001070:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001078:	d014      	beq.n	80010a4 <PID_Calc+0x100>
		dTerm = 1000 * PID.Kd * (error - last_error_pres) / dt;
 800107a:	edd7 7a05 	vldr	s15, [r7, #20]
 800107e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001100 <PID_Calc+0x15c>
 8001082:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001086:	4b1f      	ldr	r3, [pc, #124]	; (8001104 <PID_Calc+0x160>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001090:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001094:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001098:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800109c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	}

	pidOut = (int16_t) (pTerm + iTerm + dTerm);
 80010a4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80010a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010b0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010bc:	ee17 3a90 	vmov	r3, s15
 80010c0:	86fb      	strh	r3, [r7, #54]	; 0x36

	last_error_pres = error;
 80010c2:	4a10      	ldr	r2, [pc, #64]	; (8001104 <PID_Calc+0x160>)
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	6013      	str	r3, [r2, #0]

	if (pidOut > PWM_MAX)
 80010c8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80010cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010d0:	db03      	blt.n	80010da <PID_Calc+0x136>
		pidOut = PWM_MAX;
 80010d2:	f240 33e7 	movw	r3, #999	; 0x3e7
 80010d6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80010d8:	e005      	b.n	80010e6 <PID_Calc+0x142>
	else if (pidOut < PWM_MIN)
 80010da:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da01      	bge.n	80010e6 <PID_Calc+0x142>
		pidOut = PWM_MIN;
 80010e2:	2300      	movs	r3, #0
 80010e4:	86fb      	strh	r3, [r7, #54]	; 0x36
	return pidOut;
 80010e6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3738      	adds	r7, #56	; 0x38
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	41200000 	.word	0x41200000
 80010f8:	20000200 	.word	0x20000200
 80010fc:	20000208 	.word	0x20000208
 8001100:	447a0000 	.word	0x447a0000
 8001104:	20000204 	.word	0x20000204

08001108 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4a07      	ldr	r2, [pc, #28]	; (8001134 <vApplicationGetIdleTaskMemory+0x2c>)
 8001118:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	4a06      	ldr	r2, [pc, #24]	; (8001138 <vApplicationGetIdleTaskMemory+0x30>)
 800111e:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2280      	movs	r2, #128	; 0x80
 8001124:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8001126:	bf00      	nop
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	2000020c 	.word	0x2000020c
 8001138:	200002ac 	.word	0x200002ac

0800113c <HAL_GPIO_EXTI_Callback>:
//		sum += adc_buffer;
//		count++;
//	}
////	flag_adc = 1;
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Thermostat_Pin) {
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800114c:	d112      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, 0);
		if (State_Machine == WORKING)
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b04      	cmp	r3, #4
 8001154:	d103      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x22>
			State_Machine = HEATER_BLOWING;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001158:	2205      	movs	r2, #5
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e00a      	b.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
		else if (State_Machine == FAN_IDLE || State_Machine == FAN_ON)
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d003      	beq.n	800116e <HAL_GPIO_EXTI_Callback+0x32>
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d102      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
			State_Machine = BLOCK;
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001170:	2203      	movs	r2, #3
 8001172:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == Relay_Pin) {
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800117a:	d102      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x46>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 0);
		State_Machine = BLOCK;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 800117e:	2203      	movs	r2, #3
 8001180:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == FC_Failure_Pin) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	2b10      	cmp	r3, #16
 8001186:	d102      	bne.n	800118e <HAL_GPIO_EXTI_Callback+0x52>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
		State_Machine = BLOCK;
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 800118a:	2203      	movs	r2, #3
 800118c:	701a      	strb	r2, [r3, #0]
	}
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	2000071c 	.word	0x2000071c

080011a0 <calculate_crc8>:
//		HAL_UART_Receive_IT(&huart6, rx_buffer, 7);
////		HAL_UART_Transmit(&huart6, rx_buffer, 7, HAL_MAX_DELAY);
//	}
//}

uint8_t calculate_crc8(uint8_t *pcBlock, uint8_t len) {
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0xFF;
 80011ac:	23ff      	movs	r3, #255	; 0xff
 80011ae:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	while (len--) {
 80011b0:	e01f      	b.n	80011f2 <calculate_crc8+0x52>
		crc ^= *pcBlock++;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	781a      	ldrb	r2, [r3, #0]
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	4053      	eors	r3, r2
 80011be:	73fb      	strb	r3, [r7, #15]

		for (i = 0; i < 8; i++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	73bb      	strb	r3, [r7, #14]
 80011c4:	e012      	b.n	80011ec <calculate_crc8+0x4c>
			crc = crc & 0x80 ? (crc << 1) ^ CRC8_POLYNOMIAL : crc << 1;
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da07      	bge.n	80011de <calculate_crc8+0x3e>
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	b25b      	sxtb	r3, r3
 80011d4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	e002      	b.n	80011e4 <calculate_crc8+0x44>
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < 8; i++)
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	3301      	adds	r3, #1
 80011ea:	73bb      	strb	r3, [r7, #14]
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	2b07      	cmp	r3, #7
 80011f0:	d9e9      	bls.n	80011c6 <calculate_crc8+0x26>
	while (len--) {
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	1e5a      	subs	r2, r3, #1
 80011f6:	70fa      	strb	r2, [r7, #3]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1da      	bne.n	80011b2 <calculate_crc8+0x12>
	}

	return crc;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a15      	ldr	r2, [pc, #84]	; (8001274 <HAL_UARTEx_RxEventCallback+0x68>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d123      	bne.n	800126a <HAL_UARTEx_RxEventCallback+0x5e>
		memcpy((uint8_t*) rx_buffer, RxBufDMA, Size);
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	461a      	mov	r2, r3
 8001226:	4914      	ldr	r1, [pc, #80]	; (8001278 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001228:	4814      	ldr	r0, [pc, #80]	; (800127c <HAL_UARTEx_RxEventCallback+0x70>)
 800122a:	f007 fc6d 	bl	8008b08 <memcpy>
		memset((uint8_t*) rx_buffer + Size, 0, RxBuf_SIZE - Size);
 800122e:	887b      	ldrh	r3, [r7, #2]
 8001230:	4a12      	ldr	r2, [pc, #72]	; (800127c <HAL_UARTEx_RxEventCallback+0x70>)
 8001232:	1898      	adds	r0, r3, r2
 8001234:	887b      	ldrh	r3, [r7, #2]
 8001236:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800123a:	461a      	mov	r2, r3
 800123c:	2100      	movs	r1, #0
 800123e:	f007 fb8e 	bl	800895e <memset>
		rx_length = Size;
 8001242:	887b      	ldrh	r3, [r7, #2]
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <HAL_UARTEx_RxEventCallback+0x74>)
 8001248:	701a      	strb	r2, [r3, #0]
		flag_receive = 1;
 800124a:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <HAL_UARTEx_RxEventCallback+0x78>)
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]

		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, (uint8_t*) RxBufDMA, RxBuf_SIZE);
 8001250:	2240      	movs	r2, #64	; 0x40
 8001252:	4909      	ldr	r1, [pc, #36]	; (8001278 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001254:	480c      	ldr	r0, [pc, #48]	; (8001288 <HAL_UARTEx_RxEventCallback+0x7c>)
 8001256:	f004 fa3e 	bl	80056d6 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <HAL_UARTEx_RxEventCallback+0x80>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b0a      	ldr	r3, [pc, #40]	; (800128c <HAL_UARTEx_RxEventCallback+0x80>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f022 0208 	bic.w	r2, r2, #8
 8001268:	601a      	str	r2, [r3, #0]

	}

}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40011400 	.word	0x40011400
 8001278:	200006d4 	.word	0x200006d4
 800127c:	20000650 	.word	0x20000650
 8001280:	200006d0 	.word	0x200006d0
 8001284:	200005f4 	.word	0x200005f4
 8001288:	2000053c 	.word	0x2000053c
 800128c:	20000580 	.word	0x20000580

08001290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001290:	b5b0      	push	{r4, r5, r7, lr}
 8001292:	b0a4      	sub	sp, #144	; 0x90
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001296:	f001 fa33 	bl	8002700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129a:	f000 f89b 	bl	80013d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129e:	f000 fa51 	bl	8001744 <MX_GPIO_Init>
  MX_DMA_Init();
 80012a2:	f000 fa2f 	bl	8001704 <MX_DMA_Init>
  MX_ADC1_Init();
 80012a6:	f000 f905 	bl	80014b4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012aa:	f000 f955 	bl	8001558 <MX_TIM1_Init>
  MX_USART6_UART_Init();
 80012ae:	f000 f9ff 	bl	80016b0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
//	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
//	HAL_UART_Receive_IT(&huart6, rx_buffer, 7);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBufDMA, RxBuf_SIZE);
 80012b2:	2240      	movs	r2, #64	; 0x40
 80012b4:	4939      	ldr	r1, [pc, #228]	; (800139c <main+0x10c>)
 80012b6:	483a      	ldr	r0, [pc, #232]	; (80013a0 <main+0x110>)
 80012b8:	f004 fa0d 	bl	80056d6 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 80012bc:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <main+0x114>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4b38      	ldr	r3, [pc, #224]	; (80013a4 <main+0x114>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f022 0208 	bic.w	r2, r2, #8
 80012ca:	601a      	str	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012cc:	2108      	movs	r1, #8
 80012ce:	4836      	ldr	r0, [pc, #216]	; (80013a8 <main+0x118>)
 80012d0:	f003 faf2 	bl	80048b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80012d4:	210c      	movs	r1, #12
 80012d6:	4834      	ldr	r0, [pc, #208]	; (80013a8 <main+0x118>)
 80012d8:	f003 faee 	bl	80048b8 <HAL_TIM_PWM_Start>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of TaskReceiveData */
  osThreadDef(TaskReceiveData, StartTaskReceiveData, osPriorityNormal, 0, 128);
 80012dc:	4b33      	ldr	r3, [pc, #204]	; (80013ac <main+0x11c>)
 80012de:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80012e2:	461d      	mov	r5, r3
 80012e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskReceiveDataHandle = osThreadCreate(osThread(TaskReceiveData), NULL);
 80012f0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f005 fb61 	bl	80069be <osThreadCreate>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4a2c      	ldr	r2, [pc, #176]	; (80013b0 <main+0x120>)
 8001300:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskHeater */
  osThreadDef(TaskHeater, StartTaskHeater, osPriorityNormal, 0, 128);
 8001302:	4b2c      	ldr	r3, [pc, #176]	; (80013b4 <main+0x124>)
 8001304:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001308:	461d      	mov	r5, r3
 800130a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800130c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800130e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001312:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskHeaterHandle = osThreadCreate(osThread(TaskHeater), NULL);
 8001316:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f005 fb4e 	bl	80069be <osThreadCreate>
 8001322:	4603      	mov	r3, r0
 8001324:	4a24      	ldr	r2, [pc, #144]	; (80013b8 <main+0x128>)
 8001326:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskFan */
  osThreadDef(TaskFan, StartTaskFan, osPriorityNormal, 0, 128);
 8001328:	4b24      	ldr	r3, [pc, #144]	; (80013bc <main+0x12c>)
 800132a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800132e:	461d      	mov	r5, r3
 8001330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001334:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001338:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskFanHandle = osThreadCreate(osThread(TaskFan), NULL);
 800133c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fb3b 	bl	80069be <osThreadCreate>
 8001348:	4603      	mov	r3, r0
 800134a:	4a1d      	ldr	r2, [pc, #116]	; (80013c0 <main+0x130>)
 800134c:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskSendData */
  osThreadDef(TaskSendData, StartTaskSendData, osPriorityNormal, 0, 128);
 800134e:	4b1d      	ldr	r3, [pc, #116]	; (80013c4 <main+0x134>)
 8001350:	f107 0420 	add.w	r4, r7, #32
 8001354:	461d      	mov	r5, r3
 8001356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800135e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskSendDataHandle = osThreadCreate(osThread(TaskSendData), NULL);
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f005 fb28 	bl	80069be <osThreadCreate>
 800136e:	4603      	mov	r3, r0
 8001370:	4a15      	ldr	r2, [pc, #84]	; (80013c8 <main+0x138>)
 8001372:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskReadTemp */
  osThreadDef(TaskReadTemp, StartTaskReadTemp, osPriorityNormal, 0, 128);
 8001374:	4b15      	ldr	r3, [pc, #84]	; (80013cc <main+0x13c>)
 8001376:	1d3c      	adds	r4, r7, #4
 8001378:	461d      	mov	r5, r3
 800137a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001382:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskReadTempHandle = osThreadCreate(osThread(TaskReadTemp), NULL);
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f005 fb17 	bl	80069be <osThreadCreate>
 8001390:	4603      	mov	r3, r0
 8001392:	4a0f      	ldr	r2, [pc, #60]	; (80013d0 <main+0x140>)
 8001394:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001396:	f005 fb0b 	bl	80069b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800139a:	e7fe      	b.n	800139a <main+0x10a>
 800139c:	200006d4 	.word	0x200006d4
 80013a0:	2000053c 	.word	0x2000053c
 80013a4:	20000580 	.word	0x20000580
 80013a8:	200004f4 	.word	0x200004f4
 80013ac:	0800a8d8 	.word	0x0800a8d8
 80013b0:	200005e0 	.word	0x200005e0
 80013b4:	0800a900 	.word	0x0800a900
 80013b8:	200005e4 	.word	0x200005e4
 80013bc:	0800a924 	.word	0x0800a924
 80013c0:	200005e8 	.word	0x200005e8
 80013c4:	0800a950 	.word	0x0800a950
 80013c8:	200005ec 	.word	0x200005ec
 80013cc:	0800a97c 	.word	0x0800a97c
 80013d0:	200005f0 	.word	0x200005f0

080013d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b094      	sub	sp, #80	; 0x50
 80013d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	2230      	movs	r2, #48	; 0x30
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f007 fabb 	bl	800895e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <SystemClock_Config+0xd8>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	4a2a      	ldr	r2, [pc, #168]	; (80014ac <SystemClock_Config+0xd8>)
 8001402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001406:	6413      	str	r3, [r2, #64]	; 0x40
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <SystemClock_Config+0xd8>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	4b25      	ldr	r3, [pc, #148]	; (80014b0 <SystemClock_Config+0xdc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a24      	ldr	r2, [pc, #144]	; (80014b0 <SystemClock_Config+0xdc>)
 800141e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b22      	ldr	r3, [pc, #136]	; (80014b0 <SystemClock_Config+0xdc>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001430:	2301      	movs	r3, #1
 8001432:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001434:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143a:	2302      	movs	r3, #2
 800143c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800143e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001442:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001444:	230f      	movs	r3, #15
 8001446:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001448:	23d8      	movs	r3, #216	; 0xd8
 800144a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001450:	2304      	movs	r3, #4
 8001452:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4618      	mov	r0, r3
 800145a:	f002 fd2d 	bl	8003eb8 <HAL_RCC_OscConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001464:	f000 feb0 	bl	80021c8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001468:	f002 fcd6 	bl	8003e18 <HAL_PWREx_EnableOverDrive>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001472:	f000 fea9 	bl	80021c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001476:	230f      	movs	r3, #15
 8001478:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147a:	2302      	movs	r3, #2
 800147c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001482:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001486:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	2105      	movs	r1, #5
 8001494:	4618      	mov	r0, r3
 8001496:	f002 ff87 	bl	80043a8 <HAL_RCC_ClockConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80014a0:	f000 fe92 	bl	80021c8 <Error_Handler>
  }
}
 80014a4:	bf00      	nop
 80014a6:	3750      	adds	r7, #80	; 0x50
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40007000 	.word	0x40007000

080014b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ba:	463b      	mov	r3, r7
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014c6:	4b21      	ldr	r3, [pc, #132]	; (800154c <MX_ADC1_Init+0x98>)
 80014c8:	4a21      	ldr	r2, [pc, #132]	; (8001550 <MX_ADC1_Init+0x9c>)
 80014ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014cc:	4b1f      	ldr	r3, [pc, #124]	; (800154c <MX_ADC1_Init+0x98>)
 80014ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014d4:	4b1d      	ldr	r3, [pc, #116]	; (800154c <MX_ADC1_Init+0x98>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014da:	4b1c      	ldr	r3, [pc, #112]	; (800154c <MX_ADC1_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014e0:	4b1a      	ldr	r3, [pc, #104]	; (800154c <MX_ADC1_Init+0x98>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014e6:	4b19      	ldr	r3, [pc, #100]	; (800154c <MX_ADC1_Init+0x98>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ee:	4b17      	ldr	r3, [pc, #92]	; (800154c <MX_ADC1_Init+0x98>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <MX_ADC1_Init+0x98>)
 80014f6:	4a17      	ldr	r2, [pc, #92]	; (8001554 <MX_ADC1_Init+0xa0>)
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014fa:	4b14      	ldr	r3, [pc, #80]	; (800154c <MX_ADC1_Init+0x98>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <MX_ADC1_Init+0x98>)
 8001502:	2201      	movs	r2, #1
 8001504:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001506:	4b11      	ldr	r3, [pc, #68]	; (800154c <MX_ADC1_Init+0x98>)
 8001508:	2200      	movs	r2, #0
 800150a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800150e:	4b0f      	ldr	r3, [pc, #60]	; (800154c <MX_ADC1_Init+0x98>)
 8001510:	2201      	movs	r2, #1
 8001512:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001514:	480d      	ldr	r0, [pc, #52]	; (800154c <MX_ADC1_Init+0x98>)
 8001516:	f001 f965 	bl	80027e4 <HAL_ADC_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001520:	f000 fe52 	bl	80021c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001524:	2305      	movs	r3, #5
 8001526:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001528:	2301      	movs	r3, #1
 800152a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800152c:	2307      	movs	r3, #7
 800152e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	4619      	mov	r1, r3
 8001534:	4805      	ldr	r0, [pc, #20]	; (800154c <MX_ADC1_Init+0x98>)
 8001536:	f001 fb37 	bl	8002ba8 <HAL_ADC_ConfigChannel>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001540:	f000 fe42 	bl	80021c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	200004ac 	.word	0x200004ac
 8001550:	40012000 	.word	0x40012000
 8001554:	0f000001 	.word	0x0f000001

08001558 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b096      	sub	sp, #88	; 0x58
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	615a      	str	r2, [r3, #20]
 8001588:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2220      	movs	r2, #32
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f007 f9e4 	bl	800895e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001596:	4b44      	ldr	r3, [pc, #272]	; (80016a8 <MX_TIM1_Init+0x150>)
 8001598:	4a44      	ldr	r2, [pc, #272]	; (80016ac <MX_TIM1_Init+0x154>)
 800159a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 800159c:	4b42      	ldr	r3, [pc, #264]	; (80016a8 <MX_TIM1_Init+0x150>)
 800159e:	2208      	movs	r2, #8
 80015a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b41      	ldr	r3, [pc, #260]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80015a8:	4b3f      	ldr	r3, [pc, #252]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b3d      	ldr	r3, [pc, #244]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015b6:	4b3c      	ldr	r3, [pc, #240]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b3a      	ldr	r3, [pc, #232]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015c2:	4839      	ldr	r0, [pc, #228]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015c4:	f003 f8d0 	bl	8004768 <HAL_TIM_Base_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015ce:	f000 fdfb 	bl	80021c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015dc:	4619      	mov	r1, r3
 80015de:	4832      	ldr	r0, [pc, #200]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015e0:	f003 faf4 	bl	8004bcc <HAL_TIM_ConfigClockSource>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015ea:	f000 fded 	bl	80021c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015ee:	482e      	ldr	r0, [pc, #184]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015f0:	f003 f909 	bl	8004806 <HAL_TIM_PWM_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015fa:	f000 fde5 	bl	80021c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001606:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800160a:	4619      	mov	r1, r3
 800160c:	4826      	ldr	r0, [pc, #152]	; (80016a8 <MX_TIM1_Init+0x150>)
 800160e:	f003 feb5 	bl	800537c <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001618:	f000 fdd6 	bl	80021c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161c:	2360      	movs	r3, #96	; 0x60
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001624:	2300      	movs	r3, #0
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001628:	2300      	movs	r3, #0
 800162a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001630:	2300      	movs	r3, #0
 8001632:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001638:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800163c:	2208      	movs	r2, #8
 800163e:	4619      	mov	r1, r3
 8001640:	4819      	ldr	r0, [pc, #100]	; (80016a8 <MX_TIM1_Init+0x150>)
 8001642:	f003 fa01 	bl	8004a48 <HAL_TIM_PWM_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800164c:	f000 fdbc 	bl	80021c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001654:	220c      	movs	r2, #12
 8001656:	4619      	mov	r1, r3
 8001658:	4813      	ldr	r0, [pc, #76]	; (80016a8 <MX_TIM1_Init+0x150>)
 800165a:	f003 f9f5 	bl	8004a48 <HAL_TIM_PWM_ConfigChannel>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001664:	f000 fdb0 	bl	80021c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800167c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001680:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4619      	mov	r1, r3
 800168a:	4807      	ldr	r0, [pc, #28]	; (80016a8 <MX_TIM1_Init+0x150>)
 800168c:	f003 fef2 	bl	8005474 <HAL_TIMEx_ConfigBreakDeadTime>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001696:	f000 fd97 	bl	80021c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800169a:	4803      	ldr	r0, [pc, #12]	; (80016a8 <MX_TIM1_Init+0x150>)
 800169c:	f000 fe2c 	bl	80022f8 <HAL_TIM_MspPostInit>

}
 80016a0:	bf00      	nop
 80016a2:	3758      	adds	r7, #88	; 0x58
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200004f4 	.word	0x200004f4
 80016ac:	40010000 	.word	0x40010000

080016b0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <MX_USART6_UART_Init+0x50>)
 80016b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016e8:	f003 ff16 	bl	8005518 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80016f2:	f000 fd69 	bl	80021c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	2000053c 	.word	0x2000053c
 8001700:	40011400 	.word	0x40011400

08001704 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <MX_DMA_Init+0x3c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <MX_DMA_Init+0x3c>)
 8001714:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <MX_DMA_Init+0x3c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2105      	movs	r1, #5
 800172a:	2039      	movs	r0, #57	; 0x39
 800172c:	f001 fd45 	bl	80031ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001730:	2039      	movs	r0, #57	; 0x39
 8001732:	f001 fd5e 	bl	80031f2 <HAL_NVIC_EnableIRQ>

}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800

08001744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08c      	sub	sp, #48	; 0x30
 8001748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174a:	f107 031c 	add.w	r3, r7, #28
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	61bb      	str	r3, [r7, #24]
 800175e:	4b55      	ldr	r3, [pc, #340]	; (80018b4 <MX_GPIO_Init+0x170>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a54      	ldr	r2, [pc, #336]	; (80018b4 <MX_GPIO_Init+0x170>)
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b52      	ldr	r3, [pc, #328]	; (80018b4 <MX_GPIO_Init+0x170>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	61bb      	str	r3, [r7, #24]
 8001774:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	4b4e      	ldr	r3, [pc, #312]	; (80018b4 <MX_GPIO_Init+0x170>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a4d      	ldr	r2, [pc, #308]	; (80018b4 <MX_GPIO_Init+0x170>)
 8001780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b4b      	ldr	r3, [pc, #300]	; (80018b4 <MX_GPIO_Init+0x170>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	613b      	str	r3, [r7, #16]
 8001796:	4b47      	ldr	r3, [pc, #284]	; (80018b4 <MX_GPIO_Init+0x170>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	4a46      	ldr	r2, [pc, #280]	; (80018b4 <MX_GPIO_Init+0x170>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6313      	str	r3, [r2, #48]	; 0x30
 80017a2:	4b44      	ldr	r3, [pc, #272]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4b40      	ldr	r3, [pc, #256]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	4a3f      	ldr	r2, [pc, #252]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017b8:	f043 0310 	orr.w	r3, r3, #16
 80017bc:	6313      	str	r3, [r2, #48]	; 0x30
 80017be:	4b3d      	ldr	r3, [pc, #244]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	f003 0310 	and.w	r3, r3, #16
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	4b39      	ldr	r3, [pc, #228]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a38      	ldr	r2, [pc, #224]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017d4:	f043 0308 	orr.w	r3, r3, #8
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b36      	ldr	r3, [pc, #216]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0308 	and.w	r3, r3, #8
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b32      	ldr	r3, [pc, #200]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	4a31      	ldr	r2, [pc, #196]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017f0:	f043 0302 	orr.w	r3, r3, #2
 80017f4:	6313      	str	r3, [r2, #48]	; 0x30
 80017f6:	4b2f      	ldr	r3, [pc, #188]	; (80018b4 <MX_GPIO_Init+0x170>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, GPIO_PIN_RESET);
 8001802:	2200      	movs	r2, #0
 8001804:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001808:	482b      	ldr	r0, [pc, #172]	; (80018b8 <MX_GPIO_Init+0x174>)
 800180a:	f002 fad3 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|FC_Ctrl_Pin
 800180e:	2200      	movs	r2, #0
 8001810:	f24e 010a 	movw	r1, #57354	; 0xe00a
 8001814:	4829      	ldr	r0, [pc, #164]	; (80018bc <MX_GPIO_Init+0x178>)
 8001816:	f002 facd 	bl	8003db4 <HAL_GPIO_WritePin>
                          |Fan_Ctrl_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Thermostat_Pin Relay_Pin */
  GPIO_InitStruct.Pin = Thermostat_Pin|Relay_Pin;
 800181a:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800181e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001820:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001826:	2302      	movs	r3, #2
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	4821      	ldr	r0, [pc, #132]	; (80018b8 <MX_GPIO_Init+0x174>)
 8001832:	f002 f8fb 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : Heater_Ctrl_Pin */
  GPIO_InitStruct.Pin = Heater_Ctrl_Pin;
 8001836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800183a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	2301      	movs	r3, #1
 800183e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Heater_Ctrl_GPIO_Port, &GPIO_InitStruct);
 8001848:	f107 031c 	add.w	r3, r7, #28
 800184c:	4619      	mov	r1, r3
 800184e:	481a      	ldr	r0, [pc, #104]	; (80018b8 <MX_GPIO_Init+0x174>)
 8001850:	f002 f8ec 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 FC_Ctrl_Pin
                           Fan_Ctrl_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|FC_Ctrl_Pin
 8001854:	f24e 030a 	movw	r3, #57354	; 0xe00a
 8001858:	61fb      	str	r3, [r7, #28]
                          |Fan_Ctrl_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185a:	2301      	movs	r3, #1
 800185c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001862:	2300      	movs	r3, #0
 8001864:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001866:	f107 031c 	add.w	r3, r7, #28
 800186a:	4619      	mov	r1, r3
 800186c:	4813      	ldr	r0, [pc, #76]	; (80018bc <MX_GPIO_Init+0x178>)
 800186e:	f002 f8dd 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : FC_Failure_Pin */
  GPIO_InitStruct.Pin = FC_Failure_Pin;
 8001872:	2310      	movs	r3, #16
 8001874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001876:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800187a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800187c:	2302      	movs	r3, #2
 800187e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(FC_Failure_GPIO_Port, &GPIO_InitStruct);
 8001880:	f107 031c 	add.w	r3, r7, #28
 8001884:	4619      	mov	r1, r3
 8001886:	480d      	ldr	r0, [pc, #52]	; (80018bc <MX_GPIO_Init+0x178>)
 8001888:	f002 f8d0 	bl	8003a2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2105      	movs	r1, #5
 8001890:	200a      	movs	r0, #10
 8001892:	f001 fc92 	bl	80031ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001896:	200a      	movs	r0, #10
 8001898:	f001 fcab 	bl	80031f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2105      	movs	r1, #5
 80018a0:	2017      	movs	r0, #23
 80018a2:	f001 fc8a 	bl	80031ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a6:	2017      	movs	r0, #23
 80018a8:	f001 fca3 	bl	80031f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018ac:	bf00      	nop
 80018ae:	3730      	adds	r7, #48	; 0x30
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40020c00 	.word	0x40020c00

080018c0 <readTemp>:

/* USER CODE BEGIN 4 */
float readTemp(uint32_t timeout) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80018c8:	481d      	ldr	r0, [pc, #116]	; (8001940 <readTemp+0x80>)
 80018ca:	f000 ffcf 	bl	800286c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, timeout);
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	481b      	ldr	r0, [pc, #108]	; (8001940 <readTemp+0x80>)
 80018d2:	f001 f8d0 	bl	8002a76 <HAL_ADC_PollForConversion>
	float Temp = (float) HAL_ADC_GetValue(&hadc1) / 4095 * 3.3 * coeff_temp;
 80018d6:	481a      	ldr	r0, [pc, #104]	; (8001940 <readTemp+0x80>)
 80018d8:	f001 f958 	bl	8002b8c <HAL_ADC_GetValue>
 80018dc:	ee07 0a90 	vmov	s15, r0
 80018e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018e4:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001944 <readTemp+0x84>
 80018e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80018ec:	ee16 0a90 	vmov	r0, s13
 80018f0:	f7fe fe3a 	bl	8000568 <__aeabi_f2d>
 80018f4:	a310      	add	r3, pc, #64	; (adr r3, 8001938 <readTemp+0x78>)
 80018f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fa:	f7fe fe8d 	bl	8000618 <__aeabi_dmul>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4610      	mov	r0, r2
 8001904:	4619      	mov	r1, r3
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <readTemp+0x88>)
 800190c:	f7fe fe84 	bl	8000618 <__aeabi_dmul>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f7ff f976 	bl	8000c08 <__aeabi_d2f>
 800191c:	4603      	mov	r3, r0
 800191e:	60fb      	str	r3, [r7, #12]
	HAL_ADC_Stop(&hadc1);
 8001920:	4807      	ldr	r0, [pc, #28]	; (8001940 <readTemp+0x80>)
 8001922:	f001 f875 	bl	8002a10 <HAL_ADC_Stop>
	return Temp;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	ee07 3a90 	vmov	s15, r3
}
 800192c:	eeb0 0a67 	vmov.f32	s0, s15
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	66666666 	.word	0x66666666
 800193c:	400a6666 	.word	0x400a6666
 8001940:	200004ac 	.word	0x200004ac
 8001944:	457ff000 	.word	0x457ff000
 8001948:	40140000 	.word	0x40140000

0800194c <Parse>:

void Parse(uint8_t *buf, int len) {
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < len; i++) {
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	e06c      	b.n	8001a36 <Parse+0xea>
		if (buf[i] == StartBf) {
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2baa      	cmp	r3, #170	; 0xaa
 8001966:	d109      	bne.n	800197c <Parse+0x30>
			receiverCount = 0;
 8001968:	4b37      	ldr	r3, [pc, #220]	; (8001a48 <Parse+0xfc>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
			active = 1;
 800196e:	4b37      	ldr	r3, [pc, #220]	; (8001a4c <Parse+0x100>)
 8001970:	2201      	movs	r2, #1
 8001972:	701a      	strb	r2, [r3, #0]
			escaped = 0;
 8001974:	4b36      	ldr	r3, [pc, #216]	; (8001a50 <Parse+0x104>)
 8001976:	2200      	movs	r2, #0
 8001978:	701a      	strb	r2, [r3, #0]
			continue;
 800197a:	e059      	b.n	8001a30 <Parse+0xe4>
		}

		if (buf[i] == StopBf) {
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2bff      	cmp	r3, #255	; 0xff
 8001986:	d125      	bne.n	80019d4 <Parse+0x88>
			active = 0;
 8001988:	4b30      	ldr	r3, [pc, #192]	; (8001a4c <Parse+0x100>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
			escaped = 0;
 800198e:	4b30      	ldr	r3, [pc, #192]	; (8001a50 <Parse+0x104>)
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]

			if (receiverCount < 2)
 8001994:	4b2c      	ldr	r3, [pc, #176]	; (8001a48 <Parse+0xfc>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d946      	bls.n	8001a2a <Parse+0xde>
				continue; // we must have at least 1 byte of data and 1 byte of crc

			uint8_t crc = calculate_crc8(receiverData, (receiverCount - 1)); // there is 1 byte of crc in data
 800199c:	4b2a      	ldr	r3, [pc, #168]	; (8001a48 <Parse+0xfc>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	4619      	mov	r1, r3
 80019a6:	482b      	ldr	r0, [pc, #172]	; (8001a54 <Parse+0x108>)
 80019a8:	f7ff fbfa 	bl	80011a0 <calculate_crc8>
 80019ac:	4603      	mov	r3, r0
 80019ae:	72fb      	strb	r3, [r7, #11]
			if (crc != receiverData[receiverCount - 1])
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <Parse+0xfc>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	4a27      	ldr	r2, [pc, #156]	; (8001a54 <Parse+0x108>)
 80019b8:	5cd3      	ldrb	r3, [r2, r3]
 80019ba:	7afa      	ldrb	r2, [r7, #11]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d136      	bne.n	8001a2e <Parse+0xe2>
			{
				continue; // crc check failed. Discarding data
				flag_crc = 0;
			}
			else{
				flag_crc = 1;
 80019c0:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <Parse+0x10c>)
 80019c2:	2201      	movs	r2, #1
 80019c4:	701a      	strb	r2, [r3, #0]
			}



			receiverData[receiverCount - 1] = '\0'; // -1 cuz of crc
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <Parse+0xfc>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	4a21      	ldr	r2, [pc, #132]	; (8001a54 <Parse+0x108>)
 80019ce:	2100      	movs	r1, #0
 80019d0:	54d1      	strb	r1, [r2, r3]

			continue;
 80019d2:	e02d      	b.n	8001a30 <Parse+0xe4>
		}

		if (buf[i] == EscapeBf) {
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b55      	cmp	r3, #85	; 0x55
 80019de:	d103      	bne.n	80019e8 <Parse+0x9c>
			escaped = 1;
 80019e0:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <Parse+0x104>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
			continue;
 80019e6:	e023      	b.n	8001a30 <Parse+0xe4>
		// Protect against buffer overflow
		if (receiverCount >= bufferSize) {
			active = 1;
		}

		if (active) {
 80019e8:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <Parse+0x100>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d01f      	beq.n	8001a30 <Parse+0xe4>
			receiverData[receiverCount++] = (
					escaped ? (uint8_t) (buf[i] ^ 0x20) : buf[i]);
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <Parse+0x104>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
			receiverData[receiverCount++] = (
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d007      	beq.n	8001a08 <Parse+0xbc>
					escaped ? (uint8_t) (buf[i] ^ 0x20) : buf[i]);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	781b      	ldrb	r3, [r3, #0]
			receiverData[receiverCount++] = (
 8001a00:	f083 0320 	eor.w	r3, r3, #32
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	e003      	b.n	8001a10 <Parse+0xc4>
					escaped ? (uint8_t) (buf[i] ^ 0x20) : buf[i]);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	4413      	add	r3, r2
			receiverData[receiverCount++] = (
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4a0d      	ldr	r2, [pc, #52]	; (8001a48 <Parse+0xfc>)
 8001a12:	7812      	ldrb	r2, [r2, #0]
 8001a14:	1c51      	adds	r1, r2, #1
 8001a16:	b2c8      	uxtb	r0, r1
 8001a18:	490b      	ldr	r1, [pc, #44]	; (8001a48 <Parse+0xfc>)
 8001a1a:	7008      	strb	r0, [r1, #0]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4a0d      	ldr	r2, [pc, #52]	; (8001a54 <Parse+0x108>)
 8001a20:	5453      	strb	r3, [r2, r1]
			escaped = 0;
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <Parse+0x104>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
 8001a28:	e002      	b.n	8001a30 <Parse+0xe4>
				continue; // we must have at least 1 byte of data and 1 byte of crc
 8001a2a:	bf00      	nop
 8001a2c:	e000      	b.n	8001a30 <Parse+0xe4>
				continue; // crc check failed. Discarding data
 8001a2e:	bf00      	nop
	for (int i = 0; i < len; i++) {
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	3301      	adds	r3, #1
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	db8e      	blt.n	800195c <Parse+0x10>
		}
	}
}
 8001a3e:	bf00      	nop
 8001a40:	bf00      	nop
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000714 	.word	0x20000714
 8001a4c:	20000716 	.word	0x20000716
 8001a50:	20000715 	.word	0x20000715
 8001a54:	20000690 	.word	0x20000690
 8001a58:	200006d1 	.word	0x200006d1

08001a5c <PrepareData>:

void PrepareData(uint8_t* data, int len)
{
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
	txSize = 1;
 8001a66:	4b34      	ldr	r3, [pc, #208]	; (8001b38 <PrepareData+0xdc>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	801a      	strh	r2, [r3, #0]
	tx_buffer[0] = StartBf;
 8001a6c:	4b33      	ldr	r3, [pc, #204]	; (8001b3c <PrepareData+0xe0>)
 8001a6e:	22aa      	movs	r2, #170	; 0xaa
 8001a70:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++)
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	e03c      	b.n	8001af2 <PrepareData+0x96>
	{
//		if (sendSize >= bufferSize - 5) // 2 for data byte and possible escape, 2 for crc and possible escape, 1 for stop
//		throw new Exception("Data was to large");

		if (data[i] == StartBf || data[i] == StopBf || data[i] == EscapeBf)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2baa      	cmp	r3, #170	; 0xaa
 8001a82:	d00b      	beq.n	8001a9c <PrepareData+0x40>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2bff      	cmp	r3, #255	; 0xff
 8001a8e:	d005      	beq.n	8001a9c <PrepareData+0x40>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b55      	cmp	r3, #85	; 0x55
 8001a9a:	d11a      	bne.n	8001ad2 <PrepareData+0x76>
		{
			tx_buffer[txSize++] = (uint8_t)EscapeBf;
 8001a9c:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <PrepareData+0xdc>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	1c5a      	adds	r2, r3, #1
 8001aa2:	b291      	uxth	r1, r2
 8001aa4:	4a24      	ldr	r2, [pc, #144]	; (8001b38 <PrepareData+0xdc>)
 8001aa6:	8011      	strh	r1, [r2, #0]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <PrepareData+0xe0>)
 8001aac:	2155      	movs	r1, #85	; 0x55
 8001aae:	5499      	strb	r1, [r3, r2]
			tx_buffer[txSize++] = (uint8_t)(data[i] ^ 0x20);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781a      	ldrb	r2, [r3, #0]
 8001ab8:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <PrepareData+0xdc>)
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	1c59      	adds	r1, r3, #1
 8001abe:	b288      	uxth	r0, r1
 8001ac0:	491d      	ldr	r1, [pc, #116]	; (8001b38 <PrepareData+0xdc>)
 8001ac2:	8008      	strh	r0, [r1, #0]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f082 0320 	eor.w	r3, r2, #32
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	4b1b      	ldr	r3, [pc, #108]	; (8001b3c <PrepareData+0xe0>)
 8001ace:	545a      	strb	r2, [r3, r1]
 8001ad0:	e00c      	b.n	8001aec <PrepareData+0x90>
		}
		else
		{
			tx_buffer[txSize++] = data[i];
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	441a      	add	r2, r3
 8001ad8:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <PrepareData+0xdc>)
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	1c59      	adds	r1, r3, #1
 8001ade:	b288      	uxth	r0, r1
 8001ae0:	4915      	ldr	r1, [pc, #84]	; (8001b38 <PrepareData+0xdc>)
 8001ae2:	8008      	strh	r0, [r1, #0]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	7812      	ldrb	r2, [r2, #0]
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <PrepareData+0xe0>)
 8001aea:	545a      	strb	r2, [r3, r1]
	for (int i = 0; i < len; i++)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	3301      	adds	r3, #1
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	dbbe      	blt.n	8001a78 <PrepareData+0x1c>
		}
	}
	tx_buffer[txSize++] = calculate_crc8(data, len);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <PrepareData+0xdc>)
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	1c59      	adds	r1, r3, #1
 8001b04:	b288      	uxth	r0, r1
 8001b06:	490c      	ldr	r1, [pc, #48]	; (8001b38 <PrepareData+0xdc>)
 8001b08:	8008      	strh	r0, [r1, #0]
 8001b0a:	461c      	mov	r4, r3
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff fb46 	bl	80011a0 <calculate_crc8>
 8001b14:	4603      	mov	r3, r0
 8001b16:	461a      	mov	r2, r3
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <PrepareData+0xe0>)
 8001b1a:	551a      	strb	r2, [r3, r4]
	tx_buffer[txSize++] = (uint8_t)StopBf;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <PrepareData+0xdc>)
 8001b1e:	881b      	ldrh	r3, [r3, #0]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	b291      	uxth	r1, r2
 8001b24:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <PrepareData+0xdc>)
 8001b26:	8011      	strh	r1, [r2, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <PrepareData+0xe0>)
 8001b2c:	21ff      	movs	r1, #255	; 0xff
 8001b2e:	5499      	strb	r1, [r3, r2]
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd90      	pop	{r4, r7, pc}
 8001b38:	2000064c 	.word	0x2000064c
 8001b3c:	2000060c 	.word	0x2000060c

08001b40 <StartTaskReceiveData>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReceiveData */
void StartTaskReceiveData(void const * argument)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		if (flag_receive) {
 8001b48:	4b94      	ldr	r3, [pc, #592]	; (8001d9c <StartTaskReceiveData+0x25c>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	f000 8120 	beq.w	8001d92 <StartTaskReceiveData+0x252>

			crc8 = calculate_crc8(rx_buffer, rx_length - 1);
 8001b52:	4b93      	ldr	r3, [pc, #588]	; (8001da0 <StartTaskReceiveData+0x260>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4891      	ldr	r0, [pc, #580]	; (8001da4 <StartTaskReceiveData+0x264>)
 8001b5e:	f7ff fb1f 	bl	80011a0 <calculate_crc8>
 8001b62:	4603      	mov	r3, r0
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b90      	ldr	r3, [pc, #576]	; (8001da8 <StartTaskReceiveData+0x268>)
 8001b68:	701a      	strb	r2, [r3, #0]
			Parse(rx_buffer, rx_length);
 8001b6a:	4b8d      	ldr	r3, [pc, #564]	; (8001da0 <StartTaskReceiveData+0x260>)
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	4619      	mov	r1, r3
 8001b70:	488c      	ldr	r0, [pc, #560]	; (8001da4 <StartTaskReceiveData+0x264>)
 8001b72:	f7ff feeb 	bl	800194c <Parse>

			if (flag_crc) {
 8001b76:	4b8d      	ldr	r3, [pc, #564]	; (8001dac <StartTaskReceiveData+0x26c>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 80f6 	beq.w	8001d6c <StartTaskReceiveData+0x22c>
				//Send ack to server
				uint8_t datatx[2] = {'a',1};
 8001b80:	f240 1361 	movw	r3, #353	; 0x161
 8001b84:	81bb      	strh	r3, [r7, #12]
				PrepareData(datatx, 2);
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	2102      	movs	r1, #2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff65 	bl	8001a5c <PrepareData>

				HAL_UART_Transmit(&huart6, tx_buffer, txSize, HAL_MAX_DELAY);
 8001b92:	4b87      	ldr	r3, [pc, #540]	; (8001db0 <StartTaskReceiveData+0x270>)
 8001b94:	881a      	ldrh	r2, [r3, #0]
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9a:	4986      	ldr	r1, [pc, #536]	; (8001db4 <StartTaskReceiveData+0x274>)
 8001b9c:	4886      	ldr	r0, [pc, #536]	; (8001db8 <StartTaskReceiveData+0x278>)
 8001b9e:	f003 fd08 	bl	80055b2 <HAL_UART_Transmit>

				// Processing data
				for (i = 0; i < 4; i++) {
 8001ba2:	4b86      	ldr	r3, [pc, #536]	; (8001dbc <StartTaskReceiveData+0x27c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	e00f      	b.n	8001bca <StartTaskReceiveData+0x8a>
					data32.cValue[i] = rx_buffer[2 + i];
 8001baa:	4b84      	ldr	r3, [pc, #528]	; (8001dbc <StartTaskReceiveData+0x27c>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	3302      	adds	r3, #2
 8001bb0:	4a82      	ldr	r2, [pc, #520]	; (8001dbc <StartTaskReceiveData+0x27c>)
 8001bb2:	7812      	ldrb	r2, [r2, #0]
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	4a7b      	ldr	r2, [pc, #492]	; (8001da4 <StartTaskReceiveData+0x264>)
 8001bb8:	5cd2      	ldrb	r2, [r2, r3]
 8001bba:	4b81      	ldr	r3, [pc, #516]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001bbc:	545a      	strb	r2, [r3, r1]
				for (i = 0; i < 4; i++) {
 8001bbe:	4b7f      	ldr	r3, [pc, #508]	; (8001dbc <StartTaskReceiveData+0x27c>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4b7d      	ldr	r3, [pc, #500]	; (8001dbc <StartTaskReceiveData+0x27c>)
 8001bc8:	701a      	strb	r2, [r3, #0]
 8001bca:	4b7c      	ldr	r3, [pc, #496]	; (8001dbc <StartTaskReceiveData+0x27c>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d9eb      	bls.n	8001baa <StartTaskReceiveData+0x6a>
				}

				switch (rx_buffer[1]) {
 8001bd2:	4b74      	ldr	r3, [pc, #464]	; (8001da4 <StartTaskReceiveData+0x264>)
 8001bd4:	785b      	ldrb	r3, [r3, #1]
 8001bd6:	3b63      	subs	r3, #99	; 0x63
 8001bd8:	2b13      	cmp	r3, #19
 8001bda:	f200 80d7 	bhi.w	8001d8c <StartTaskReceiveData+0x24c>
 8001bde:	a201      	add	r2, pc, #4	; (adr r2, 8001be4 <StartTaskReceiveData+0xa4>)
 8001be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be4:	08001d03 	.word	0x08001d03
 8001be8:	08001d5b 	.word	0x08001d5b
 8001bec:	08001d8d 	.word	0x08001d8d
 8001bf0:	08001d25 	.word	0x08001d25
 8001bf4:	08001d8d 	.word	0x08001d8d
 8001bf8:	08001cdf 	.word	0x08001cdf
 8001bfc:	08001d51 	.word	0x08001d51
 8001c00:	08001d8d 	.word	0x08001d8d
 8001c04:	08001d8d 	.word	0x08001d8d
 8001c08:	08001d8d 	.word	0x08001d8d
 8001c0c:	08001d8d 	.word	0x08001d8d
 8001c10:	08001d8d 	.word	0x08001d8d
 8001c14:	08001d8d 	.word	0x08001d8d
 8001c18:	08001d47 	.word	0x08001d47
 8001c1c:	08001d8d 	.word	0x08001d8d
 8001c20:	08001d65 	.word	0x08001d65
 8001c24:	08001c69 	.word	0x08001c69
 8001c28:	08001c35 	.word	0x08001c35
 8001c2c:	08001d8d 	.word	0x08001d8d
 8001c30:	08001c59 	.word	0x08001c59
				// Auto
				case 't': { //Temperature
					temp_set = data32.fValue;
 8001c34:	4b62      	ldr	r3, [pc, #392]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a62      	ldr	r2, [pc, #392]	; (8001dc4 <StartTaskReceiveData+0x284>)
 8001c3a:	6013      	str	r3, [r2, #0]
					last_error_pres = 0;
 8001c3c:	4b62      	ldr	r3, [pc, #392]	; (8001dc8 <StartTaskReceiveData+0x288>)
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
					integrated_error_pres = 0;
 8001c44:	4b61      	ldr	r3, [pc, #388]	; (8001dcc <StartTaskReceiveData+0x28c>)
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
					timerPID_pres = HAL_GetTick();
 8001c4c:	f000 fdbe 	bl	80027cc <HAL_GetTick>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4a5f      	ldr	r2, [pc, #380]	; (8001dd0 <StartTaskReceiveData+0x290>)
 8001c54:	6013      	str	r3, [r2, #0]
					break;
 8001c56:	e099      	b.n	8001d8c <StartTaskReceiveData+0x24c>
				}
				case 'v': { // Fan speed
					flag_speed = 1;
 8001c58:	4b5e      	ldr	r3, [pc, #376]	; (8001dd4 <StartTaskReceiveData+0x294>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	701a      	strb	r2, [r3, #0]
					speed_set = data32.fValue;
 8001c5e:	4b58      	ldr	r3, [pc, #352]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a5d      	ldr	r2, [pc, #372]	; (8001dd8 <StartTaskReceiveData+0x298>)
 8001c64:	6013      	str	r3, [r2, #0]
					break;
 8001c66:	e091      	b.n	8001d8c <StartTaskReceiveData+0x24c>
				}
				case 's': { //start/stop system
					if (data32.iValue) //start
 8001c68:	4b55      	ldr	r3, [pc, #340]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d017      	beq.n	8001ca0 <StartTaskReceiveData+0x160>
					{
						HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 1);
 8001c70:	2201      	movs	r2, #1
 8001c72:	2102      	movs	r1, #2
 8001c74:	4859      	ldr	r0, [pc, #356]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001c76:	f002 f89d 	bl	8003db4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 1);
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	2108      	movs	r1, #8
 8001c7e:	4857      	ldr	r0, [pc, #348]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001c80:	f002 f898 	bl	8003db4 <HAL_GPIO_WritePin>
						if (State_Machine == STOP) {
 8001c84:	4b56      	ldr	r3, [pc, #344]	; (8001de0 <StartTaskReceiveData+0x2a0>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d128      	bne.n	8001cde <StartTaskReceiveData+0x19e>
							flag_speed = 1;
 8001c8c:	4b51      	ldr	r3, [pc, #324]	; (8001dd4 <StartTaskReceiveData+0x294>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	701a      	strb	r2, [r3, #0]
							speed_set = 1500;
 8001c92:	4b51      	ldr	r3, [pc, #324]	; (8001dd8 <StartTaskReceiveData+0x298>)
 8001c94:	4a53      	ldr	r2, [pc, #332]	; (8001de4 <StartTaskReceiveData+0x2a4>)
 8001c96:	601a      	str	r2, [r3, #0]
							State_Machine = FAN_IDLE;
 8001c98:	4b51      	ldr	r3, [pc, #324]	; (8001de0 <StartTaskReceiveData+0x2a0>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
 8001c9e:	e01e      	b.n	8001cde <StartTaskReceiveData+0x19e>
						}
					} else //stop
					{
						HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port,
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ca6:	4850      	ldr	r0, [pc, #320]	; (8001de8 <StartTaskReceiveData+0x2a8>)
 8001ca8:	f002 f884 	bl	8003db4 <HAL_GPIO_WritePin>
						Heater_Ctrl_Pin, 0);
						if (State_Machine == WORKING)
 8001cac:	4b4c      	ldr	r3, [pc, #304]	; (8001de0 <StartTaskReceiveData+0x2a0>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d103      	bne.n	8001cbc <StartTaskReceiveData+0x17c>
							State_Machine = HEATER_BLOWING;
 8001cb4:	4b4a      	ldr	r3, [pc, #296]	; (8001de0 <StartTaskReceiveData+0x2a0>)
 8001cb6:	2205      	movs	r2, #5
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	e010      	b.n	8001cde <StartTaskReceiveData+0x19e>
						else if (State_Machine == BLOCK) {
 8001cbc:	4b48      	ldr	r3, [pc, #288]	; (8001de0 <StartTaskReceiveData+0x2a0>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	d10c      	bne.n	8001cde <StartTaskReceiveData+0x19e>
							HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2102      	movs	r1, #2
 8001cc8:	4844      	ldr	r0, [pc, #272]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001cca:	f002 f873 	bl	8003db4 <HAL_GPIO_WritePin>
									0);
							HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2108      	movs	r1, #8
 8001cd2:	4842      	ldr	r0, [pc, #264]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001cd4:	f002 f86e 	bl	8003db4 <HAL_GPIO_WritePin>
									0);
							State_Machine = STOP;
 8001cd8:	4b41      	ldr	r3, [pc, #260]	; (8001de0 <StartTaskReceiveData+0x2a0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]
					}
				}
					// Manual
				case 'h': //heater control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, data32.iValue); //green
 8001cde:	4b38      	ldr	r3, [pc, #224]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cea:	483c      	ldr	r0, [pc, #240]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001cec:	f002 f862 	bl	8003db4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
							data32.iValue);
 8001cf0:	4b33      	ldr	r3, [pc, #204]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cfc:	483a      	ldr	r0, [pc, #232]	; (8001de8 <StartTaskReceiveData+0x2a8>)
 8001cfe:	f002 f859 	bl	8003db4 <HAL_GPIO_WritePin>
				}
				case 'c': //frequency converter control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, data32.iValue); //yellow
 8001d02:	4b2f      	ldr	r3, [pc, #188]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d0e:	4833      	ldr	r0, [pc, #204]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001d10:	f002 f850 	bl	8003db4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
							data32.iValue);
 8001d14:	4b2a      	ldr	r3, [pc, #168]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d16:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	2102      	movs	r1, #2
 8001d1e:	482f      	ldr	r0, [pc, #188]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001d20:	f002 f848 	bl	8003db4 <HAL_GPIO_WritePin>
				}
				case 'f': //fan control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, data32.iValue); //red
 8001d24:	4b26      	ldr	r3, [pc, #152]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d30:	482a      	ldr	r0, [pc, #168]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001d32:	f002 f83f 	bl	8003db4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
							data32.iValue);
 8001d36:	4b22      	ldr	r3, [pc, #136]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d38:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	2108      	movs	r1, #8
 8001d40:	4826      	ldr	r0, [pc, #152]	; (8001ddc <StartTaskReceiveData+0x29c>)
 8001d42:	f002 f837 	bl	8003db4 <HAL_GPIO_WritePin>
				}
				case 'p': {
					PID_TEMP.Kp = data32.fValue;
 8001d46:	4b1e      	ldr	r3, [pc, #120]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a28      	ldr	r2, [pc, #160]	; (8001dec <StartTaskReceiveData+0x2ac>)
 8001d4c:	6013      	str	r3, [r2, #0]
					break;
 8001d4e:	e01d      	b.n	8001d8c <StartTaskReceiveData+0x24c>
				}
				case 'i': //
				{
					PID_TEMP.Ki = data32.fValue;
 8001d50:	4b1b      	ldr	r3, [pc, #108]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a25      	ldr	r2, [pc, #148]	; (8001dec <StartTaskReceiveData+0x2ac>)
 8001d56:	6053      	str	r3, [r2, #4]
					break;
 8001d58:	e018      	b.n	8001d8c <StartTaskReceiveData+0x24c>
				}
				case 'd': //
				{
					PID_TEMP.Kd = data32.fValue;
 8001d5a:	4b19      	ldr	r3, [pc, #100]	; (8001dc0 <StartTaskReceiveData+0x280>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a23      	ldr	r2, [pc, #140]	; (8001dec <StartTaskReceiveData+0x2ac>)
 8001d60:	6093      	str	r3, [r2, #8]
					break;
 8001d62:	e013      	b.n	8001d8c <StartTaskReceiveData+0x24c>
				}
				case 'r': {
					request = 1;
 8001d64:	4b22      	ldr	r3, [pc, #136]	; (8001df0 <StartTaskReceiveData+0x2b0>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	701a      	strb	r2, [r3, #0]
 8001d6a:	e00f      	b.n	8001d8c <StartTaskReceiveData+0x24c>
				}
				}
			} else {
				uint8_t datatx[2] = {'a',0};
 8001d6c:	2361      	movs	r3, #97	; 0x61
 8001d6e:	813b      	strh	r3, [r7, #8]
				PrepareData(datatx, 2);
 8001d70:	f107 0308 	add.w	r3, r7, #8
 8001d74:	2102      	movs	r1, #2
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff fe70 	bl	8001a5c <PrepareData>

				HAL_UART_Transmit(&huart6, tx_buffer, txSize, HAL_MAX_DELAY);
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <StartTaskReceiveData+0x270>)
 8001d7e:	881a      	ldrh	r2, [r3, #0]
 8001d80:	f04f 33ff 	mov.w	r3, #4294967295
 8001d84:	490b      	ldr	r1, [pc, #44]	; (8001db4 <StartTaskReceiveData+0x274>)
 8001d86:	480c      	ldr	r0, [pc, #48]	; (8001db8 <StartTaskReceiveData+0x278>)
 8001d88:	f003 fc13 	bl	80055b2 <HAL_UART_Transmit>
			}
			flag_receive = 0;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	; (8001d9c <StartTaskReceiveData+0x25c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
		}

		osDelay(500);
 8001d92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d96:	f004 fe5e 	bl	8006a56 <osDelay>
		if (flag_receive) {
 8001d9a:	e6d5      	b.n	8001b48 <StartTaskReceiveData+0x8>
 8001d9c:	200005f4 	.word	0x200005f4
 8001da0:	200006d0 	.word	0x200006d0
 8001da4:	20000650 	.word	0x20000650
 8001da8:	200005f8 	.word	0x200005f8
 8001dac:	200006d1 	.word	0x200006d1
 8001db0:	2000064c 	.word	0x2000064c
 8001db4:	2000060c 	.word	0x2000060c
 8001db8:	2000053c 	.word	0x2000053c
 8001dbc:	200005f7 	.word	0x200005f7
 8001dc0:	20000718 	.word	0x20000718
 8001dc4:	20000600 	.word	0x20000600
 8001dc8:	20000204 	.word	0x20000204
 8001dcc:	20000208 	.word	0x20000208
 8001dd0:	20000200 	.word	0x20000200
 8001dd4:	200005f5 	.word	0x200005f5
 8001dd8:	20000604 	.word	0x20000604
 8001ddc:	40020c00 	.word	0x40020c00
 8001de0:	2000071c 	.word	0x2000071c
 8001de4:	44bb8000 	.word	0x44bb8000
 8001de8:	40021000 	.word	0x40021000
 8001dec:	20000000 	.word	0x20000000
 8001df0:	200005f6 	.word	0x200005f6

08001df4 <StartTaskHeater>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskHeater */
void StartTaskHeater(void const * argument)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHeater */
	/* Infinite loop */
	for (;;) {
		if (State_Machine == FAN_ON) {
 8001dfc:	4b26      	ldr	r3, [pc, #152]	; (8001e98 <StartTaskHeater+0xa4>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d108      	bne.n	8001e16 <StartTaskHeater+0x22>
			HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, 1);
 8001e04:	2201      	movs	r2, #1
 8001e06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e0a:	4824      	ldr	r0, [pc, #144]	; (8001e9c <StartTaskHeater+0xa8>)
 8001e0c:	f001 ffd2 	bl	8003db4 <HAL_GPIO_WritePin>
			State_Machine = WORKING;
 8001e10:	4b21      	ldr	r3, [pc, #132]	; (8001e98 <StartTaskHeater+0xa4>)
 8001e12:	2204      	movs	r2, #4
 8001e14:	701a      	strb	r2, [r3, #0]
		}
		if (State_Machine == WORKING) {
 8001e16:	4b20      	ldr	r3, [pc, #128]	; (8001e98 <StartTaskHeater+0xa4>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d137      	bne.n	8001e8e <StartTaskHeater+0x9a>
			if (abs(temp - temp_set) > 1) {
 8001e1e:	4b20      	ldr	r3, [pc, #128]	; (8001ea0 <StartTaskHeater+0xac>)
 8001e20:	ed93 7a00 	vldr	s14, [r3]
 8001e24:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <StartTaskHeater+0xb0>)
 8001e26:	edd3 7a00 	vldr	s15, [r3]
 8001e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e32:	ee17 3a90 	vmov	r3, s15
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	bfb8      	it	lt
 8001e3a:	425b      	neglt	r3, r3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	dd22      	ble.n	8001e86 <StartTaskHeater+0x92>
				pwm_temp = PID_Calc(PID_TEMP, temp, temp_set);
 8001e40:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <StartTaskHeater+0xac>)
 8001e42:	ed93 6a00 	vldr	s12, [r3]
 8001e46:	4b17      	ldr	r3, [pc, #92]	; (8001ea4 <StartTaskHeater+0xb0>)
 8001e48:	edd3 5a00 	vldr	s11, [r3]
 8001e4c:	4b16      	ldr	r3, [pc, #88]	; (8001ea8 <StartTaskHeater+0xb4>)
 8001e4e:	edd3 6a00 	vldr	s13, [r3]
 8001e52:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e56:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e5a:	eeb0 2a65 	vmov.f32	s4, s11
 8001e5e:	eef0 1a46 	vmov.f32	s3, s12
 8001e62:	eeb0 0a66 	vmov.f32	s0, s13
 8001e66:	eef0 0a47 	vmov.f32	s1, s14
 8001e6a:	eeb0 1a67 	vmov.f32	s2, s15
 8001e6e:	f7ff f899 	bl	8000fa4 <PID_Calc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	4b0d      	ldr	r3, [pc, #52]	; (8001eac <StartTaskHeater+0xb8>)
 8001e78:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_temp);
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <StartTaskHeater+0xb8>)
 8001e7c:	881a      	ldrh	r2, [r3, #0]
 8001e7e:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <StartTaskHeater+0xbc>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e84:	e003      	b.n	8001e8e <StartTaskHeater+0x9a>
			} else {
				osDelay(30000);
 8001e86:	f247 5030 	movw	r0, #30000	; 0x7530
 8001e8a:	f004 fde4 	bl	8006a56 <osDelay>
			}
		}
		osDelay(500);
 8001e8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e92:	f004 fde0 	bl	8006a56 <osDelay>
		if (State_Machine == FAN_ON) {
 8001e96:	e7b1      	b.n	8001dfc <StartTaskHeater+0x8>
 8001e98:	2000071c 	.word	0x2000071c
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	200005fc 	.word	0x200005fc
 8001ea4:	20000600 	.word	0x20000600
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	20000608 	.word	0x20000608
 8001eb0:	200004f4 	.word	0x200004f4
 8001eb4:	00000000 	.word	0x00000000

08001eb8 <StartTaskFan>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskFan */
void StartTaskFan(void const * argument)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskFan */
	/* Infinite loop */
	for (;;) {
		if (State_Machine == FAN_IDLE || State_Machine == WORKING) {
 8001ec0:	4b2d      	ldr	r3, [pc, #180]	; (8001f78 <StartTaskFan+0xc0>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d003      	beq.n	8001ed0 <StartTaskFan+0x18>
 8001ec8:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <StartTaskFan+0xc0>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b04      	cmp	r3, #4
 8001ece:	d135      	bne.n	8001f3c <StartTaskFan+0x84>
			if (flag_speed) {
 8001ed0:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <StartTaskFan+0xc4>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d046      	beq.n	8001f66 <StartTaskFan+0xae>
				pwm_speed = (uint32_t) (speed_set * coeff_speed);
 8001ed8:	4b29      	ldr	r3, [pc, #164]	; (8001f80 <StartTaskFan+0xc8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fb43 	bl	8000568 <__aeabi_f2d>
 8001ee2:	a323      	add	r3, pc, #140	; (adr r3, 8001f70 <StartTaskFan+0xb8>)
 8001ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee8:	f7fe fb96 	bl	8000618 <__aeabi_dmul>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4610      	mov	r0, r2
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f7fe fe68 	bl	8000bc8 <__aeabi_d2uiz>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	4b21      	ldr	r3, [pc, #132]	; (8001f84 <StartTaskFan+0xcc>)
 8001efe:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_speed);
 8001f00:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <StartTaskFan+0xcc>)
 8001f02:	881a      	ldrh	r2, [r3, #0]
 8001f04:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <StartTaskFan+0xd0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	641a      	str	r2, [r3, #64]	; 0x40

				if (State_Machine == FAN_IDLE && speed_set > 0) {
 8001f0a:	4b1b      	ldr	r3, [pc, #108]	; (8001f78 <StartTaskFan+0xc0>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d110      	bne.n	8001f34 <StartTaskFan+0x7c>
 8001f12:	4b1b      	ldr	r3, [pc, #108]	; (8001f80 <StartTaskFan+0xc8>)
 8001f14:	edd3 7a00 	vldr	s15, [r3]
 8001f18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f20:	dd08      	ble.n	8001f34 <StartTaskFan+0x7c>
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 8001f22:	2201      	movs	r2, #1
 8001f24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f28:	4818      	ldr	r0, [pc, #96]	; (8001f8c <StartTaskFan+0xd4>)
 8001f2a:	f001 ff43 	bl	8003db4 <HAL_GPIO_WritePin>
							1);
					State_Machine = FAN_ON;
 8001f2e:	4b12      	ldr	r3, [pc, #72]	; (8001f78 <StartTaskFan+0xc0>)
 8001f30:	2202      	movs	r2, #2
 8001f32:	701a      	strb	r2, [r3, #0]
				}
				flag_speed = 0;
 8001f34:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <StartTaskFan+0xc4>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	701a      	strb	r2, [r3, #0]
			if (flag_speed) {
 8001f3a:	e014      	b.n	8001f66 <StartTaskFan+0xae>
			}
		} else if (State_Machine == HEATER_BLOWING) {
 8001f3c:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <StartTaskFan+0xc0>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b05      	cmp	r3, #5
 8001f42:	d110      	bne.n	8001f66 <StartTaskFan+0xae>
			osDelay(30000);
 8001f44:	f247 5030 	movw	r0, #30000	; 0x7530
 8001f48:	f004 fd85 	bl	8006a56 <osDelay>
			State_Machine = STOP;
 8001f4c:	4b0a      	ldr	r3, [pc, #40]	; (8001f78 <StartTaskFan+0xc0>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2108      	movs	r1, #8
 8001f56:	480e      	ldr	r0, [pc, #56]	; (8001f90 <StartTaskFan+0xd8>)
 8001f58:	f001 ff2c 	bl	8003db4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2102      	movs	r1, #2
 8001f60:	480b      	ldr	r0, [pc, #44]	; (8001f90 <StartTaskFan+0xd8>)
 8001f62:	f001 ff27 	bl	8003db4 <HAL_GPIO_WritePin>
		}

		osDelay(5000);
 8001f66:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f6a:	f004 fd74 	bl	8006a56 <osDelay>
		if (State_Machine == FAN_IDLE || State_Machine == WORKING) {
 8001f6e:	e7a7      	b.n	8001ec0 <StartTaskFan+0x8>
 8001f70:	9999999a 	.word	0x9999999a
 8001f74:	3fc99999 	.word	0x3fc99999
 8001f78:	2000071c 	.word	0x2000071c
 8001f7c:	200005f5 	.word	0x200005f5
 8001f80:	20000604 	.word	0x20000604
 8001f84:	2000060a 	.word	0x2000060a
 8001f88:	200004f4 	.word	0x200004f4
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40020c00 	.word	0x40020c00

08001f94 <StartTaskSendData>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskSendData */
void StartTaskSendData(void const * argument)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b088      	sub	sp, #32
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSendData */
	/* Infinite loop */
	for (;;) {
		if (request) {
 8001f9c:	4b66      	ldr	r3, [pc, #408]	; (8002138 <StartTaskSendData+0x1a4>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f000 80c3 	beq.w	800212c <StartTaskSendData+0x198>
			uint8_t state_heater = HAL_GPIO_ReadPin(Thermostat_GPIO_Port,
 8001fa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001faa:	4864      	ldr	r0, [pc, #400]	; (800213c <StartTaskSendData+0x1a8>)
 8001fac:	f001 feea 	bl	8003d84 <HAL_GPIO_ReadPin>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	76bb      	strb	r3, [r7, #26]
			Thermostat_Pin);
			uint8_t state_fan = HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin);
 8001fb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb8:	4860      	ldr	r0, [pc, #384]	; (800213c <StartTaskSendData+0x1a8>)
 8001fba:	f001 fee3 	bl	8003d84 <HAL_GPIO_ReadPin>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	767b      	strb	r3, [r7, #25]
			uint8_t state_fc = HAL_GPIO_ReadPin(FC_Failure_GPIO_Port,
 8001fc2:	2110      	movs	r1, #16
 8001fc4:	485e      	ldr	r0, [pc, #376]	; (8002140 <StartTaskSendData+0x1ac>)
 8001fc6:	f001 fedd 	bl	8003d84 <HAL_GPIO_ReadPin>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	763b      	strb	r3, [r7, #24]
			FC_Failure_Pin);

			float sum = 0;
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
			for (uint8_t i = 0; i < 10; i++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	76fb      	strb	r3, [r7, #27]
 8001fd8:	e00e      	b.n	8001ff8 <StartTaskSendData+0x64>
				sum += readTemp(1000);
 8001fda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fde:	f7ff fc6f 	bl	80018c0 <readTemp>
 8001fe2:	eeb0 7a40 	vmov.f32	s14, s0
 8001fe6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fee:	edc7 7a07 	vstr	s15, [r7, #28]
			for (uint8_t i = 0; i < 10; i++) {
 8001ff2:	7efb      	ldrb	r3, [r7, #27]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	76fb      	strb	r3, [r7, #27]
 8001ff8:	7efb      	ldrb	r3, [r7, #27]
 8001ffa:	2b09      	cmp	r3, #9
 8001ffc:	d9ed      	bls.n	8001fda <StartTaskSendData+0x46>
			}
			temp = sum / 10;
 8001ffe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002002:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002006:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800200a:	4b4e      	ldr	r3, [pc, #312]	; (8002144 <StartTaskSendData+0x1b0>)
 800200c:	edc3 7a00 	vstr	s15, [r3]
//			temp = readTemp(1000);

//			memset(tx_buffer,0,14);

			uint8_t datatx[14];
			datatx[0] = 'd';
 8002010:	2364      	movs	r3, #100	; 0x64
 8002012:	723b      	strb	r3, [r7, #8]

			data32.fValue = temp_set;
 8002014:	4b4c      	ldr	r3, [pc, #304]	; (8002148 <StartTaskSendData+0x1b4>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a4c      	ldr	r2, [pc, #304]	; (800214c <StartTaskSendData+0x1b8>)
 800201a:	6013      	str	r3, [r2, #0]
			for (i = 0; i < 4; i++) {
 800201c:	4b4c      	ldr	r3, [pc, #304]	; (8002150 <StartTaskSendData+0x1bc>)
 800201e:	2200      	movs	r2, #0
 8002020:	701a      	strb	r2, [r3, #0]
 8002022:	e011      	b.n	8002048 <StartTaskSendData+0xb4>
				datatx[i + 1] = data32.cValue[i];
 8002024:	4b4a      	ldr	r3, [pc, #296]	; (8002150 <StartTaskSendData+0x1bc>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	4619      	mov	r1, r3
 800202a:	4b49      	ldr	r3, [pc, #292]	; (8002150 <StartTaskSendData+0x1bc>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	3301      	adds	r3, #1
 8002030:	4a46      	ldr	r2, [pc, #280]	; (800214c <StartTaskSendData+0x1b8>)
 8002032:	5c52      	ldrb	r2, [r2, r1]
 8002034:	3320      	adds	r3, #32
 8002036:	443b      	add	r3, r7
 8002038:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (i = 0; i < 4; i++) {
 800203c:	4b44      	ldr	r3, [pc, #272]	; (8002150 <StartTaskSendData+0x1bc>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	b2da      	uxtb	r2, r3
 8002044:	4b42      	ldr	r3, [pc, #264]	; (8002150 <StartTaskSendData+0x1bc>)
 8002046:	701a      	strb	r2, [r3, #0]
 8002048:	4b41      	ldr	r3, [pc, #260]	; (8002150 <StartTaskSendData+0x1bc>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d9e9      	bls.n	8002024 <StartTaskSendData+0x90>
			}

			data32.fValue = temp;
 8002050:	4b3c      	ldr	r3, [pc, #240]	; (8002144 <StartTaskSendData+0x1b0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a3d      	ldr	r2, [pc, #244]	; (800214c <StartTaskSendData+0x1b8>)
 8002056:	6013      	str	r3, [r2, #0]
			for (i = 0; i < 4; i++) {
 8002058:	4b3d      	ldr	r3, [pc, #244]	; (8002150 <StartTaskSendData+0x1bc>)
 800205a:	2200      	movs	r2, #0
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	e011      	b.n	8002084 <StartTaskSendData+0xf0>
				datatx[i + 5] = data32.cValue[i];
 8002060:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <StartTaskSendData+0x1bc>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	4b3a      	ldr	r3, [pc, #232]	; (8002150 <StartTaskSendData+0x1bc>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	3305      	adds	r3, #5
 800206c:	4a37      	ldr	r2, [pc, #220]	; (800214c <StartTaskSendData+0x1b8>)
 800206e:	5c52      	ldrb	r2, [r2, r1]
 8002070:	3320      	adds	r3, #32
 8002072:	443b      	add	r3, r7
 8002074:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (i = 0; i < 4; i++) {
 8002078:	4b35      	ldr	r3, [pc, #212]	; (8002150 <StartTaskSendData+0x1bc>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	3301      	adds	r3, #1
 800207e:	b2da      	uxtb	r2, r3
 8002080:	4b33      	ldr	r3, [pc, #204]	; (8002150 <StartTaskSendData+0x1bc>)
 8002082:	701a      	strb	r2, [r3, #0]
 8002084:	4b32      	ldr	r3, [pc, #200]	; (8002150 <StartTaskSendData+0x1bc>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d9e9      	bls.n	8002060 <StartTaskSendData+0xcc>
			}

			data32.fValue = (float) pwm_temp / PWM_MAX * MAX_CAP;
 800208c:	4b31      	ldr	r3, [pc, #196]	; (8002154 <StartTaskSendData+0x1c0>)
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	ee07 3a90 	vmov	s15, r3
 8002094:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002098:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8002158 <StartTaskSendData+0x1c4>
 800209c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a0:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800215c <StartTaskSendData+0x1c8>
 80020a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a8:	4b28      	ldr	r3, [pc, #160]	; (800214c <StartTaskSendData+0x1b8>)
 80020aa:	edc3 7a00 	vstr	s15, [r3]
			for (i = 0; i < 4; i++) {
 80020ae:	4b28      	ldr	r3, [pc, #160]	; (8002150 <StartTaskSendData+0x1bc>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
 80020b4:	e011      	b.n	80020da <StartTaskSendData+0x146>
				datatx[i + 9] = data32.cValue[i];
 80020b6:	4b26      	ldr	r3, [pc, #152]	; (8002150 <StartTaskSendData+0x1bc>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	4619      	mov	r1, r3
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <StartTaskSendData+0x1bc>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	3309      	adds	r3, #9
 80020c2:	4a22      	ldr	r2, [pc, #136]	; (800214c <StartTaskSendData+0x1b8>)
 80020c4:	5c52      	ldrb	r2, [r2, r1]
 80020c6:	3320      	adds	r3, #32
 80020c8:	443b      	add	r3, r7
 80020ca:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (i = 0; i < 4; i++) {
 80020ce:	4b20      	ldr	r3, [pc, #128]	; (8002150 <StartTaskSendData+0x1bc>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	3301      	adds	r3, #1
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	4b1e      	ldr	r3, [pc, #120]	; (8002150 <StartTaskSendData+0x1bc>)
 80020d8:	701a      	strb	r2, [r3, #0]
 80020da:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <StartTaskSendData+0x1bc>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b03      	cmp	r3, #3
 80020e0:	d9e9      	bls.n	80020b6 <StartTaskSendData+0x122>
			}

			datatx[13] = State_Machine << 3 | state_heater << 2
 80020e2:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <StartTaskSendData+0x1cc>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	b25a      	sxtb	r2, r3
 80020ea:	7ebb      	ldrb	r3, [r7, #26]
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	b25b      	sxtb	r3, r3
 80020f0:	4313      	orrs	r3, r2
 80020f2:	b25a      	sxtb	r2, r3
					| state_fan << 1 | state_fc;
 80020f4:	7e7b      	ldrb	r3, [r7, #25]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	b25b      	sxtb	r3, r3
 80020fa:	4313      	orrs	r3, r2
 80020fc:	b25a      	sxtb	r2, r3
 80020fe:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002102:	4313      	orrs	r3, r2
 8002104:	b25b      	sxtb	r3, r3
 8002106:	b2db      	uxtb	r3, r3
			datatx[13] = State_Machine << 3 | state_heater << 2
 8002108:	757b      	strb	r3, [r7, #21]

			PrepareData(datatx, 14);
 800210a:	f107 0308 	add.w	r3, r7, #8
 800210e:	210e      	movs	r1, #14
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff fca3 	bl	8001a5c <PrepareData>

			HAL_UART_Transmit(&huart6, (uint8_t*) tx_buffer, txSize, HAL_MAX_DELAY);
 8002116:	4b13      	ldr	r3, [pc, #76]	; (8002164 <StartTaskSendData+0x1d0>)
 8002118:	881a      	ldrh	r2, [r3, #0]
 800211a:	f04f 33ff 	mov.w	r3, #4294967295
 800211e:	4912      	ldr	r1, [pc, #72]	; (8002168 <StartTaskSendData+0x1d4>)
 8002120:	4812      	ldr	r0, [pc, #72]	; (800216c <StartTaskSendData+0x1d8>)
 8002122:	f003 fa46 	bl	80055b2 <HAL_UART_Transmit>

			request = 0;
 8002126:	4b04      	ldr	r3, [pc, #16]	; (8002138 <StartTaskSendData+0x1a4>)
 8002128:	2200      	movs	r2, #0
 800212a:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1000);
 800212c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002130:	f004 fc91 	bl	8006a56 <osDelay>
		if (request) {
 8002134:	e732      	b.n	8001f9c <StartTaskSendData+0x8>
 8002136:	bf00      	nop
 8002138:	200005f6 	.word	0x200005f6
 800213c:	40021000 	.word	0x40021000
 8002140:	40020c00 	.word	0x40020c00
 8002144:	200005fc 	.word	0x200005fc
 8002148:	20000600 	.word	0x20000600
 800214c:	20000718 	.word	0x20000718
 8002150:	200005f7 	.word	0x200005f7
 8002154:	20000608 	.word	0x20000608
 8002158:	4479c000 	.word	0x4479c000
 800215c:	459c4000 	.word	0x459c4000
 8002160:	2000071c 	.word	0x2000071c
 8002164:	2000064c 	.word	0x2000064c
 8002168:	2000060c 	.word	0x2000060c
 800216c:	2000053c 	.word	0x2000053c

08002170 <StartTaskReadTemp>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReadTemp */
void StartTaskReadTemp(void const * argument)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskReadTemp */
	/* Infinite loop */
	for (;;) {
		float sum = 0;
 8002178:	f04f 0300 	mov.w	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
		for (uint8_t i = 0; i < 10; i++) {
 800217e:	2300      	movs	r3, #0
 8002180:	72fb      	strb	r3, [r7, #11]
 8002182:	e00e      	b.n	80021a2 <StartTaskReadTemp+0x32>
			sum += readTemp(1000);
 8002184:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002188:	f7ff fb9a 	bl	80018c0 <readTemp>
 800218c:	eeb0 7a40 	vmov.f32	s14, s0
 8002190:	edd7 7a03 	vldr	s15, [r7, #12]
 8002194:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002198:	edc7 7a03 	vstr	s15, [r7, #12]
		for (uint8_t i = 0; i < 10; i++) {
 800219c:	7afb      	ldrb	r3, [r7, #11]
 800219e:	3301      	adds	r3, #1
 80021a0:	72fb      	strb	r3, [r7, #11]
 80021a2:	7afb      	ldrb	r3, [r7, #11]
 80021a4:	2b09      	cmp	r3, #9
 80021a6:	d9ed      	bls.n	8002184 <StartTaskReadTemp+0x14>
		}
		temp = sum / 10;
 80021a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80021ac:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80021b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021b4:	4b03      	ldr	r3, [pc, #12]	; (80021c4 <StartTaskReadTemp+0x54>)
 80021b6:	edc3 7a00 	vstr	s15, [r3]
		osDelay(1000);
 80021ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021be:	f004 fc4a 	bl	8006a56 <osDelay>
	for (;;) {
 80021c2:	e7d9      	b.n	8002178 <StartTaskReadTemp+0x8>
 80021c4:	200005fc 	.word	0x200005fc

080021c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021cc:	b672      	cpsid	i
}
 80021ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80021d0:	e7fe      	b.n	80021d0 <Error_Handler+0x8>
	...

080021d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	607b      	str	r3, [r7, #4]
 80021de:	4b12      	ldr	r3, [pc, #72]	; (8002228 <HAL_MspInit+0x54>)
 80021e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e2:	4a11      	ldr	r2, [pc, #68]	; (8002228 <HAL_MspInit+0x54>)
 80021e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021e8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ea:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <HAL_MspInit+0x54>)
 80021ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	603b      	str	r3, [r7, #0]
 80021fa:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <HAL_MspInit+0x54>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <HAL_MspInit+0x54>)
 8002200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002204:	6413      	str	r3, [r2, #64]	; 0x40
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <HAL_MspInit+0x54>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220e:	603b      	str	r3, [r7, #0]
 8002210:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	210f      	movs	r1, #15
 8002216:	f06f 0001 	mvn.w	r0, #1
 800221a:	f000 ffce 	bl	80031ba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800

0800222c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a17      	ldr	r2, [pc, #92]	; (80022a8 <HAL_ADC_MspInit+0x7c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d127      	bne.n	800229e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	4b16      	ldr	r3, [pc, #88]	; (80022ac <HAL_ADC_MspInit+0x80>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	4a15      	ldr	r2, [pc, #84]	; (80022ac <HAL_ADC_MspInit+0x80>)
 8002258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225c:	6453      	str	r3, [r2, #68]	; 0x44
 800225e:	4b13      	ldr	r3, [pc, #76]	; (80022ac <HAL_ADC_MspInit+0x80>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <HAL_ADC_MspInit+0x80>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a0e      	ldr	r2, [pc, #56]	; (80022ac <HAL_ADC_MspInit+0x80>)
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <HAL_ADC_MspInit+0x80>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_Temp_Pin;
 8002286:	2320      	movs	r3, #32
 8002288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800228a:	2303      	movs	r3, #3
 800228c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Temp_GPIO_Port, &GPIO_InitStruct);
 8002292:	f107 0314 	add.w	r3, r7, #20
 8002296:	4619      	mov	r1, r3
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <HAL_ADC_MspInit+0x84>)
 800229a:	f001 fbc7 	bl	8003a2c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3728      	adds	r7, #40	; 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40012000 	.word	0x40012000
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40020000 	.word	0x40020000

080022b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0b      	ldr	r2, [pc, #44]	; (80022f0 <HAL_TIM_Base_MspInit+0x3c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d10d      	bne.n	80022e2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <HAL_TIM_Base_MspInit+0x40>)
 80022cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ce:	4a09      	ldr	r2, [pc, #36]	; (80022f4 <HAL_TIM_Base_MspInit+0x40>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6453      	str	r3, [r2, #68]	; 0x44
 80022d6:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <HAL_TIM_Base_MspInit+0x40>)
 80022d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40010000 	.word	0x40010000
 80022f4:	40023800 	.word	0x40023800

080022f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b088      	sub	sp, #32
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a12      	ldr	r2, [pc, #72]	; (8002360 <HAL_TIM_MspPostInit+0x68>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d11e      	bne.n	8002358 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_TIM_MspPostInit+0x6c>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a10      	ldr	r2, [pc, #64]	; (8002364 <HAL_TIM_MspPostInit+0x6c>)
 8002324:	f043 0310 	orr.w	r3, r3, #16
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <HAL_TIM_MspPostInit+0x6c>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0310 	and.w	r3, r3, #16
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_Heater_Pin|PWM_Fan_Pin;
 8002336:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800233a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002348:	2301      	movs	r3, #1
 800234a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	4619      	mov	r1, r3
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <HAL_TIM_MspPostInit+0x70>)
 8002354:	f001 fb6a 	bl	8003a2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40010000 	.word	0x40010000
 8002364:	40023800 	.word	0x40023800
 8002368:	40021000 	.word	0x40021000

0800236c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	; 0x28
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	60da      	str	r2, [r3, #12]
 8002382:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a34      	ldr	r2, [pc, #208]	; (800245c <HAL_UART_MspInit+0xf0>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d162      	bne.n	8002454 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	4b33      	ldr	r3, [pc, #204]	; (8002460 <HAL_UART_MspInit+0xf4>)
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	4a32      	ldr	r2, [pc, #200]	; (8002460 <HAL_UART_MspInit+0xf4>)
 8002398:	f043 0320 	orr.w	r3, r3, #32
 800239c:	6453      	str	r3, [r2, #68]	; 0x44
 800239e:	4b30      	ldr	r3, [pc, #192]	; (8002460 <HAL_UART_MspInit+0xf4>)
 80023a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a2:	f003 0320 	and.w	r3, r3, #32
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	4b2c      	ldr	r3, [pc, #176]	; (8002460 <HAL_UART_MspInit+0xf4>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	4a2b      	ldr	r2, [pc, #172]	; (8002460 <HAL_UART_MspInit+0xf4>)
 80023b4:	f043 0304 	orr.w	r3, r3, #4
 80023b8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ba:	4b29      	ldr	r3, [pc, #164]	; (8002460 <HAL_UART_MspInit+0xf4>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f003 0304 	and.w	r3, r3, #4
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023c6:	23c0      	movs	r3, #192	; 0xc0
 80023c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d2:	2303      	movs	r3, #3
 80023d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023d6:	2308      	movs	r3, #8
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4619      	mov	r1, r3
 80023e0:	4820      	ldr	r0, [pc, #128]	; (8002464 <HAL_UART_MspInit+0xf8>)
 80023e2:	f001 fb23 	bl	8003a2c <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80023e6:	4b20      	ldr	r3, [pc, #128]	; (8002468 <HAL_UART_MspInit+0xfc>)
 80023e8:	4a20      	ldr	r2, [pc, #128]	; (800246c <HAL_UART_MspInit+0x100>)
 80023ea:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80023ec:	4b1e      	ldr	r3, [pc, #120]	; (8002468 <HAL_UART_MspInit+0xfc>)
 80023ee:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80023f2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023f4:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <HAL_UART_MspInit+0xfc>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023fa:	4b1b      	ldr	r3, [pc, #108]	; (8002468 <HAL_UART_MspInit+0xfc>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002400:	4b19      	ldr	r3, [pc, #100]	; (8002468 <HAL_UART_MspInit+0xfc>)
 8002402:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002406:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002408:	4b17      	ldr	r3, [pc, #92]	; (8002468 <HAL_UART_MspInit+0xfc>)
 800240a:	2200      	movs	r2, #0
 800240c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800240e:	4b16      	ldr	r3, [pc, #88]	; (8002468 <HAL_UART_MspInit+0xfc>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002414:	4b14      	ldr	r3, [pc, #80]	; (8002468 <HAL_UART_MspInit+0xfc>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800241a:	4b13      	ldr	r3, [pc, #76]	; (8002468 <HAL_UART_MspInit+0xfc>)
 800241c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002420:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002422:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_UART_MspInit+0xfc>)
 8002424:	2200      	movs	r2, #0
 8002426:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002428:	480f      	ldr	r0, [pc, #60]	; (8002468 <HAL_UART_MspInit+0xfc>)
 800242a:	f000 fefd 	bl	8003228 <HAL_DMA_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002434:	f7ff fec8 	bl	80021c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <HAL_UART_MspInit+0xfc>)
 800243c:	639a      	str	r2, [r3, #56]	; 0x38
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <HAL_UART_MspInit+0xfc>)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	2105      	movs	r1, #5
 8002448:	2047      	movs	r0, #71	; 0x47
 800244a:	f000 feb6 	bl	80031ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800244e:	2047      	movs	r0, #71	; 0x47
 8002450:	f000 fecf 	bl	80031f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002454:	bf00      	nop
 8002456:	3728      	adds	r7, #40	; 0x28
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40011400 	.word	0x40011400
 8002460:	40023800 	.word	0x40023800
 8002464:	40020800 	.word	0x40020800
 8002468:	20000580 	.word	0x20000580
 800246c:	40026428 	.word	0x40026428

08002470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002474:	e7fe      	b.n	8002474 <NMI_Handler+0x4>

08002476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800247a:	e7fe      	b.n	800247a <HardFault_Handler+0x4>

0800247c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002480:	e7fe      	b.n	8002480 <MemManage_Handler+0x4>

08002482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002486:	e7fe      	b.n	8002486 <BusFault_Handler+0x4>

08002488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800248c:	e7fe      	b.n	800248c <UsageFault_Handler+0x4>

0800248e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024a0:	f000 f980 	bl	80027a4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80024a4:	f005 f886 	bl	80075b4 <xTaskGetSchedulerState>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d001      	beq.n	80024b2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80024ae:	f005 fac3 	bl	8007a38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FC_Failure_Pin);
 80024ba:	2010      	movs	r0, #16
 80024bc:	f001 fc94 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Thermostat_Pin);
 80024c8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80024cc:	f001 fc8c 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <DMA2_Stream1_IRQHandler+0x10>)
 80024da:	f001 f83d 	bl	8003558 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000580 	.word	0x20000580

080024e8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80024ec:	4802      	ldr	r0, [pc, #8]	; (80024f8 <USART6_IRQHandler+0x10>)
 80024ee:	f003 f957 	bl	80057a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	2000053c 	.word	0x2000053c

080024fc <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
	return 1;
 8002500:	2301      	movs	r3, #1
}
 8002502:	4618      	mov	r0, r3
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <_kill>:

int _kill(int pid, int sig) {
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 8002516:	f006 facb 	bl	8008ab0 <__errno>
 800251a:	4603      	mov	r3, r0
 800251c:	2216      	movs	r2, #22
 800251e:	601a      	str	r2, [r3, #0]
	return -1;
 8002520:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <_exit>:

void _exit(int status) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002534:	f04f 31ff 	mov.w	r1, #4294967295
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ffe7 	bl	800250c <_kill>
	while (1) {
 800253e:	e7fe      	b.n	800253e <_exit+0x12>

08002540 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	e00a      	b.n	8002568 <_read+0x28>
		*ptr++ = __io_getchar();
 8002552:	f3af 8000 	nop.w
 8002556:	4601      	mov	r1, r0
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	1c5a      	adds	r2, r3, #1
 800255c:	60ba      	str	r2, [r7, #8]
 800255e:	b2ca      	uxtb	r2, r1
 8002560:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	3301      	adds	r3, #1
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	429a      	cmp	r2, r3
 800256e:	dbf0      	blt.n	8002552 <_read+0x12>
	}

	return len;
 8002570:	687b      	ldr	r3, [r7, #4]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 800257a:	b580      	push	{r7, lr}
 800257c:	b086      	sub	sp, #24
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e009      	b.n	80025a0 <_write+0x26>
		__io_putchar(*ptr++);
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	1c5a      	adds	r2, r3, #1
 8002590:	60ba      	str	r2, [r7, #8]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4618      	mov	r0, r3
 8002596:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	3301      	adds	r3, #1
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	dbf1      	blt.n	800258c <_write+0x12>
	}
	return len;
 80025a8:	687b      	ldr	r3, [r7, #4]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <_close>:

int _close(int file) {
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80025ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025be:	4618      	mov	r0, r3
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <_fstat>:

int _fstat(int file, struct stat *st) {
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025da:	605a      	str	r2, [r3, #4]
	return 0;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <_isatty>:

int _isatty(int file) {
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80025f2:	2301      	movs	r3, #1
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
	...

0800261c <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8002624:	4a14      	ldr	r2, [pc, #80]	; (8002678 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8002626:	4b15      	ldr	r3, [pc, #84]	; (800267c <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8002630:	4b13      	ldr	r3, [pc, #76]	; (8002680 <_sbrk+0x64>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d102      	bne.n	800263e <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8002638:	4b11      	ldr	r3, [pc, #68]	; (8002680 <_sbrk+0x64>)
 800263a:	4a12      	ldr	r2, [pc, #72]	; (8002684 <_sbrk+0x68>)
 800263c:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800263e:	4b10      	ldr	r3, [pc, #64]	; (8002680 <_sbrk+0x64>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4413      	add	r3, r2
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	429a      	cmp	r2, r3
 800264a:	d207      	bcs.n	800265c <_sbrk+0x40>
		errno = ENOMEM;
 800264c:	f006 fa30 	bl	8008ab0 <__errno>
 8002650:	4603      	mov	r3, r0
 8002652:	220c      	movs	r2, #12
 8002654:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8002656:	f04f 33ff 	mov.w	r3, #4294967295
 800265a:	e009      	b.n	8002670 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 800265c:	4b08      	ldr	r3, [pc, #32]	; (8002680 <_sbrk+0x64>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8002662:	4b07      	ldr	r3, [pc, #28]	; (8002680 <_sbrk+0x64>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4413      	add	r3, r2
 800266a:	4a05      	ldr	r2, [pc, #20]	; (8002680 <_sbrk+0x64>)
 800266c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800266e:	68fb      	ldr	r3, [r7, #12]
}
 8002670:	4618      	mov	r0, r3
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20030000 	.word	0x20030000
 800267c:	00000400 	.word	0x00000400
 8002680:	20000720 	.word	0x20000720
 8002684:	200045c8 	.word	0x200045c8

08002688 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <SystemInit+0x20>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002692:	4a05      	ldr	r2, [pc, #20]	; (80026a8 <SystemInit+0x20>)
 8002694:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002698:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800269c:	bf00      	nop
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026b0:	480d      	ldr	r0, [pc, #52]	; (80026e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026b2:	490e      	ldr	r1, [pc, #56]	; (80026ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026b4:	4a0e      	ldr	r2, [pc, #56]	; (80026f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b8:	e002      	b.n	80026c0 <LoopCopyDataInit>

080026ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026be:	3304      	adds	r3, #4

080026c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c4:	d3f9      	bcc.n	80026ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026c6:	4a0b      	ldr	r2, [pc, #44]	; (80026f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026c8:	4c0b      	ldr	r4, [pc, #44]	; (80026f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026cc:	e001      	b.n	80026d2 <LoopFillZerobss>

080026ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d0:	3204      	adds	r2, #4

080026d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d4:	d3fb      	bcc.n	80026ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026d6:	f7ff ffd7 	bl	8002688 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026da:	f006 f9ef 	bl	8008abc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026de:	f7fe fdd7 	bl	8001290 <main>
  bx  lr    
 80026e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026e4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80026e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ec:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80026f0:	0800ad44 	.word	0x0800ad44
  ldr r2, =_sbss
 80026f4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80026f8:	200045c8 	.word	0x200045c8

080026fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026fc:	e7fe      	b.n	80026fc <ADC_IRQHandler>
	...

08002700 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002704:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <HAL_Init+0x40>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a0d      	ldr	r2, [pc, #52]	; (8002740 <HAL_Init+0x40>)
 800270a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800270e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_Init+0x40>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0a      	ldr	r2, [pc, #40]	; (8002740 <HAL_Init+0x40>)
 8002716:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800271a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800271c:	4b08      	ldr	r3, [pc, #32]	; (8002740 <HAL_Init+0x40>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a07      	ldr	r2, [pc, #28]	; (8002740 <HAL_Init+0x40>)
 8002722:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002726:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002728:	2003      	movs	r0, #3
 800272a:	f000 fd3b 	bl	80031a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800272e:	200f      	movs	r0, #15
 8002730:	f000 f808 	bl	8002744 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002734:	f7ff fd4e 	bl	80021d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40023c00 	.word	0x40023c00

08002744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800274c:	4b12      	ldr	r3, [pc, #72]	; (8002798 <HAL_InitTick+0x54>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b12      	ldr	r3, [pc, #72]	; (800279c <HAL_InitTick+0x58>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	4619      	mov	r1, r3
 8002756:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800275a:	fbb3 f3f1 	udiv	r3, r3, r1
 800275e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002762:	4618      	mov	r0, r3
 8002764:	f000 fd53 	bl	800320e <HAL_SYSTICK_Config>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e00e      	b.n	8002790 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b0f      	cmp	r3, #15
 8002776:	d80a      	bhi.n	800278e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002778:	2200      	movs	r2, #0
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	f04f 30ff 	mov.w	r0, #4294967295
 8002780:	f000 fd1b 	bl	80031ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002784:	4a06      	ldr	r2, [pc, #24]	; (80027a0 <HAL_InitTick+0x5c>)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	e000      	b.n	8002790 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
}
 8002790:	4618      	mov	r0, r3
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	2000000c 	.word	0x2000000c
 800279c:	20000014 	.word	0x20000014
 80027a0:	20000010 	.word	0x20000010

080027a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027a8:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <HAL_IncTick+0x20>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	461a      	mov	r2, r3
 80027ae:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <HAL_IncTick+0x24>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4413      	add	r3, r2
 80027b4:	4a04      	ldr	r2, [pc, #16]	; (80027c8 <HAL_IncTick+0x24>)
 80027b6:	6013      	str	r3, [r2, #0]
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20000014 	.word	0x20000014
 80027c8:	20000724 	.word	0x20000724

080027cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  return uwTick;
 80027d0:	4b03      	ldr	r3, [pc, #12]	; (80027e0 <HAL_GetTick+0x14>)
 80027d2:	681b      	ldr	r3, [r3, #0]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	20000724 	.word	0x20000724

080027e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ec:	2300      	movs	r3, #0
 80027ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e033      	b.n	8002862 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d109      	bne.n	8002816 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff fd12 	bl	800222c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	f003 0310 	and.w	r3, r3, #16
 800281e:	2b00      	cmp	r3, #0
 8002820:	d118      	bne.n	8002854 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800282a:	f023 0302 	bic.w	r3, r3, #2
 800282e:	f043 0202 	orr.w	r2, r3, #2
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 fae8 	bl	8002e0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f023 0303 	bic.w	r3, r3, #3
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	641a      	str	r2, [r3, #64]	; 0x40
 8002852:	e001      	b.n	8002858 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002860:	7bfb      	ldrb	r3, [r7, #15]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_ADC_Start+0x1a>
 8002882:	2302      	movs	r3, #2
 8002884:	e0b2      	b.n	80029ec <HAL_ADC_Start+0x180>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b01      	cmp	r3, #1
 800289a:	d018      	beq.n	80028ce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028ac:	4b52      	ldr	r3, [pc, #328]	; (80029f8 <HAL_ADC_Start+0x18c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a52      	ldr	r2, [pc, #328]	; (80029fc <HAL_ADC_Start+0x190>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	0c9a      	lsrs	r2, r3, #18
 80028b8:	4613      	mov	r3, r2
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	4413      	add	r3, r2
 80028be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028c0:	e002      	b.n	80028c8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	3b01      	subs	r3, #1
 80028c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f9      	bne.n	80028c2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d17a      	bne.n	80029d2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80028e4:	f023 0301 	bic.w	r3, r3, #1
 80028e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d007      	beq.n	800290e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002906:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291a:	d106      	bne.n	800292a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002920:	f023 0206 	bic.w	r2, r3, #6
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	645a      	str	r2, [r3, #68]	; 0x44
 8002928:	e002      	b.n	8002930 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002938:	4b31      	ldr	r3, [pc, #196]	; (8002a00 <HAL_ADC_Start+0x194>)
 800293a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002944:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f003 031f 	and.w	r3, r3, #31
 800294e:	2b00      	cmp	r3, #0
 8002950:	d12a      	bne.n	80029a8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a2b      	ldr	r2, [pc, #172]	; (8002a04 <HAL_ADC_Start+0x198>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d015      	beq.n	8002988 <HAL_ADC_Start+0x11c>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a29      	ldr	r2, [pc, #164]	; (8002a08 <HAL_ADC_Start+0x19c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d105      	bne.n	8002972 <HAL_ADC_Start+0x106>
 8002966:	4b26      	ldr	r3, [pc, #152]	; (8002a00 <HAL_ADC_Start+0x194>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f003 031f 	and.w	r3, r3, #31
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00a      	beq.n	8002988 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a25      	ldr	r2, [pc, #148]	; (8002a0c <HAL_ADC_Start+0x1a0>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d136      	bne.n	80029ea <HAL_ADC_Start+0x17e>
 800297c:	4b20      	ldr	r3, [pc, #128]	; (8002a00 <HAL_ADC_Start+0x194>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 0310 	and.w	r3, r3, #16
 8002984:	2b00      	cmp	r3, #0
 8002986:	d130      	bne.n	80029ea <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d129      	bne.n	80029ea <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029a4:	609a      	str	r2, [r3, #8]
 80029a6:	e020      	b.n	80029ea <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a15      	ldr	r2, [pc, #84]	; (8002a04 <HAL_ADC_Start+0x198>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d11b      	bne.n	80029ea <HAL_ADC_Start+0x17e>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d114      	bne.n	80029ea <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689a      	ldr	r2, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	e00b      	b.n	80029ea <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f043 0210 	orr.w	r2, r3, #16
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e2:	f043 0201 	orr.w	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3714      	adds	r7, #20
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	2000000c 	.word	0x2000000c
 80029fc:	431bde83 	.word	0x431bde83
 8002a00:	40012300 	.word	0x40012300
 8002a04:	40012000 	.word	0x40012000
 8002a08:	40012100 	.word	0x40012100
 8002a0c:	40012200 	.word	0x40012200

08002a10 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d101      	bne.n	8002a26 <HAL_ADC_Stop+0x16>
 8002a22:	2302      	movs	r3, #2
 8002a24:	e021      	b.n	8002a6a <HAL_ADC_Stop+0x5a>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0201 	bic.w	r2, r2, #1
 8002a3c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d109      	bne.n	8002a60 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a54:	f023 0301 	bic.w	r3, r3, #1
 8002a58:	f043 0201 	orr.w	r2, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b084      	sub	sp, #16
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
 8002a7e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a92:	d113      	bne.n	8002abc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aa2:	d10b      	bne.n	8002abc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	f043 0220 	orr.w	r2, r3, #32
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e063      	b.n	8002b84 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002abc:	f7ff fe86 	bl	80027cc <HAL_GetTick>
 8002ac0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ac2:	e021      	b.n	8002b08 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aca:	d01d      	beq.n	8002b08 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d007      	beq.n	8002ae2 <HAL_ADC_PollForConversion+0x6c>
 8002ad2:	f7ff fe7b 	bl	80027cc <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d212      	bcs.n	8002b08 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d00b      	beq.n	8002b08 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f043 0204 	orr.w	r2, r3, #4
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e03d      	b.n	8002b84 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d1d6      	bne.n	8002ac4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f06f 0212 	mvn.w	r2, #18
 8002b1e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d123      	bne.n	8002b82 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d11f      	bne.n	8002b82 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b48:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d111      	bne.n	8002b82 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d105      	bne.n	8002b82 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f043 0201 	orr.w	r2, r3, #1
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d101      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x1c>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e113      	b.n	8002dec <HAL_ADC_ConfigChannel+0x244>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b09      	cmp	r3, #9
 8002bd2:	d925      	bls.n	8002c20 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68d9      	ldr	r1, [r3, #12]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	461a      	mov	r2, r3
 8002be2:	4613      	mov	r3, r2
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	4413      	add	r3, r2
 8002be8:	3b1e      	subs	r3, #30
 8002bea:	2207      	movs	r2, #7
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43da      	mvns	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	400a      	ands	r2, r1
 8002bf8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68d9      	ldr	r1, [r3, #12]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4403      	add	r3, r0
 8002c12:	3b1e      	subs	r3, #30
 8002c14:	409a      	lsls	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	e022      	b.n	8002c66 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6919      	ldr	r1, [r3, #16]
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4613      	mov	r3, r2
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	4413      	add	r3, r2
 8002c34:	2207      	movs	r2, #7
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	400a      	ands	r2, r1
 8002c42:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6919      	ldr	r1, [r3, #16]
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4618      	mov	r0, r3
 8002c56:	4603      	mov	r3, r0
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	4403      	add	r3, r0
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b06      	cmp	r3, #6
 8002c6c:	d824      	bhi.n	8002cb8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	3b05      	subs	r3, #5
 8002c80:	221f      	movs	r2, #31
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43da      	mvns	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	400a      	ands	r2, r1
 8002c8e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3b05      	subs	r3, #5
 8002caa:	fa00 f203 	lsl.w	r2, r0, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	635a      	str	r2, [r3, #52]	; 0x34
 8002cb6:	e04c      	b.n	8002d52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	2b0c      	cmp	r3, #12
 8002cbe:	d824      	bhi.n	8002d0a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	3b23      	subs	r3, #35	; 0x23
 8002cd2:	221f      	movs	r2, #31
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	43da      	mvns	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	400a      	ands	r2, r1
 8002ce0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	4618      	mov	r0, r3
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3b23      	subs	r3, #35	; 0x23
 8002cfc:	fa00 f203 	lsl.w	r2, r0, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	631a      	str	r2, [r3, #48]	; 0x30
 8002d08:	e023      	b.n	8002d52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	3b41      	subs	r3, #65	; 0x41
 8002d1c:	221f      	movs	r2, #31
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	43da      	mvns	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	400a      	ands	r2, r1
 8002d2a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	4618      	mov	r0, r3
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	3b41      	subs	r3, #65	; 0x41
 8002d46:	fa00 f203 	lsl.w	r2, r0, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d52:	4b29      	ldr	r3, [pc, #164]	; (8002df8 <HAL_ADC_ConfigChannel+0x250>)
 8002d54:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a28      	ldr	r2, [pc, #160]	; (8002dfc <HAL_ADC_ConfigChannel+0x254>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d10f      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x1d8>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b12      	cmp	r3, #18
 8002d66:	d10b      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1d      	ldr	r2, [pc, #116]	; (8002dfc <HAL_ADC_ConfigChannel+0x254>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d12b      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x23a>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a1c      	ldr	r2, [pc, #112]	; (8002e00 <HAL_ADC_ConfigChannel+0x258>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d003      	beq.n	8002d9c <HAL_ADC_ConfigChannel+0x1f4>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2b11      	cmp	r3, #17
 8002d9a:	d122      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a11      	ldr	r2, [pc, #68]	; (8002e00 <HAL_ADC_ConfigChannel+0x258>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d111      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dbe:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <HAL_ADC_ConfigChannel+0x25c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a11      	ldr	r2, [pc, #68]	; (8002e08 <HAL_ADC_ConfigChannel+0x260>)
 8002dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc8:	0c9a      	lsrs	r2, r3, #18
 8002dca:	4613      	mov	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002dd4:	e002      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1f9      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	40012300 	.word	0x40012300
 8002dfc:	40012000 	.word	0x40012000
 8002e00:	10000012 	.word	0x10000012
 8002e04:	2000000c 	.word	0x2000000c
 8002e08:	431bde83 	.word	0x431bde83

08002e0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e14:	4b79      	ldr	r3, [pc, #484]	; (8002ffc <ADC_Init+0x1f0>)
 8002e16:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	021a      	lsls	r2, r3, #8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6899      	ldr	r1, [r3, #8]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	4a58      	ldr	r2, [pc, #352]	; (8003000 <ADC_Init+0x1f4>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d022      	beq.n	8002eea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002eb2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6899      	ldr	r1, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ed4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	6899      	ldr	r1, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	e00f      	b.n	8002f0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ef8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0202 	bic.w	r2, r2, #2
 8002f18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6899      	ldr	r1, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	7e1b      	ldrb	r3, [r3, #24]
 8002f24:	005a      	lsls	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01b      	beq.n	8002f70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6859      	ldr	r1, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	3b01      	subs	r3, #1
 8002f64:	035a      	lsls	r2, r3, #13
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	e007      	b.n	8002f80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	051a      	lsls	r2, r3, #20
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6899      	ldr	r1, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fc2:	025a      	lsls	r2, r3, #9
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6899      	ldr	r1, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	029a      	lsls	r2, r3, #10
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	609a      	str	r2, [r3, #8]
}
 8002ff0:	bf00      	nop
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	40012300 	.word	0x40012300
 8003000:	0f000001 	.word	0x0f000001

08003004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003014:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <__NVIC_SetPriorityGrouping+0x44>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003020:	4013      	ands	r3, r2
 8003022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800302c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003036:	4a04      	ldr	r2, [pc, #16]	; (8003048 <__NVIC_SetPriorityGrouping+0x44>)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	60d3      	str	r3, [r2, #12]
}
 800303c:	bf00      	nop
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	e000ed00 	.word	0xe000ed00

0800304c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003050:	4b04      	ldr	r3, [pc, #16]	; (8003064 <__NVIC_GetPriorityGrouping+0x18>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	0a1b      	lsrs	r3, r3, #8
 8003056:	f003 0307 	and.w	r3, r3, #7
}
 800305a:	4618      	mov	r0, r3
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	e000ed00 	.word	0xe000ed00

08003068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003076:	2b00      	cmp	r3, #0
 8003078:	db0b      	blt.n	8003092 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	f003 021f 	and.w	r2, r3, #31
 8003080:	4907      	ldr	r1, [pc, #28]	; (80030a0 <__NVIC_EnableIRQ+0x38>)
 8003082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003086:	095b      	lsrs	r3, r3, #5
 8003088:	2001      	movs	r0, #1
 800308a:	fa00 f202 	lsl.w	r2, r0, r2
 800308e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	e000e100 	.word	0xe000e100

080030a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	4603      	mov	r3, r0
 80030ac:	6039      	str	r1, [r7, #0]
 80030ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	db0a      	blt.n	80030ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	490c      	ldr	r1, [pc, #48]	; (80030f0 <__NVIC_SetPriority+0x4c>)
 80030be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c2:	0112      	lsls	r2, r2, #4
 80030c4:	b2d2      	uxtb	r2, r2
 80030c6:	440b      	add	r3, r1
 80030c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030cc:	e00a      	b.n	80030e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	4908      	ldr	r1, [pc, #32]	; (80030f4 <__NVIC_SetPriority+0x50>)
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	3b04      	subs	r3, #4
 80030dc:	0112      	lsls	r2, r2, #4
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	440b      	add	r3, r1
 80030e2:	761a      	strb	r2, [r3, #24]
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000e100 	.word	0xe000e100
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b089      	sub	sp, #36	; 0x24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f1c3 0307 	rsb	r3, r3, #7
 8003112:	2b04      	cmp	r3, #4
 8003114:	bf28      	it	cs
 8003116:	2304      	movcs	r3, #4
 8003118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3304      	adds	r3, #4
 800311e:	2b06      	cmp	r3, #6
 8003120:	d902      	bls.n	8003128 <NVIC_EncodePriority+0x30>
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	3b03      	subs	r3, #3
 8003126:	e000      	b.n	800312a <NVIC_EncodePriority+0x32>
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800312c:	f04f 32ff 	mov.w	r2, #4294967295
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	43da      	mvns	r2, r3
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	401a      	ands	r2, r3
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003140:	f04f 31ff 	mov.w	r1, #4294967295
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	fa01 f303 	lsl.w	r3, r1, r3
 800314a:	43d9      	mvns	r1, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003150:	4313      	orrs	r3, r2
         );
}
 8003152:	4618      	mov	r0, r3
 8003154:	3724      	adds	r7, #36	; 0x24
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
	...

08003160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3b01      	subs	r3, #1
 800316c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003170:	d301      	bcc.n	8003176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003172:	2301      	movs	r3, #1
 8003174:	e00f      	b.n	8003196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003176:	4a0a      	ldr	r2, [pc, #40]	; (80031a0 <SysTick_Config+0x40>)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3b01      	subs	r3, #1
 800317c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800317e:	210f      	movs	r1, #15
 8003180:	f04f 30ff 	mov.w	r0, #4294967295
 8003184:	f7ff ff8e 	bl	80030a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003188:	4b05      	ldr	r3, [pc, #20]	; (80031a0 <SysTick_Config+0x40>)
 800318a:	2200      	movs	r2, #0
 800318c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800318e:	4b04      	ldr	r3, [pc, #16]	; (80031a0 <SysTick_Config+0x40>)
 8003190:	2207      	movs	r2, #7
 8003192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	e000e010 	.word	0xe000e010

080031a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ff29 	bl	8003004 <__NVIC_SetPriorityGrouping>
}
 80031b2:	bf00      	nop
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b086      	sub	sp, #24
 80031be:	af00      	add	r7, sp, #0
 80031c0:	4603      	mov	r3, r0
 80031c2:	60b9      	str	r1, [r7, #8]
 80031c4:	607a      	str	r2, [r7, #4]
 80031c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031cc:	f7ff ff3e 	bl	800304c <__NVIC_GetPriorityGrouping>
 80031d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68b9      	ldr	r1, [r7, #8]
 80031d6:	6978      	ldr	r0, [r7, #20]
 80031d8:	f7ff ff8e 	bl	80030f8 <NVIC_EncodePriority>
 80031dc:	4602      	mov	r2, r0
 80031de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff ff5d 	bl	80030a4 <__NVIC_SetPriority>
}
 80031ea:	bf00      	nop
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	4603      	mov	r3, r0
 80031fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff31 	bl	8003068 <__NVIC_EnableIRQ>
}
 8003206:	bf00      	nop
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff ffa2 	bl	8003160 <SysTick_Config>
 800321c:	4603      	mov	r3, r0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003234:	f7ff faca 	bl	80027cc <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e099      	b.n	8003378 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003264:	e00f      	b.n	8003286 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003266:	f7ff fab1 	bl	80027cc <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b05      	cmp	r3, #5
 8003272:	d908      	bls.n	8003286 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2220      	movs	r2, #32
 8003278:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2203      	movs	r2, #3
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e078      	b.n	8003378 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1e8      	bne.n	8003266 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	4b38      	ldr	r3, [pc, #224]	; (8003380 <HAL_DMA_Init+0x158>)
 80032a0:	4013      	ands	r3, r2
 80032a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d107      	bne.n	80032f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e8:	4313      	orrs	r3, r2
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	f023 0307 	bic.w	r3, r3, #7
 8003306:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	4313      	orrs	r3, r2
 8003310:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	2b04      	cmp	r3, #4
 8003318:	d117      	bne.n	800334a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00e      	beq.n	800334a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 fb01 	bl	8003934 <DMA_CheckFifoParam>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d008      	beq.n	800334a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2240      	movs	r2, #64	; 0x40
 800333c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003346:	2301      	movs	r3, #1
 8003348:	e016      	b.n	8003378 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 fab8 	bl	80038c8 <DMA_CalcBaseAndBitshift>
 8003358:	4603      	mov	r3, r0
 800335a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003360:	223f      	movs	r2, #63	; 0x3f
 8003362:	409a      	lsls	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3718      	adds	r7, #24
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	f010803f 	.word	0xf010803f

08003384 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
 8003390:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d101      	bne.n	80033aa <HAL_DMA_Start_IT+0x26>
 80033a6:	2302      	movs	r3, #2
 80033a8:	e040      	b.n	800342c <HAL_DMA_Start_IT+0xa8>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d12f      	bne.n	800341e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2202      	movs	r2, #2
 80033c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	68b9      	ldr	r1, [r7, #8]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 fa4a 	bl	800386c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033dc:	223f      	movs	r2, #63	; 0x3f
 80033de:	409a      	lsls	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0216 	orr.w	r2, r2, #22
 80033f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d007      	beq.n	800340c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0208 	orr.w	r2, r2, #8
 800340a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	e005      	b.n	800342a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003426:	2302      	movs	r3, #2
 8003428:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800342a:	7dfb      	ldrb	r3, [r7, #23]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3718      	adds	r7, #24
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003440:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003442:	f7ff f9c3 	bl	80027cc <HAL_GetTick>
 8003446:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d008      	beq.n	8003466 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2280      	movs	r2, #128	; 0x80
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e052      	b.n	800350c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0216 	bic.w	r2, r2, #22
 8003474:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695a      	ldr	r2, [r3, #20]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003484:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2b00      	cmp	r3, #0
 800348c:	d103      	bne.n	8003496 <HAL_DMA_Abort+0x62>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003492:	2b00      	cmp	r3, #0
 8003494:	d007      	beq.n	80034a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f022 0208 	bic.w	r2, r2, #8
 80034a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0201 	bic.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034b6:	e013      	b.n	80034e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034b8:	f7ff f988 	bl	80027cc <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b05      	cmp	r3, #5
 80034c4:	d90c      	bls.n	80034e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2220      	movs	r2, #32
 80034ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2203      	movs	r2, #3
 80034d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e015      	b.n	800350c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1e4      	bne.n	80034b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f2:	223f      	movs	r2, #63	; 0x3f
 80034f4:	409a      	lsls	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d004      	beq.n	8003532 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2280      	movs	r2, #128	; 0x80
 800352c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e00c      	b.n	800354c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2205      	movs	r2, #5
 8003536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0201 	bic.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003564:	4b8e      	ldr	r3, [pc, #568]	; (80037a0 <HAL_DMA_IRQHandler+0x248>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a8e      	ldr	r2, [pc, #568]	; (80037a4 <HAL_DMA_IRQHandler+0x24c>)
 800356a:	fba2 2303 	umull	r2, r3, r2, r3
 800356e:	0a9b      	lsrs	r3, r3, #10
 8003570:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003576:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003582:	2208      	movs	r2, #8
 8003584:	409a      	lsls	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4013      	ands	r3, r2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d01a      	beq.n	80035c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0304 	and.w	r3, r3, #4
 8003598:	2b00      	cmp	r3, #0
 800359a:	d013      	beq.n	80035c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 0204 	bic.w	r2, r2, #4
 80035aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	2208      	movs	r2, #8
 80035b2:	409a      	lsls	r2, r3
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035bc:	f043 0201 	orr.w	r2, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c8:	2201      	movs	r2, #1
 80035ca:	409a      	lsls	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4013      	ands	r3, r2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d012      	beq.n	80035fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00b      	beq.n	80035fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e6:	2201      	movs	r2, #1
 80035e8:	409a      	lsls	r2, r3
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f2:	f043 0202 	orr.w	r2, r3, #2
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fe:	2204      	movs	r2, #4
 8003600:	409a      	lsls	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4013      	ands	r3, r2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d012      	beq.n	8003630 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00b      	beq.n	8003630 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361c:	2204      	movs	r2, #4
 800361e:	409a      	lsls	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003628:	f043 0204 	orr.w	r2, r3, #4
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003634:	2210      	movs	r2, #16
 8003636:	409a      	lsls	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4013      	ands	r3, r2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d043      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d03c      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003652:	2210      	movs	r2, #16
 8003654:	409a      	lsls	r2, r3
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d018      	beq.n	800369a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d108      	bne.n	8003688 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	2b00      	cmp	r3, #0
 800367c:	d024      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
 8003686:	e01f      	b.n	80036c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01b      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	4798      	blx	r3
 8003698:	e016      	b.n	80036c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d107      	bne.n	80036b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0208 	bic.w	r2, r2, #8
 80036b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036cc:	2220      	movs	r2, #32
 80036ce:	409a      	lsls	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4013      	ands	r3, r2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	f000 808f 	beq.w	80037f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 8087 	beq.w	80037f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ee:	2220      	movs	r2, #32
 80036f0:	409a      	lsls	r2, r3
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b05      	cmp	r3, #5
 8003700:	d136      	bne.n	8003770 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0216 	bic.w	r2, r2, #22
 8003710:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695a      	ldr	r2, [r3, #20]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003720:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	2b00      	cmp	r3, #0
 8003728:	d103      	bne.n	8003732 <HAL_DMA_IRQHandler+0x1da>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800372e:	2b00      	cmp	r3, #0
 8003730:	d007      	beq.n	8003742 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0208 	bic.w	r2, r2, #8
 8003740:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003746:	223f      	movs	r2, #63	; 0x3f
 8003748:	409a      	lsls	r2, r3
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003762:	2b00      	cmp	r3, #0
 8003764:	d07e      	beq.n	8003864 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4798      	blx	r3
        }
        return;
 800376e:	e079      	b.n	8003864 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d01d      	beq.n	80037ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10d      	bne.n	80037a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003790:	2b00      	cmp	r3, #0
 8003792:	d031      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	4798      	blx	r3
 800379c:	e02c      	b.n	80037f8 <HAL_DMA_IRQHandler+0x2a0>
 800379e:	bf00      	nop
 80037a0:	2000000c 	.word	0x2000000c
 80037a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d023      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	4798      	blx	r3
 80037b8:	e01e      	b.n	80037f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10f      	bne.n	80037e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0210 	bic.w	r2, r2, #16
 80037d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d032      	beq.n	8003866 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d022      	beq.n	8003852 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2205      	movs	r2, #5
 8003810:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0201 	bic.w	r2, r2, #1
 8003822:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	3301      	adds	r3, #1
 8003828:	60bb      	str	r3, [r7, #8]
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	429a      	cmp	r2, r3
 800382e:	d307      	bcc.n	8003840 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1f2      	bne.n	8003824 <HAL_DMA_IRQHandler+0x2cc>
 800383e:	e000      	b.n	8003842 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003840:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	4798      	blx	r3
 8003862:	e000      	b.n	8003866 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003864:	bf00      	nop
    }
  }
}
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003888:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2b40      	cmp	r3, #64	; 0x40
 8003898:	d108      	bne.n	80038ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80038aa:	e007      	b.n	80038bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	60da      	str	r2, [r3, #12]
}
 80038bc:	bf00      	nop
 80038be:	3714      	adds	r7, #20
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b085      	sub	sp, #20
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	3b10      	subs	r3, #16
 80038d8:	4a14      	ldr	r2, [pc, #80]	; (800392c <DMA_CalcBaseAndBitshift+0x64>)
 80038da:	fba2 2303 	umull	r2, r3, r2, r3
 80038de:	091b      	lsrs	r3, r3, #4
 80038e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038e2:	4a13      	ldr	r2, [pc, #76]	; (8003930 <DMA_CalcBaseAndBitshift+0x68>)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4413      	add	r3, r2
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d909      	bls.n	800390a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	1d1a      	adds	r2, r3, #4
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	659a      	str	r2, [r3, #88]	; 0x58
 8003908:	e007      	b.n	800391a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003912:	f023 0303 	bic.w	r3, r3, #3
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800391e:	4618      	mov	r0, r3
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	aaaaaaab 	.word	0xaaaaaaab
 8003930:	0800a9b8 	.word	0x0800a9b8

08003934 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800393c:	2300      	movs	r3, #0
 800393e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003944:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d11f      	bne.n	800398e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b03      	cmp	r3, #3
 8003952:	d856      	bhi.n	8003a02 <DMA_CheckFifoParam+0xce>
 8003954:	a201      	add	r2, pc, #4	; (adr r2, 800395c <DMA_CheckFifoParam+0x28>)
 8003956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395a:	bf00      	nop
 800395c:	0800396d 	.word	0x0800396d
 8003960:	0800397f 	.word	0x0800397f
 8003964:	0800396d 	.word	0x0800396d
 8003968:	08003a03 	.word	0x08003a03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d046      	beq.n	8003a06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800397c:	e043      	b.n	8003a06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003982:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003986:	d140      	bne.n	8003a0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800398c:	e03d      	b.n	8003a0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003996:	d121      	bne.n	80039dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2b03      	cmp	r3, #3
 800399c:	d837      	bhi.n	8003a0e <DMA_CheckFifoParam+0xda>
 800399e:	a201      	add	r2, pc, #4	; (adr r2, 80039a4 <DMA_CheckFifoParam+0x70>)
 80039a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a4:	080039b5 	.word	0x080039b5
 80039a8:	080039bb 	.word	0x080039bb
 80039ac:	080039b5 	.word	0x080039b5
 80039b0:	080039cd 	.word	0x080039cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
      break;
 80039b8:	e030      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d025      	beq.n	8003a12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ca:	e022      	b.n	8003a12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039d4:	d11f      	bne.n	8003a16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039da:	e01c      	b.n	8003a16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d903      	bls.n	80039ea <DMA_CheckFifoParam+0xb6>
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	d003      	beq.n	80039f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039e8:	e018      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	73fb      	strb	r3, [r7, #15]
      break;
 80039ee:	e015      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00e      	beq.n	8003a1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003a00:	e00b      	b.n	8003a1a <DMA_CheckFifoParam+0xe6>
      break;
 8003a02:	bf00      	nop
 8003a04:	e00a      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      break;
 8003a06:	bf00      	nop
 8003a08:	e008      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      break;
 8003a0a:	bf00      	nop
 8003a0c:	e006      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      break;
 8003a0e:	bf00      	nop
 8003a10:	e004      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      break;
 8003a12:	bf00      	nop
 8003a14:	e002      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      break;   
 8003a16:	bf00      	nop
 8003a18:	e000      	b.n	8003a1c <DMA_CheckFifoParam+0xe8>
      break;
 8003a1a:	bf00      	nop
    }
  } 
  
  return status; 
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3714      	adds	r7, #20
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop

08003a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b089      	sub	sp, #36	; 0x24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a42:	2300      	movs	r3, #0
 8003a44:	61fb      	str	r3, [r7, #28]
 8003a46:	e177      	b.n	8003d38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a48:	2201      	movs	r2, #1
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	f040 8166 	bne.w	8003d32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f003 0303 	and.w	r3, r3, #3
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d005      	beq.n	8003a7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d130      	bne.n	8003ae0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	2203      	movs	r2, #3
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	091b      	lsrs	r3, r3, #4
 8003aca:	f003 0201 	and.w	r2, r3, #1
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 0303 	and.w	r3, r3, #3
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	d017      	beq.n	8003b1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	2203      	movs	r2, #3
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	43db      	mvns	r3, r3
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4013      	ands	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f003 0303 	and.w	r3, r3, #3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d123      	bne.n	8003b70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	08da      	lsrs	r2, r3, #3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3208      	adds	r2, #8
 8003b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	220f      	movs	r2, #15
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f003 0307 	and.w	r3, r3, #7
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	08da      	lsrs	r2, r3, #3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3208      	adds	r2, #8
 8003b6a:	69b9      	ldr	r1, [r7, #24]
 8003b6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 0203 	and.w	r2, r3, #3
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 80c0 	beq.w	8003d32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	4b66      	ldr	r3, [pc, #408]	; (8003d50 <HAL_GPIO_Init+0x324>)
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bba:	4a65      	ldr	r2, [pc, #404]	; (8003d50 <HAL_GPIO_Init+0x324>)
 8003bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8003bc2:	4b63      	ldr	r3, [pc, #396]	; (8003d50 <HAL_GPIO_Init+0x324>)
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bce:	4a61      	ldr	r2, [pc, #388]	; (8003d54 <HAL_GPIO_Init+0x328>)
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	089b      	lsrs	r3, r3, #2
 8003bd4:	3302      	adds	r3, #2
 8003bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	220f      	movs	r2, #15
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43db      	mvns	r3, r3
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a58      	ldr	r2, [pc, #352]	; (8003d58 <HAL_GPIO_Init+0x32c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d037      	beq.n	8003c6a <HAL_GPIO_Init+0x23e>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a57      	ldr	r2, [pc, #348]	; (8003d5c <HAL_GPIO_Init+0x330>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d031      	beq.n	8003c66 <HAL_GPIO_Init+0x23a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a56      	ldr	r2, [pc, #344]	; (8003d60 <HAL_GPIO_Init+0x334>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d02b      	beq.n	8003c62 <HAL_GPIO_Init+0x236>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a55      	ldr	r2, [pc, #340]	; (8003d64 <HAL_GPIO_Init+0x338>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d025      	beq.n	8003c5e <HAL_GPIO_Init+0x232>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a54      	ldr	r2, [pc, #336]	; (8003d68 <HAL_GPIO_Init+0x33c>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d01f      	beq.n	8003c5a <HAL_GPIO_Init+0x22e>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a53      	ldr	r2, [pc, #332]	; (8003d6c <HAL_GPIO_Init+0x340>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d019      	beq.n	8003c56 <HAL_GPIO_Init+0x22a>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a52      	ldr	r2, [pc, #328]	; (8003d70 <HAL_GPIO_Init+0x344>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d013      	beq.n	8003c52 <HAL_GPIO_Init+0x226>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a51      	ldr	r2, [pc, #324]	; (8003d74 <HAL_GPIO_Init+0x348>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00d      	beq.n	8003c4e <HAL_GPIO_Init+0x222>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a50      	ldr	r2, [pc, #320]	; (8003d78 <HAL_GPIO_Init+0x34c>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d007      	beq.n	8003c4a <HAL_GPIO_Init+0x21e>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a4f      	ldr	r2, [pc, #316]	; (8003d7c <HAL_GPIO_Init+0x350>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d101      	bne.n	8003c46 <HAL_GPIO_Init+0x21a>
 8003c42:	2309      	movs	r3, #9
 8003c44:	e012      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c46:	230a      	movs	r3, #10
 8003c48:	e010      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c4a:	2308      	movs	r3, #8
 8003c4c:	e00e      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c4e:	2307      	movs	r3, #7
 8003c50:	e00c      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c52:	2306      	movs	r3, #6
 8003c54:	e00a      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c56:	2305      	movs	r3, #5
 8003c58:	e008      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c5a:	2304      	movs	r3, #4
 8003c5c:	e006      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e004      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c62:	2302      	movs	r3, #2
 8003c64:	e002      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <HAL_GPIO_Init+0x240>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	69fa      	ldr	r2, [r7, #28]
 8003c6e:	f002 0203 	and.w	r2, r2, #3
 8003c72:	0092      	lsls	r2, r2, #2
 8003c74:	4093      	lsls	r3, r2
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c7c:	4935      	ldr	r1, [pc, #212]	; (8003d54 <HAL_GPIO_Init+0x328>)
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	089b      	lsrs	r3, r3, #2
 8003c82:	3302      	adds	r3, #2
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c8a:	4b3d      	ldr	r3, [pc, #244]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	43db      	mvns	r3, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4013      	ands	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cae:	4a34      	ldr	r2, [pc, #208]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cb4:	4b32      	ldr	r3, [pc, #200]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003cd0:	69ba      	ldr	r2, [r7, #24]
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cd8:	4a29      	ldr	r2, [pc, #164]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cde:	4b28      	ldr	r3, [pc, #160]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	43db      	mvns	r3, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	4013      	ands	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d02:	4a1f      	ldr	r2, [pc, #124]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d08:	4b1d      	ldr	r3, [pc, #116]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	43db      	mvns	r3, r3
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	4013      	ands	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d003      	beq.n	8003d2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d2c:	4a14      	ldr	r2, [pc, #80]	; (8003d80 <HAL_GPIO_Init+0x354>)
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	3301      	adds	r3, #1
 8003d36:	61fb      	str	r3, [r7, #28]
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	2b0f      	cmp	r3, #15
 8003d3c:	f67f ae84 	bls.w	8003a48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d40:	bf00      	nop
 8003d42:	bf00      	nop
 8003d44:	3724      	adds	r7, #36	; 0x24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	40023800 	.word	0x40023800
 8003d54:	40013800 	.word	0x40013800
 8003d58:	40020000 	.word	0x40020000
 8003d5c:	40020400 	.word	0x40020400
 8003d60:	40020800 	.word	0x40020800
 8003d64:	40020c00 	.word	0x40020c00
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	40021400 	.word	0x40021400
 8003d70:	40021800 	.word	0x40021800
 8003d74:	40021c00 	.word	0x40021c00
 8003d78:	40022000 	.word	0x40022000
 8003d7c:	40022400 	.word	0x40022400
 8003d80:	40013c00 	.word	0x40013c00

08003d84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	887b      	ldrh	r3, [r7, #2]
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
 8003da0:	e001      	b.n	8003da6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003da2:	2300      	movs	r3, #0
 8003da4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3714      	adds	r7, #20
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	807b      	strh	r3, [r7, #2]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dc4:	787b      	ldrb	r3, [r7, #1]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d003      	beq.n	8003dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dca:	887a      	ldrh	r2, [r7, #2]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dd0:	e003      	b.n	8003dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dd2:	887b      	ldrh	r3, [r7, #2]
 8003dd4:	041a      	lsls	r2, r3, #16
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	619a      	str	r2, [r3, #24]
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003df2:	4b08      	ldr	r3, [pc, #32]	; (8003e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d006      	beq.n	8003e0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dfe:	4a05      	ldr	r2, [pc, #20]	; (8003e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e00:	88fb      	ldrh	r3, [r7, #6]
 8003e02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fd f998 	bl	800113c <HAL_GPIO_EXTI_Callback>
  }
}
 8003e0c:	bf00      	nop
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40013c00 	.word	0x40013c00

08003e18 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e22:	2300      	movs	r3, #0
 8003e24:	603b      	str	r3, [r7, #0]
 8003e26:	4b20      	ldr	r3, [pc, #128]	; (8003ea8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	4a1f      	ldr	r2, [pc, #124]	; (8003ea8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e30:	6413      	str	r3, [r2, #64]	; 0x40
 8003e32:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3a:	603b      	str	r3, [r7, #0]
 8003e3c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <HAL_PWREx_EnableOverDrive+0x94>)
 8003e40:	2201      	movs	r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e44:	f7fe fcc2 	bl	80027cc <HAL_GetTick>
 8003e48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e4a:	e009      	b.n	8003e60 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e4c:	f7fe fcbe 	bl	80027cc <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e5a:	d901      	bls.n	8003e60 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e01f      	b.n	8003ea0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e60:	4b13      	ldr	r3, [pc, #76]	; (8003eb0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e6c:	d1ee      	bne.n	8003e4c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e6e:	4b11      	ldr	r3, [pc, #68]	; (8003eb4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e74:	f7fe fcaa 	bl	80027cc <HAL_GetTick>
 8003e78:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e7a:	e009      	b.n	8003e90 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e7c:	f7fe fca6 	bl	80027cc <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e8a:	d901      	bls.n	8003e90 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e007      	b.n	8003ea0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e90:	4b07      	ldr	r3, [pc, #28]	; (8003eb0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e9c:	d1ee      	bne.n	8003e7c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	420e0040 	.word	0x420e0040
 8003eb0:	40007000 	.word	0x40007000
 8003eb4:	420e0044 	.word	0x420e0044

08003eb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e267      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d075      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ed6:	4b88      	ldr	r3, [pc, #544]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f003 030c 	and.w	r3, r3, #12
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d00c      	beq.n	8003efc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ee2:	4b85      	ldr	r3, [pc, #532]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d112      	bne.n	8003f14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eee:	4b82      	ldr	r3, [pc, #520]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003efa:	d10b      	bne.n	8003f14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003efc:	4b7e      	ldr	r3, [pc, #504]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d05b      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x108>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d157      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e242      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f1c:	d106      	bne.n	8003f2c <HAL_RCC_OscConfig+0x74>
 8003f1e:	4b76      	ldr	r3, [pc, #472]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a75      	ldr	r2, [pc, #468]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f28:	6013      	str	r3, [r2, #0]
 8003f2a:	e01d      	b.n	8003f68 <HAL_RCC_OscConfig+0xb0>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f34:	d10c      	bne.n	8003f50 <HAL_RCC_OscConfig+0x98>
 8003f36:	4b70      	ldr	r3, [pc, #448]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a6f      	ldr	r2, [pc, #444]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	4b6d      	ldr	r3, [pc, #436]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a6c      	ldr	r2, [pc, #432]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	e00b      	b.n	8003f68 <HAL_RCC_OscConfig+0xb0>
 8003f50:	4b69      	ldr	r3, [pc, #420]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a68      	ldr	r2, [pc, #416]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f5a:	6013      	str	r3, [r2, #0]
 8003f5c:	4b66      	ldr	r3, [pc, #408]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a65      	ldr	r2, [pc, #404]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d013      	beq.n	8003f98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f70:	f7fe fc2c 	bl	80027cc <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f78:	f7fe fc28 	bl	80027cc <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b64      	cmp	r3, #100	; 0x64
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e207      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8a:	4b5b      	ldr	r3, [pc, #364]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0f0      	beq.n	8003f78 <HAL_RCC_OscConfig+0xc0>
 8003f96:	e014      	b.n	8003fc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f98:	f7fe fc18 	bl	80027cc <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fa0:	f7fe fc14 	bl	80027cc <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b64      	cmp	r3, #100	; 0x64
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e1f3      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fb2:	4b51      	ldr	r3, [pc, #324]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0xe8>
 8003fbe:	e000      	b.n	8003fc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d063      	beq.n	8004096 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fce:	4b4a      	ldr	r3, [pc, #296]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00b      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fda:	4b47      	ldr	r3, [pc, #284]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d11c      	bne.n	8004020 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fe6:	4b44      	ldr	r3, [pc, #272]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d116      	bne.n	8004020 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ff2:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d005      	beq.n	800400a <HAL_RCC_OscConfig+0x152>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d001      	beq.n	800400a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e1c7      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800400a:	4b3b      	ldr	r3, [pc, #236]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	4937      	ldr	r1, [pc, #220]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 800401a:	4313      	orrs	r3, r2
 800401c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800401e:	e03a      	b.n	8004096 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d020      	beq.n	800406a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004028:	4b34      	ldr	r3, [pc, #208]	; (80040fc <HAL_RCC_OscConfig+0x244>)
 800402a:	2201      	movs	r2, #1
 800402c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402e:	f7fe fbcd 	bl	80027cc <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004036:	f7fe fbc9 	bl	80027cc <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e1a8      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004048:	4b2b      	ldr	r3, [pc, #172]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0f0      	beq.n	8004036 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004054:	4b28      	ldr	r3, [pc, #160]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4925      	ldr	r1, [pc, #148]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 8004064:	4313      	orrs	r3, r2
 8004066:	600b      	str	r3, [r1, #0]
 8004068:	e015      	b.n	8004096 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800406a:	4b24      	ldr	r3, [pc, #144]	; (80040fc <HAL_RCC_OscConfig+0x244>)
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004070:	f7fe fbac 	bl	80027cc <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004078:	f7fe fba8 	bl	80027cc <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e187      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800408a:	4b1b      	ldr	r3, [pc, #108]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1f0      	bne.n	8004078 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0308 	and.w	r3, r3, #8
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d036      	beq.n	8004110 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d016      	beq.n	80040d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <HAL_RCC_OscConfig+0x248>)
 80040ac:	2201      	movs	r2, #1
 80040ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b0:	f7fe fb8c 	bl	80027cc <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040b8:	f7fe fb88 	bl	80027cc <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e167      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ca:	4b0b      	ldr	r3, [pc, #44]	; (80040f8 <HAL_RCC_OscConfig+0x240>)
 80040cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0f0      	beq.n	80040b8 <HAL_RCC_OscConfig+0x200>
 80040d6:	e01b      	b.n	8004110 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040d8:	4b09      	ldr	r3, [pc, #36]	; (8004100 <HAL_RCC_OscConfig+0x248>)
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040de:	f7fe fb75 	bl	80027cc <HAL_GetTick>
 80040e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040e4:	e00e      	b.n	8004104 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040e6:	f7fe fb71 	bl	80027cc <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d907      	bls.n	8004104 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e150      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
 80040f8:	40023800 	.word	0x40023800
 80040fc:	42470000 	.word	0x42470000
 8004100:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004104:	4b88      	ldr	r3, [pc, #544]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004106:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1ea      	bne.n	80040e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 8097 	beq.w	800424c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800411e:	2300      	movs	r3, #0
 8004120:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004122:	4b81      	ldr	r3, [pc, #516]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10f      	bne.n	800414e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800412e:	2300      	movs	r3, #0
 8004130:	60bb      	str	r3, [r7, #8]
 8004132:	4b7d      	ldr	r3, [pc, #500]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	4a7c      	ldr	r2, [pc, #496]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800413c:	6413      	str	r3, [r2, #64]	; 0x40
 800413e:	4b7a      	ldr	r3, [pc, #488]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004146:	60bb      	str	r3, [r7, #8]
 8004148:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800414a:	2301      	movs	r3, #1
 800414c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800414e:	4b77      	ldr	r3, [pc, #476]	; (800432c <HAL_RCC_OscConfig+0x474>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004156:	2b00      	cmp	r3, #0
 8004158:	d118      	bne.n	800418c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800415a:	4b74      	ldr	r3, [pc, #464]	; (800432c <HAL_RCC_OscConfig+0x474>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a73      	ldr	r2, [pc, #460]	; (800432c <HAL_RCC_OscConfig+0x474>)
 8004160:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004164:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004166:	f7fe fb31 	bl	80027cc <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800416e:	f7fe fb2d 	bl	80027cc <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e10c      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004180:	4b6a      	ldr	r3, [pc, #424]	; (800432c <HAL_RCC_OscConfig+0x474>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0f0      	beq.n	800416e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d106      	bne.n	80041a2 <HAL_RCC_OscConfig+0x2ea>
 8004194:	4b64      	ldr	r3, [pc, #400]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004198:	4a63      	ldr	r2, [pc, #396]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	6713      	str	r3, [r2, #112]	; 0x70
 80041a0:	e01c      	b.n	80041dc <HAL_RCC_OscConfig+0x324>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b05      	cmp	r3, #5
 80041a8:	d10c      	bne.n	80041c4 <HAL_RCC_OscConfig+0x30c>
 80041aa:	4b5f      	ldr	r3, [pc, #380]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ae:	4a5e      	ldr	r2, [pc, #376]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041b0:	f043 0304 	orr.w	r3, r3, #4
 80041b4:	6713      	str	r3, [r2, #112]	; 0x70
 80041b6:	4b5c      	ldr	r3, [pc, #368]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ba:	4a5b      	ldr	r2, [pc, #364]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	6713      	str	r3, [r2, #112]	; 0x70
 80041c2:	e00b      	b.n	80041dc <HAL_RCC_OscConfig+0x324>
 80041c4:	4b58      	ldr	r3, [pc, #352]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c8:	4a57      	ldr	r2, [pc, #348]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041ca:	f023 0301 	bic.w	r3, r3, #1
 80041ce:	6713      	str	r3, [r2, #112]	; 0x70
 80041d0:	4b55      	ldr	r3, [pc, #340]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d4:	4a54      	ldr	r2, [pc, #336]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80041d6:	f023 0304 	bic.w	r3, r3, #4
 80041da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d015      	beq.n	8004210 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e4:	f7fe faf2 	bl	80027cc <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ea:	e00a      	b.n	8004202 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041ec:	f7fe faee 	bl	80027cc <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e0cb      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004202:	4b49      	ldr	r3, [pc, #292]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0ee      	beq.n	80041ec <HAL_RCC_OscConfig+0x334>
 800420e:	e014      	b.n	800423a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004210:	f7fe fadc 	bl	80027cc <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004216:	e00a      	b.n	800422e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004218:	f7fe fad8 	bl	80027cc <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	f241 3288 	movw	r2, #5000	; 0x1388
 8004226:	4293      	cmp	r3, r2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e0b5      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800422e:	4b3e      	ldr	r3, [pc, #248]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1ee      	bne.n	8004218 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800423a:	7dfb      	ldrb	r3, [r7, #23]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d105      	bne.n	800424c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004240:	4b39      	ldr	r3, [pc, #228]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	4a38      	ldr	r2, [pc, #224]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800424a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 80a1 	beq.w	8004398 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004256:	4b34      	ldr	r3, [pc, #208]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 030c 	and.w	r3, r3, #12
 800425e:	2b08      	cmp	r3, #8
 8004260:	d05c      	beq.n	800431c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	2b02      	cmp	r3, #2
 8004268:	d141      	bne.n	80042ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800426a:	4b31      	ldr	r3, [pc, #196]	; (8004330 <HAL_RCC_OscConfig+0x478>)
 800426c:	2200      	movs	r2, #0
 800426e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004270:	f7fe faac 	bl	80027cc <HAL_GetTick>
 8004274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004276:	e008      	b.n	800428a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004278:	f7fe faa8 	bl	80027cc <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b02      	cmp	r3, #2
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e087      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428a:	4b27      	ldr	r3, [pc, #156]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1f0      	bne.n	8004278 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	69da      	ldr	r2, [r3, #28]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	019b      	lsls	r3, r3, #6
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ac:	085b      	lsrs	r3, r3, #1
 80042ae:	3b01      	subs	r3, #1
 80042b0:	041b      	lsls	r3, r3, #16
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b8:	061b      	lsls	r3, r3, #24
 80042ba:	491b      	ldr	r1, [pc, #108]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042c0:	4b1b      	ldr	r3, [pc, #108]	; (8004330 <HAL_RCC_OscConfig+0x478>)
 80042c2:	2201      	movs	r2, #1
 80042c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c6:	f7fe fa81 	bl	80027cc <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042ce:	f7fe fa7d 	bl	80027cc <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e05c      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e0:	4b11      	ldr	r3, [pc, #68]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0f0      	beq.n	80042ce <HAL_RCC_OscConfig+0x416>
 80042ec:	e054      	b.n	8004398 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ee:	4b10      	ldr	r3, [pc, #64]	; (8004330 <HAL_RCC_OscConfig+0x478>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f4:	f7fe fa6a 	bl	80027cc <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042fc:	f7fe fa66 	bl	80027cc <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e045      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430e:	4b06      	ldr	r3, [pc, #24]	; (8004328 <HAL_RCC_OscConfig+0x470>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1f0      	bne.n	80042fc <HAL_RCC_OscConfig+0x444>
 800431a:	e03d      	b.n	8004398 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d107      	bne.n	8004334 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e038      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
 8004328:	40023800 	.word	0x40023800
 800432c:	40007000 	.word	0x40007000
 8004330:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004334:	4b1b      	ldr	r3, [pc, #108]	; (80043a4 <HAL_RCC_OscConfig+0x4ec>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d028      	beq.n	8004394 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800434c:	429a      	cmp	r2, r3
 800434e:	d121      	bne.n	8004394 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800435a:	429a      	cmp	r2, r3
 800435c:	d11a      	bne.n	8004394 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004364:	4013      	ands	r3, r2
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800436a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800436c:	4293      	cmp	r3, r2
 800436e:	d111      	bne.n	8004394 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437a:	085b      	lsrs	r3, r3, #1
 800437c:	3b01      	subs	r3, #1
 800437e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004380:	429a      	cmp	r2, r3
 8004382:	d107      	bne.n	8004394 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004390:	429a      	cmp	r2, r3
 8004392:	d001      	beq.n	8004398 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40023800 	.word	0x40023800

080043a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e0cc      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043bc:	4b68      	ldr	r3, [pc, #416]	; (8004560 <HAL_RCC_ClockConfig+0x1b8>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d90c      	bls.n	80043e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ca:	4b65      	ldr	r3, [pc, #404]	; (8004560 <HAL_RCC_ClockConfig+0x1b8>)
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043d2:	4b63      	ldr	r3, [pc, #396]	; (8004560 <HAL_RCC_ClockConfig+0x1b8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 030f 	and.w	r3, r3, #15
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d001      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e0b8      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d020      	beq.n	8004432 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0304 	and.w	r3, r3, #4
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043fc:	4b59      	ldr	r3, [pc, #356]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	4a58      	ldr	r2, [pc, #352]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004402:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004406:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	d005      	beq.n	8004420 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004414:	4b53      	ldr	r3, [pc, #332]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	4a52      	ldr	r2, [pc, #328]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800441e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004420:	4b50      	ldr	r3, [pc, #320]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	494d      	ldr	r1, [pc, #308]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 800442e:	4313      	orrs	r3, r2
 8004430:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d044      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d107      	bne.n	8004456 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004446:	4b47      	ldr	r3, [pc, #284]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d119      	bne.n	8004486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e07f      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2b02      	cmp	r3, #2
 800445c:	d003      	beq.n	8004466 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004462:	2b03      	cmp	r3, #3
 8004464:	d107      	bne.n	8004476 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004466:	4b3f      	ldr	r3, [pc, #252]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d109      	bne.n	8004486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e06f      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004476:	4b3b      	ldr	r3, [pc, #236]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e067      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004486:	4b37      	ldr	r3, [pc, #220]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f023 0203 	bic.w	r2, r3, #3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	4934      	ldr	r1, [pc, #208]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004494:	4313      	orrs	r3, r2
 8004496:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004498:	f7fe f998 	bl	80027cc <HAL_GetTick>
 800449c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800449e:	e00a      	b.n	80044b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a0:	f7fe f994 	bl	80027cc <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e04f      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b6:	4b2b      	ldr	r3, [pc, #172]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f003 020c 	and.w	r2, r3, #12
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d1eb      	bne.n	80044a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044c8:	4b25      	ldr	r3, [pc, #148]	; (8004560 <HAL_RCC_ClockConfig+0x1b8>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 030f 	and.w	r3, r3, #15
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d20c      	bcs.n	80044f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044d6:	4b22      	ldr	r3, [pc, #136]	; (8004560 <HAL_RCC_ClockConfig+0x1b8>)
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	b2d2      	uxtb	r2, r2
 80044dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044de:	4b20      	ldr	r3, [pc, #128]	; (8004560 <HAL_RCC_ClockConfig+0x1b8>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 030f 	and.w	r3, r3, #15
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d001      	beq.n	80044f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e032      	b.n	8004556 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d008      	beq.n	800450e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044fc:	4b19      	ldr	r3, [pc, #100]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	4916      	ldr	r1, [pc, #88]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 800450a:	4313      	orrs	r3, r2
 800450c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d009      	beq.n	800452e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800451a:	4b12      	ldr	r3, [pc, #72]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	490e      	ldr	r1, [pc, #56]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 800452a:	4313      	orrs	r3, r2
 800452c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800452e:	f000 f821 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 8004532:	4602      	mov	r2, r0
 8004534:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <HAL_RCC_ClockConfig+0x1bc>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	091b      	lsrs	r3, r3, #4
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	490a      	ldr	r1, [pc, #40]	; (8004568 <HAL_RCC_ClockConfig+0x1c0>)
 8004540:	5ccb      	ldrb	r3, [r1, r3]
 8004542:	fa22 f303 	lsr.w	r3, r2, r3
 8004546:	4a09      	ldr	r2, [pc, #36]	; (800456c <HAL_RCC_ClockConfig+0x1c4>)
 8004548:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800454a:	4b09      	ldr	r3, [pc, #36]	; (8004570 <HAL_RCC_ClockConfig+0x1c8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4618      	mov	r0, r3
 8004550:	f7fe f8f8 	bl	8002744 <HAL_InitTick>

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40023c00 	.word	0x40023c00
 8004564:	40023800 	.word	0x40023800
 8004568:	0800a9a0 	.word	0x0800a9a0
 800456c:	2000000c 	.word	0x2000000c
 8004570:	20000010 	.word	0x20000010

08004574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004578:	b090      	sub	sp, #64	; 0x40
 800457a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	637b      	str	r3, [r7, #52]	; 0x34
 8004580:	2300      	movs	r3, #0
 8004582:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004584:	2300      	movs	r3, #0
 8004586:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004588:	2300      	movs	r3, #0
 800458a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800458c:	4b59      	ldr	r3, [pc, #356]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 030c 	and.w	r3, r3, #12
 8004594:	2b08      	cmp	r3, #8
 8004596:	d00d      	beq.n	80045b4 <HAL_RCC_GetSysClockFreq+0x40>
 8004598:	2b08      	cmp	r3, #8
 800459a:	f200 80a1 	bhi.w	80046e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <HAL_RCC_GetSysClockFreq+0x34>
 80045a2:	2b04      	cmp	r3, #4
 80045a4:	d003      	beq.n	80045ae <HAL_RCC_GetSysClockFreq+0x3a>
 80045a6:	e09b      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045a8:	4b53      	ldr	r3, [pc, #332]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80045aa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80045ac:	e09b      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045ae:	4b53      	ldr	r3, [pc, #332]	; (80046fc <HAL_RCC_GetSysClockFreq+0x188>)
 80045b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80045b2:	e098      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045b4:	4b4f      	ldr	r3, [pc, #316]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045bc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045be:	4b4d      	ldr	r3, [pc, #308]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d028      	beq.n	800461c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045ca:	4b4a      	ldr	r3, [pc, #296]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	099b      	lsrs	r3, r3, #6
 80045d0:	2200      	movs	r2, #0
 80045d2:	623b      	str	r3, [r7, #32]
 80045d4:	627a      	str	r2, [r7, #36]	; 0x24
 80045d6:	6a3b      	ldr	r3, [r7, #32]
 80045d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80045dc:	2100      	movs	r1, #0
 80045de:	4b47      	ldr	r3, [pc, #284]	; (80046fc <HAL_RCC_GetSysClockFreq+0x188>)
 80045e0:	fb03 f201 	mul.w	r2, r3, r1
 80045e4:	2300      	movs	r3, #0
 80045e6:	fb00 f303 	mul.w	r3, r0, r3
 80045ea:	4413      	add	r3, r2
 80045ec:	4a43      	ldr	r2, [pc, #268]	; (80046fc <HAL_RCC_GetSysClockFreq+0x188>)
 80045ee:	fba0 1202 	umull	r1, r2, r0, r2
 80045f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045f4:	460a      	mov	r2, r1
 80045f6:	62ba      	str	r2, [r7, #40]	; 0x28
 80045f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045fa:	4413      	add	r3, r2
 80045fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004600:	2200      	movs	r2, #0
 8004602:	61bb      	str	r3, [r7, #24]
 8004604:	61fa      	str	r2, [r7, #28]
 8004606:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800460a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800460e:	f7fc fb4b 	bl	8000ca8 <__aeabi_uldivmod>
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	4613      	mov	r3, r2
 8004618:	63fb      	str	r3, [r7, #60]	; 0x3c
 800461a:	e053      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800461c:	4b35      	ldr	r3, [pc, #212]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	099b      	lsrs	r3, r3, #6
 8004622:	2200      	movs	r2, #0
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	617a      	str	r2, [r7, #20]
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800462e:	f04f 0b00 	mov.w	fp, #0
 8004632:	4652      	mov	r2, sl
 8004634:	465b      	mov	r3, fp
 8004636:	f04f 0000 	mov.w	r0, #0
 800463a:	f04f 0100 	mov.w	r1, #0
 800463e:	0159      	lsls	r1, r3, #5
 8004640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004644:	0150      	lsls	r0, r2, #5
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	ebb2 080a 	subs.w	r8, r2, sl
 800464e:	eb63 090b 	sbc.w	r9, r3, fp
 8004652:	f04f 0200 	mov.w	r2, #0
 8004656:	f04f 0300 	mov.w	r3, #0
 800465a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800465e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004662:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004666:	ebb2 0408 	subs.w	r4, r2, r8
 800466a:	eb63 0509 	sbc.w	r5, r3, r9
 800466e:	f04f 0200 	mov.w	r2, #0
 8004672:	f04f 0300 	mov.w	r3, #0
 8004676:	00eb      	lsls	r3, r5, #3
 8004678:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800467c:	00e2      	lsls	r2, r4, #3
 800467e:	4614      	mov	r4, r2
 8004680:	461d      	mov	r5, r3
 8004682:	eb14 030a 	adds.w	r3, r4, sl
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	eb45 030b 	adc.w	r3, r5, fp
 800468c:	607b      	str	r3, [r7, #4]
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	e9d7 4500 	ldrd	r4, r5, [r7]
 800469a:	4629      	mov	r1, r5
 800469c:	028b      	lsls	r3, r1, #10
 800469e:	4621      	mov	r1, r4
 80046a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046a4:	4621      	mov	r1, r4
 80046a6:	028a      	lsls	r2, r1, #10
 80046a8:	4610      	mov	r0, r2
 80046aa:	4619      	mov	r1, r3
 80046ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ae:	2200      	movs	r2, #0
 80046b0:	60bb      	str	r3, [r7, #8]
 80046b2:	60fa      	str	r2, [r7, #12]
 80046b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046b8:	f7fc faf6 	bl	8000ca8 <__aeabi_uldivmod>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	4613      	mov	r3, r2
 80046c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046c4:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	0c1b      	lsrs	r3, r3, #16
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	3301      	adds	r3, #1
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80046d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80046d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046dc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80046de:	e002      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046e0:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80046e2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80046e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3740      	adds	r7, #64	; 0x40
 80046ec:	46bd      	mov	sp, r7
 80046ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046f2:	bf00      	nop
 80046f4:	40023800 	.word	0x40023800
 80046f8:	00f42400 	.word	0x00f42400
 80046fc:	017d7840 	.word	0x017d7840

08004700 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004700:	b480      	push	{r7}
 8004702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004704:	4b03      	ldr	r3, [pc, #12]	; (8004714 <HAL_RCC_GetHCLKFreq+0x14>)
 8004706:	681b      	ldr	r3, [r3, #0]
}
 8004708:	4618      	mov	r0, r3
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	2000000c 	.word	0x2000000c

08004718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800471c:	f7ff fff0 	bl	8004700 <HAL_RCC_GetHCLKFreq>
 8004720:	4602      	mov	r2, r0
 8004722:	4b05      	ldr	r3, [pc, #20]	; (8004738 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	0a9b      	lsrs	r3, r3, #10
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	4903      	ldr	r1, [pc, #12]	; (800473c <HAL_RCC_GetPCLK1Freq+0x24>)
 800472e:	5ccb      	ldrb	r3, [r1, r3]
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004734:	4618      	mov	r0, r3
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40023800 	.word	0x40023800
 800473c:	0800a9b0 	.word	0x0800a9b0

08004740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004744:	f7ff ffdc 	bl	8004700 <HAL_RCC_GetHCLKFreq>
 8004748:	4602      	mov	r2, r0
 800474a:	4b05      	ldr	r3, [pc, #20]	; (8004760 <HAL_RCC_GetPCLK2Freq+0x20>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	0b5b      	lsrs	r3, r3, #13
 8004750:	f003 0307 	and.w	r3, r3, #7
 8004754:	4903      	ldr	r1, [pc, #12]	; (8004764 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004756:	5ccb      	ldrb	r3, [r1, r3]
 8004758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800475c:	4618      	mov	r0, r3
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40023800 	.word	0x40023800
 8004764:	0800a9b0 	.word	0x0800a9b0

08004768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e041      	b.n	80047fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7fd fd90 	bl	80022b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	3304      	adds	r3, #4
 80047a4:	4619      	mov	r1, r3
 80047a6:	4610      	mov	r0, r2
 80047a8:	f000 fad8 	bl	8004d5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b082      	sub	sp, #8
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d101      	bne.n	8004818 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e041      	b.n	800489c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	d106      	bne.n	8004832 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f839 	bl	80048a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2202      	movs	r2, #2
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	3304      	adds	r3, #4
 8004842:	4619      	mov	r1, r3
 8004844:	4610      	mov	r0, r2
 8004846:	f000 fa89 	bl	8004d5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d109      	bne.n	80048dc <HAL_TIM_PWM_Start+0x24>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	bf14      	ite	ne
 80048d4:	2301      	movne	r3, #1
 80048d6:	2300      	moveq	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	e022      	b.n	8004922 <HAL_TIM_PWM_Start+0x6a>
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d109      	bne.n	80048f6 <HAL_TIM_PWM_Start+0x3e>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	bf14      	ite	ne
 80048ee:	2301      	movne	r3, #1
 80048f0:	2300      	moveq	r3, #0
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	e015      	b.n	8004922 <HAL_TIM_PWM_Start+0x6a>
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	2b08      	cmp	r3, #8
 80048fa:	d109      	bne.n	8004910 <HAL_TIM_PWM_Start+0x58>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004902:	b2db      	uxtb	r3, r3
 8004904:	2b01      	cmp	r3, #1
 8004906:	bf14      	ite	ne
 8004908:	2301      	movne	r3, #1
 800490a:	2300      	moveq	r3, #0
 800490c:	b2db      	uxtb	r3, r3
 800490e:	e008      	b.n	8004922 <HAL_TIM_PWM_Start+0x6a>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	bf14      	ite	ne
 800491c:	2301      	movne	r3, #1
 800491e:	2300      	moveq	r3, #0
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d001      	beq.n	800492a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e07c      	b.n	8004a24 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d104      	bne.n	800493a <HAL_TIM_PWM_Start+0x82>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004938:	e013      	b.n	8004962 <HAL_TIM_PWM_Start+0xaa>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b04      	cmp	r3, #4
 800493e:	d104      	bne.n	800494a <HAL_TIM_PWM_Start+0x92>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004948:	e00b      	b.n	8004962 <HAL_TIM_PWM_Start+0xaa>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b08      	cmp	r3, #8
 800494e:	d104      	bne.n	800495a <HAL_TIM_PWM_Start+0xa2>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004958:	e003      	b.n	8004962 <HAL_TIM_PWM_Start+0xaa>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2202      	movs	r2, #2
 800495e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2201      	movs	r2, #1
 8004968:	6839      	ldr	r1, [r7, #0]
 800496a:	4618      	mov	r0, r3
 800496c:	f000 fce0 	bl	8005330 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a2d      	ldr	r2, [pc, #180]	; (8004a2c <HAL_TIM_PWM_Start+0x174>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d004      	beq.n	8004984 <HAL_TIM_PWM_Start+0xcc>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a2c      	ldr	r2, [pc, #176]	; (8004a30 <HAL_TIM_PWM_Start+0x178>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d101      	bne.n	8004988 <HAL_TIM_PWM_Start+0xd0>
 8004984:	2301      	movs	r3, #1
 8004986:	e000      	b.n	800498a <HAL_TIM_PWM_Start+0xd2>
 8004988:	2300      	movs	r3, #0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d007      	beq.n	800499e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800499c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a22      	ldr	r2, [pc, #136]	; (8004a2c <HAL_TIM_PWM_Start+0x174>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d022      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b0:	d01d      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1f      	ldr	r2, [pc, #124]	; (8004a34 <HAL_TIM_PWM_Start+0x17c>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d018      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a1d      	ldr	r2, [pc, #116]	; (8004a38 <HAL_TIM_PWM_Start+0x180>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d013      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a1c      	ldr	r2, [pc, #112]	; (8004a3c <HAL_TIM_PWM_Start+0x184>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d00e      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a16      	ldr	r2, [pc, #88]	; (8004a30 <HAL_TIM_PWM_Start+0x178>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d009      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a18      	ldr	r2, [pc, #96]	; (8004a40 <HAL_TIM_PWM_Start+0x188>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d004      	beq.n	80049ee <HAL_TIM_PWM_Start+0x136>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a16      	ldr	r2, [pc, #88]	; (8004a44 <HAL_TIM_PWM_Start+0x18c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d111      	bne.n	8004a12 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f003 0307 	and.w	r3, r3, #7
 80049f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2b06      	cmp	r3, #6
 80049fe:	d010      	beq.n	8004a22 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 0201 	orr.w	r2, r2, #1
 8004a0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a10:	e007      	b.n	8004a22 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0201 	orr.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40010000 	.word	0x40010000
 8004a30:	40010400 	.word	0x40010400
 8004a34:	40000400 	.word	0x40000400
 8004a38:	40000800 	.word	0x40000800
 8004a3c:	40000c00 	.word	0x40000c00
 8004a40:	40014000 	.word	0x40014000
 8004a44:	40001800 	.word	0x40001800

08004a48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a54:	2300      	movs	r3, #0
 8004a56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a62:	2302      	movs	r3, #2
 8004a64:	e0ae      	b.n	8004bc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b0c      	cmp	r3, #12
 8004a72:	f200 809f 	bhi.w	8004bb4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a76:	a201      	add	r2, pc, #4	; (adr r2, 8004a7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a7c:	08004ab1 	.word	0x08004ab1
 8004a80:	08004bb5 	.word	0x08004bb5
 8004a84:	08004bb5 	.word	0x08004bb5
 8004a88:	08004bb5 	.word	0x08004bb5
 8004a8c:	08004af1 	.word	0x08004af1
 8004a90:	08004bb5 	.word	0x08004bb5
 8004a94:	08004bb5 	.word	0x08004bb5
 8004a98:	08004bb5 	.word	0x08004bb5
 8004a9c:	08004b33 	.word	0x08004b33
 8004aa0:	08004bb5 	.word	0x08004bb5
 8004aa4:	08004bb5 	.word	0x08004bb5
 8004aa8:	08004bb5 	.word	0x08004bb5
 8004aac:	08004b73 	.word	0x08004b73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68b9      	ldr	r1, [r7, #8]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 f9f0 	bl	8004e9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	699a      	ldr	r2, [r3, #24]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f042 0208 	orr.w	r2, r2, #8
 8004aca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 0204 	bic.w	r2, r2, #4
 8004ada:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6999      	ldr	r1, [r3, #24]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	691a      	ldr	r2, [r3, #16]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	430a      	orrs	r2, r1
 8004aec:	619a      	str	r2, [r3, #24]
      break;
 8004aee:	e064      	b.n	8004bba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68b9      	ldr	r1, [r7, #8]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fa40 	bl	8004f7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6999      	ldr	r1, [r3, #24]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	021a      	lsls	r2, r3, #8
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	619a      	str	r2, [r3, #24]
      break;
 8004b30:	e043      	b.n	8004bba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68b9      	ldr	r1, [r7, #8]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f000 fa95 	bl	8005068 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	69da      	ldr	r2, [r3, #28]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f042 0208 	orr.w	r2, r2, #8
 8004b4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	69da      	ldr	r2, [r3, #28]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f022 0204 	bic.w	r2, r2, #4
 8004b5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	69d9      	ldr	r1, [r3, #28]
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	61da      	str	r2, [r3, #28]
      break;
 8004b70:	e023      	b.n	8004bba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68b9      	ldr	r1, [r7, #8]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 fae9 	bl	8005150 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69da      	ldr	r2, [r3, #28]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	69da      	ldr	r2, [r3, #28]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69d9      	ldr	r1, [r3, #28]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	021a      	lsls	r2, r3, #8
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	61da      	str	r2, [r3, #28]
      break;
 8004bb2:	e002      	b.n	8004bba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	75fb      	strb	r3, [r7, #23]
      break;
 8004bb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3718      	adds	r7, #24
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_TIM_ConfigClockSource+0x1c>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e0b4      	b.n	8004d52 <HAL_TIM_ConfigClockSource+0x186>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c20:	d03e      	beq.n	8004ca0 <HAL_TIM_ConfigClockSource+0xd4>
 8004c22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c26:	f200 8087 	bhi.w	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c2e:	f000 8086 	beq.w	8004d3e <HAL_TIM_ConfigClockSource+0x172>
 8004c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c36:	d87f      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c38:	2b70      	cmp	r3, #112	; 0x70
 8004c3a:	d01a      	beq.n	8004c72 <HAL_TIM_ConfigClockSource+0xa6>
 8004c3c:	2b70      	cmp	r3, #112	; 0x70
 8004c3e:	d87b      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c40:	2b60      	cmp	r3, #96	; 0x60
 8004c42:	d050      	beq.n	8004ce6 <HAL_TIM_ConfigClockSource+0x11a>
 8004c44:	2b60      	cmp	r3, #96	; 0x60
 8004c46:	d877      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c48:	2b50      	cmp	r3, #80	; 0x50
 8004c4a:	d03c      	beq.n	8004cc6 <HAL_TIM_ConfigClockSource+0xfa>
 8004c4c:	2b50      	cmp	r3, #80	; 0x50
 8004c4e:	d873      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c50:	2b40      	cmp	r3, #64	; 0x40
 8004c52:	d058      	beq.n	8004d06 <HAL_TIM_ConfigClockSource+0x13a>
 8004c54:	2b40      	cmp	r3, #64	; 0x40
 8004c56:	d86f      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c58:	2b30      	cmp	r3, #48	; 0x30
 8004c5a:	d064      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0x15a>
 8004c5c:	2b30      	cmp	r3, #48	; 0x30
 8004c5e:	d86b      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d060      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0x15a>
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	d867      	bhi.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d05c      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0x15a>
 8004c6c:	2b10      	cmp	r3, #16
 8004c6e:	d05a      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0x15a>
 8004c70:	e062      	b.n	8004d38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	6899      	ldr	r1, [r3, #8]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f000 fb35 	bl	80052f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	609a      	str	r2, [r3, #8]
      break;
 8004c9e:	e04f      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6818      	ldr	r0, [r3, #0]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	6899      	ldr	r1, [r3, #8]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	f000 fb1e 	bl	80052f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	689a      	ldr	r2, [r3, #8]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cc2:	609a      	str	r2, [r3, #8]
      break;
 8004cc4:	e03c      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6818      	ldr	r0, [r3, #0]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	6859      	ldr	r1, [r3, #4]
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	f000 fa92 	bl	80051fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2150      	movs	r1, #80	; 0x50
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f000 faeb 	bl	80052ba <TIM_ITRx_SetConfig>
      break;
 8004ce4:	e02c      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6818      	ldr	r0, [r3, #0]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	6859      	ldr	r1, [r3, #4]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	f000 fab1 	bl	800525a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2160      	movs	r1, #96	; 0x60
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fadb 	bl	80052ba <TIM_ITRx_SetConfig>
      break;
 8004d04:	e01c      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6818      	ldr	r0, [r3, #0]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	6859      	ldr	r1, [r3, #4]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	461a      	mov	r2, r3
 8004d14:	f000 fa72 	bl	80051fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2140      	movs	r1, #64	; 0x40
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 facb 	bl	80052ba <TIM_ITRx_SetConfig>
      break;
 8004d24:	e00c      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4619      	mov	r1, r3
 8004d30:	4610      	mov	r0, r2
 8004d32:	f000 fac2 	bl	80052ba <TIM_ITRx_SetConfig>
      break;
 8004d36:	e003      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d3c:	e000      	b.n	8004d40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a40      	ldr	r2, [pc, #256]	; (8004e70 <TIM_Base_SetConfig+0x114>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d013      	beq.n	8004d9c <TIM_Base_SetConfig+0x40>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7a:	d00f      	beq.n	8004d9c <TIM_Base_SetConfig+0x40>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a3d      	ldr	r2, [pc, #244]	; (8004e74 <TIM_Base_SetConfig+0x118>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d00b      	beq.n	8004d9c <TIM_Base_SetConfig+0x40>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a3c      	ldr	r2, [pc, #240]	; (8004e78 <TIM_Base_SetConfig+0x11c>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d007      	beq.n	8004d9c <TIM_Base_SetConfig+0x40>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a3b      	ldr	r2, [pc, #236]	; (8004e7c <TIM_Base_SetConfig+0x120>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d003      	beq.n	8004d9c <TIM_Base_SetConfig+0x40>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a3a      	ldr	r2, [pc, #232]	; (8004e80 <TIM_Base_SetConfig+0x124>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d108      	bne.n	8004dae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a2f      	ldr	r2, [pc, #188]	; (8004e70 <TIM_Base_SetConfig+0x114>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d02b      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dbc:	d027      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a2c      	ldr	r2, [pc, #176]	; (8004e74 <TIM_Base_SetConfig+0x118>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d023      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a2b      	ldr	r2, [pc, #172]	; (8004e78 <TIM_Base_SetConfig+0x11c>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d01f      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a2a      	ldr	r2, [pc, #168]	; (8004e7c <TIM_Base_SetConfig+0x120>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d01b      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a29      	ldr	r2, [pc, #164]	; (8004e80 <TIM_Base_SetConfig+0x124>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d017      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a28      	ldr	r2, [pc, #160]	; (8004e84 <TIM_Base_SetConfig+0x128>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d013      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a27      	ldr	r2, [pc, #156]	; (8004e88 <TIM_Base_SetConfig+0x12c>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d00f      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a26      	ldr	r2, [pc, #152]	; (8004e8c <TIM_Base_SetConfig+0x130>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d00b      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a25      	ldr	r2, [pc, #148]	; (8004e90 <TIM_Base_SetConfig+0x134>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d007      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a24      	ldr	r2, [pc, #144]	; (8004e94 <TIM_Base_SetConfig+0x138>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d003      	beq.n	8004e0e <TIM_Base_SetConfig+0xb2>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a23      	ldr	r2, [pc, #140]	; (8004e98 <TIM_Base_SetConfig+0x13c>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d108      	bne.n	8004e20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a0a      	ldr	r2, [pc, #40]	; (8004e70 <TIM_Base_SetConfig+0x114>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d003      	beq.n	8004e54 <TIM_Base_SetConfig+0xf8>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a0c      	ldr	r2, [pc, #48]	; (8004e80 <TIM_Base_SetConfig+0x124>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d103      	bne.n	8004e5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	691a      	ldr	r2, [r3, #16]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	615a      	str	r2, [r3, #20]
}
 8004e62:	bf00      	nop
 8004e64:	3714      	adds	r7, #20
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	40010000 	.word	0x40010000
 8004e74:	40000400 	.word	0x40000400
 8004e78:	40000800 	.word	0x40000800
 8004e7c:	40000c00 	.word	0x40000c00
 8004e80:	40010400 	.word	0x40010400
 8004e84:	40014000 	.word	0x40014000
 8004e88:	40014400 	.word	0x40014400
 8004e8c:	40014800 	.word	0x40014800
 8004e90:	40001800 	.word	0x40001800
 8004e94:	40001c00 	.word	0x40001c00
 8004e98:	40002000 	.word	0x40002000

08004e9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	f023 0201 	bic.w	r2, r3, #1
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0303 	bic.w	r3, r3, #3
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f023 0302 	bic.w	r3, r3, #2
 8004ee4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a20      	ldr	r2, [pc, #128]	; (8004f74 <TIM_OC1_SetConfig+0xd8>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_OC1_SetConfig+0x64>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a1f      	ldr	r2, [pc, #124]	; (8004f78 <TIM_OC1_SetConfig+0xdc>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d10c      	bne.n	8004f1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f023 0308 	bic.w	r3, r3, #8
 8004f06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	f023 0304 	bic.w	r3, r3, #4
 8004f18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a15      	ldr	r2, [pc, #84]	; (8004f74 <TIM_OC1_SetConfig+0xd8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d003      	beq.n	8004f2a <TIM_OC1_SetConfig+0x8e>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a14      	ldr	r2, [pc, #80]	; (8004f78 <TIM_OC1_SetConfig+0xdc>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d111      	bne.n	8004f4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	621a      	str	r2, [r3, #32]
}
 8004f68:	bf00      	nop
 8004f6a:	371c      	adds	r7, #28
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr
 8004f74:	40010000 	.word	0x40010000
 8004f78:	40010400 	.word	0x40010400

08004f7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	f023 0210 	bic.w	r2, r3, #16
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	021b      	lsls	r3, r3, #8
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f023 0320 	bic.w	r3, r3, #32
 8004fc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a22      	ldr	r2, [pc, #136]	; (8005060 <TIM_OC2_SetConfig+0xe4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d003      	beq.n	8004fe4 <TIM_OC2_SetConfig+0x68>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a21      	ldr	r2, [pc, #132]	; (8005064 <TIM_OC2_SetConfig+0xe8>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d10d      	bne.n	8005000 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	011b      	lsls	r3, r3, #4
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ffe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a17      	ldr	r2, [pc, #92]	; (8005060 <TIM_OC2_SetConfig+0xe4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d003      	beq.n	8005010 <TIM_OC2_SetConfig+0x94>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a16      	ldr	r2, [pc, #88]	; (8005064 <TIM_OC2_SetConfig+0xe8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d113      	bne.n	8005038 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005016:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800501e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	621a      	str	r2, [r3, #32]
}
 8005052:	bf00      	nop
 8005054:	371c      	adds	r7, #28
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40010000 	.word	0x40010000
 8005064:	40010400 	.word	0x40010400

08005068 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005068:	b480      	push	{r7}
 800506a:	b087      	sub	sp, #28
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f023 0303 	bic.w	r3, r3, #3
 800509e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	021b      	lsls	r3, r3, #8
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a21      	ldr	r2, [pc, #132]	; (8005148 <TIM_OC3_SetConfig+0xe0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d003      	beq.n	80050ce <TIM_OC3_SetConfig+0x66>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a20      	ldr	r2, [pc, #128]	; (800514c <TIM_OC3_SetConfig+0xe4>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d10d      	bne.n	80050ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	021b      	lsls	r3, r3, #8
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	4313      	orrs	r3, r2
 80050e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a16      	ldr	r2, [pc, #88]	; (8005148 <TIM_OC3_SetConfig+0xe0>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d003      	beq.n	80050fa <TIM_OC3_SetConfig+0x92>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a15      	ldr	r2, [pc, #84]	; (800514c <TIM_OC3_SetConfig+0xe4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d113      	bne.n	8005122 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005100:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005108:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	4313      	orrs	r3, r2
 8005114:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	693a      	ldr	r2, [r7, #16]
 800511e:	4313      	orrs	r3, r2
 8005120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	621a      	str	r2, [r3, #32]
}
 800513c:	bf00      	nop
 800513e:	371c      	adds	r7, #28
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	40010000 	.word	0x40010000
 800514c:	40010400 	.word	0x40010400

08005150 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005150:	b480      	push	{r7}
 8005152:	b087      	sub	sp, #28
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800517e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005186:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	021b      	lsls	r3, r3, #8
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	4313      	orrs	r3, r2
 8005192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800519a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	031b      	lsls	r3, r3, #12
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a12      	ldr	r2, [pc, #72]	; (80051f4 <TIM_OC4_SetConfig+0xa4>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d003      	beq.n	80051b8 <TIM_OC4_SetConfig+0x68>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a11      	ldr	r2, [pc, #68]	; (80051f8 <TIM_OC4_SetConfig+0xa8>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d109      	bne.n	80051cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	019b      	lsls	r3, r3, #6
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	697a      	ldr	r2, [r7, #20]
 80051d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	621a      	str	r2, [r3, #32]
}
 80051e6:	bf00      	nop
 80051e8:	371c      	adds	r7, #28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	40010000 	.word	0x40010000
 80051f8:	40010400 	.word	0x40010400

080051fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	f023 0201 	bic.w	r2, r3, #1
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005226:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	011b      	lsls	r3, r3, #4
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	4313      	orrs	r3, r2
 8005230:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f023 030a 	bic.w	r3, r3, #10
 8005238:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	4313      	orrs	r3, r2
 8005240:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	621a      	str	r2, [r3, #32]
}
 800524e:	bf00      	nop
 8005250:	371c      	adds	r7, #28
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800525a:	b480      	push	{r7}
 800525c:	b087      	sub	sp, #28
 800525e:	af00      	add	r7, sp, #0
 8005260:	60f8      	str	r0, [r7, #12]
 8005262:	60b9      	str	r1, [r7, #8]
 8005264:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	f023 0210 	bic.w	r2, r3, #16
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005284:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	031b      	lsls	r3, r3, #12
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	4313      	orrs	r3, r2
 800528e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005296:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4313      	orrs	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	621a      	str	r2, [r3, #32]
}
 80052ae:	bf00      	nop
 80052b0:	371c      	adds	r7, #28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b085      	sub	sp, #20
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
 80052c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f043 0307 	orr.w	r3, r3, #7
 80052dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	609a      	str	r2, [r3, #8]
}
 80052e4:	bf00      	nop
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800530a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	021a      	lsls	r2, r3, #8
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	431a      	orrs	r2, r3
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	4313      	orrs	r3, r2
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	609a      	str	r2, [r3, #8]
}
 8005324:	bf00      	nop
 8005326:	371c      	adds	r7, #28
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005330:	b480      	push	{r7}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f003 031f 	and.w	r3, r3, #31
 8005342:	2201      	movs	r2, #1
 8005344:	fa02 f303 	lsl.w	r3, r2, r3
 8005348:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6a1a      	ldr	r2, [r3, #32]
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	43db      	mvns	r3, r3
 8005352:	401a      	ands	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a1a      	ldr	r2, [r3, #32]
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f003 031f 	and.w	r3, r3, #31
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	fa01 f303 	lsl.w	r3, r1, r3
 8005368:	431a      	orrs	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	621a      	str	r2, [r3, #32]
}
 800536e:	bf00      	nop
 8005370:	371c      	adds	r7, #28
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
	...

0800537c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005390:	2302      	movs	r3, #2
 8005392:	e05a      	b.n	800544a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a21      	ldr	r2, [pc, #132]	; (8005458 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d022      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053e0:	d01d      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a1d      	ldr	r2, [pc, #116]	; (800545c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d018      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a1b      	ldr	r2, [pc, #108]	; (8005460 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d013      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a1a      	ldr	r2, [pc, #104]	; (8005464 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00e      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a18      	ldr	r2, [pc, #96]	; (8005468 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d009      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a17      	ldr	r2, [pc, #92]	; (800546c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d004      	beq.n	800541e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a15      	ldr	r2, [pc, #84]	; (8005470 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d10c      	bne.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005424:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	4313      	orrs	r3, r2
 800542e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3714      	adds	r7, #20
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	40010000 	.word	0x40010000
 800545c:	40000400 	.word	0x40000400
 8005460:	40000800 	.word	0x40000800
 8005464:	40000c00 	.word	0x40000c00
 8005468:	40010400 	.word	0x40010400
 800546c:	40014000 	.word	0x40014000
 8005470:	40001800 	.word	0x40001800

08005474 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800547e:	2300      	movs	r3, #0
 8005480:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005488:	2b01      	cmp	r3, #1
 800548a:	d101      	bne.n	8005490 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800548c:	2302      	movs	r3, #2
 800548e:	e03d      	b.n	800550c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	4313      	orrs	r3, r2
 80054c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d101      	bne.n	800552a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e03f      	b.n	80055aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d106      	bne.n	8005544 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7fc ff14 	bl	800236c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2224      	movs	r2, #36	; 0x24
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800555a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 ff9b 	bl	8006498 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	691a      	ldr	r2, [r3, #16]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005570:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695a      	ldr	r2, [r3, #20]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005580:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68da      	ldr	r2, [r3, #12]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005590:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2220      	movs	r2, #32
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2220      	movs	r2, #32
 80055a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b08a      	sub	sp, #40	; 0x28
 80055b6:	af02      	add	r7, sp, #8
 80055b8:	60f8      	str	r0, [r7, #12]
 80055ba:	60b9      	str	r1, [r7, #8]
 80055bc:	603b      	str	r3, [r7, #0]
 80055be:	4613      	mov	r3, r2
 80055c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b20      	cmp	r3, #32
 80055d0:	d17c      	bne.n	80056cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d002      	beq.n	80055de <HAL_UART_Transmit+0x2c>
 80055d8:	88fb      	ldrh	r3, [r7, #6]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e075      	b.n	80056ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d101      	bne.n	80055f0 <HAL_UART_Transmit+0x3e>
 80055ec:	2302      	movs	r3, #2
 80055ee:	e06e      	b.n	80056ce <HAL_UART_Transmit+0x11c>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2221      	movs	r2, #33	; 0x21
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005606:	f7fd f8e1 	bl	80027cc <HAL_GetTick>
 800560a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	88fa      	ldrh	r2, [r7, #6]
 8005610:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	88fa      	ldrh	r2, [r7, #6]
 8005616:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005620:	d108      	bne.n	8005634 <HAL_UART_Transmit+0x82>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d104      	bne.n	8005634 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800562a:	2300      	movs	r3, #0
 800562c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	61bb      	str	r3, [r7, #24]
 8005632:	e003      	b.n	800563c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005638:	2300      	movs	r3, #0
 800563a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005644:	e02a      	b.n	800569c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	2200      	movs	r2, #0
 800564e:	2180      	movs	r1, #128	; 0x80
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 fc53 	bl	8005efc <UART_WaitOnFlagUntilTimeout>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e036      	b.n	80056ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10b      	bne.n	800567e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	881b      	ldrh	r3, [r3, #0]
 800566a:	461a      	mov	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005674:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	3302      	adds	r3, #2
 800567a:	61bb      	str	r3, [r7, #24]
 800567c:	e007      	b.n	800568e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	781a      	ldrb	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	3301      	adds	r3, #1
 800568c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005692:	b29b      	uxth	r3, r3
 8005694:	3b01      	subs	r3, #1
 8005696:	b29a      	uxth	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1cf      	bne.n	8005646 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	2200      	movs	r2, #0
 80056ae:	2140      	movs	r1, #64	; 0x40
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 fc23 	bl	8005efc <UART_WaitOnFlagUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e006      	b.n	80056ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056c8:	2300      	movs	r3, #0
 80056ca:	e000      	b.n	80056ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
  }
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3720      	adds	r7, #32
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b08c      	sub	sp, #48	; 0x30
 80056da:	af00      	add	r7, sp, #0
 80056dc:	60f8      	str	r0, [r7, #12]
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	4613      	mov	r3, r2
 80056e2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b20      	cmp	r3, #32
 80056ee:	d152      	bne.n	8005796 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80056f6:	88fb      	ldrh	r3, [r7, #6]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d101      	bne.n	8005700 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e04b      	b.n	8005798 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005706:	2b01      	cmp	r3, #1
 8005708:	d101      	bne.n	800570e <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800570a:	2302      	movs	r3, #2
 800570c:	e044      	b.n	8005798 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2201      	movs	r2, #1
 800571a:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800571c:	88fb      	ldrh	r3, [r7, #6]
 800571e:	461a      	mov	r2, r3
 8005720:	68b9      	ldr	r1, [r7, #8]
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 fc58 	bl	8005fd8 <UART_Start_Receive_DMA>
 8005728:	4603      	mov	r3, r0
 800572a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800572e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005732:	2b00      	cmp	r3, #0
 8005734:	d12c      	bne.n	8005790 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	2b01      	cmp	r3, #1
 800573c:	d125      	bne.n	800578a <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800573e:	2300      	movs	r3, #0
 8005740:	613b      	str	r3, [r7, #16]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	613b      	str	r3, [r7, #16]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	613b      	str	r3, [r7, #16]
 8005752:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	330c      	adds	r3, #12
 800575a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	617b      	str	r3, [r7, #20]
   return(result);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f043 0310 	orr.w	r3, r3, #16
 800576a:	62bb      	str	r3, [r7, #40]	; 0x28
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005774:	627a      	str	r2, [r7, #36]	; 0x24
 8005776:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6a39      	ldr	r1, [r7, #32]
 800577a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	61fb      	str	r3, [r7, #28]
   return(result);
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e5      	bne.n	8005754 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8005788:	e002      	b.n	8005790 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005790:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005794:	e000      	b.n	8005798 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8005796:	2302      	movs	r3, #2
  }
}
 8005798:	4618      	mov	r0, r3
 800579a:	3730      	adds	r7, #48	; 0x30
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b0ba      	sub	sp, #232	; 0xe8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80057c6:	2300      	movs	r3, #0
 80057c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057d6:	f003 030f 	and.w	r3, r3, #15
 80057da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10f      	bne.n	8005806 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d009      	beq.n	8005806 <HAL_UART_IRQHandler+0x66>
 80057f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057f6:	f003 0320 	and.w	r3, r3, #32
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fd8f 	bl	8006322 <UART_Receive_IT>
      return;
 8005804:	e256      	b.n	8005cb4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005806:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 80de 	beq.w	80059cc <HAL_UART_IRQHandler+0x22c>
 8005810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	2b00      	cmp	r3, #0
 800581a:	d106      	bne.n	800582a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800581c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005820:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 80d1 	beq.w	80059cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800582a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00b      	beq.n	800584e <HAL_UART_IRQHandler+0xae>
 8005836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800583a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800583e:	2b00      	cmp	r3, #0
 8005840:	d005      	beq.n	800584e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005846:	f043 0201 	orr.w	r2, r3, #1
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800584e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00b      	beq.n	8005872 <HAL_UART_IRQHandler+0xd2>
 800585a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d005      	beq.n	8005872 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586a:	f043 0202 	orr.w	r2, r3, #2
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00b      	beq.n	8005896 <HAL_UART_IRQHandler+0xf6>
 800587e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	d005      	beq.n	8005896 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588e:	f043 0204 	orr.w	r2, r3, #4
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800589a:	f003 0308 	and.w	r3, r3, #8
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d011      	beq.n	80058c6 <HAL_UART_IRQHandler+0x126>
 80058a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058a6:	f003 0320 	and.w	r3, r3, #32
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d105      	bne.n	80058ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80058ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058be:	f043 0208 	orr.w	r2, r3, #8
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 81ed 	beq.w	8005caa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058d4:	f003 0320 	and.w	r3, r3, #32
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d008      	beq.n	80058ee <HAL_UART_IRQHandler+0x14e>
 80058dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058e0:	f003 0320 	and.w	r3, r3, #32
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 fd1a 	bl	8006322 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f8:	2b40      	cmp	r3, #64	; 0x40
 80058fa:	bf0c      	ite	eq
 80058fc:	2301      	moveq	r3, #1
 80058fe:	2300      	movne	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	d103      	bne.n	800591a <HAL_UART_IRQHandler+0x17a>
 8005912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005916:	2b00      	cmp	r3, #0
 8005918:	d04f      	beq.n	80059ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 fc22 	bl	8006164 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592a:	2b40      	cmp	r3, #64	; 0x40
 800592c:	d141      	bne.n	80059b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	3314      	adds	r3, #20
 8005934:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005938:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800593c:	e853 3f00 	ldrex	r3, [r3]
 8005940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005944:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005948:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800594c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	3314      	adds	r3, #20
 8005956:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800595a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800595e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005962:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005966:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005972:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1d9      	bne.n	800592e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597e:	2b00      	cmp	r3, #0
 8005980:	d013      	beq.n	80059aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005986:	4a7d      	ldr	r2, [pc, #500]	; (8005b7c <HAL_UART_IRQHandler+0x3dc>)
 8005988:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598e:	4618      	mov	r0, r3
 8005990:	f7fd fdc0 	bl	8003514 <HAL_DMA_Abort_IT>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d016      	beq.n	80059c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059a4:	4610      	mov	r0, r2
 80059a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a8:	e00e      	b.n	80059c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 f9a4 	bl	8005cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b0:	e00a      	b.n	80059c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 f9a0 	bl	8005cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b8:	e006      	b.n	80059c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f99c 	bl	8005cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059c6:	e170      	b.n	8005caa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c8:	bf00      	nop
    return;
 80059ca:	e16e      	b.n	8005caa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	f040 814a 	bne.w	8005c6a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059da:	f003 0310 	and.w	r3, r3, #16
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 8143 	beq.w	8005c6a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059e8:	f003 0310 	and.w	r3, r3, #16
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 813c 	beq.w	8005c6a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059f2:	2300      	movs	r3, #0
 80059f4:	60bb      	str	r3, [r7, #8]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a12:	2b40      	cmp	r3, #64	; 0x40
 8005a14:	f040 80b4 	bne.w	8005b80 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 8140 	beq.w	8005cae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a36:	429a      	cmp	r2, r3
 8005a38:	f080 8139 	bcs.w	8005cae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a42:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a4e:	f000 8088 	beq.w	8005b62 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	330c      	adds	r3, #12
 8005a58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1d9      	bne.n	8005a52 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3314      	adds	r3, #20
 8005aa4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005aae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ab0:	f023 0301 	bic.w	r3, r3, #1
 8005ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3314      	adds	r3, #20
 8005abe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005ac2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005ac6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005aca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005ace:	e841 2300 	strex	r3, r2, [r1]
 8005ad2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ad4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1e1      	bne.n	8005a9e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3314      	adds	r3, #20
 8005ae0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ae4:	e853 3f00 	ldrex	r3, [r3]
 8005ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005aea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005af0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	3314      	adds	r3, #20
 8005afa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005afe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b06:	e841 2300 	strex	r3, r2, [r1]
 8005b0a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1e3      	bne.n	8005ada <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2220      	movs	r2, #32
 8005b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	330c      	adds	r3, #12
 8005b26:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b2a:	e853 3f00 	ldrex	r3, [r3]
 8005b2e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b32:	f023 0310 	bic.w	r3, r3, #16
 8005b36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	330c      	adds	r3, #12
 8005b40:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b44:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b4c:	e841 2300 	strex	r3, r2, [r1]
 8005b50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1e3      	bne.n	8005b20 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7fd fc69 	bl	8003434 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7fb fb4a 	bl	800120c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b78:	e099      	b.n	8005cae <HAL_UART_IRQHandler+0x50e>
 8005b7a:	bf00      	nop
 8005b7c:	0800622b 	.word	0x0800622b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f000 808b 	beq.w	8005cb2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 8086 	beq.w	8005cb2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	330c      	adds	r3, #12
 8005bac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb0:	e853 3f00 	ldrex	r3, [r3]
 8005bb4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bb8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	330c      	adds	r3, #12
 8005bc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005bca:	647a      	str	r2, [r7, #68]	; 0x44
 8005bcc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e3      	bne.n	8005ba6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3314      	adds	r3, #20
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be8:	e853 3f00 	ldrex	r3, [r3]
 8005bec:	623b      	str	r3, [r7, #32]
   return(result);
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	f023 0301 	bic.w	r3, r3, #1
 8005bf4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	3314      	adds	r3, #20
 8005bfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005c02:	633a      	str	r2, [r7, #48]	; 0x30
 8005c04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c0a:	e841 2300 	strex	r3, r2, [r1]
 8005c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1e3      	bne.n	8005bde <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2220      	movs	r2, #32
 8005c1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	e853 3f00 	ldrex	r3, [r3]
 8005c32:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f023 0310 	bic.w	r3, r3, #16
 8005c3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	330c      	adds	r3, #12
 8005c44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c48:	61fa      	str	r2, [r7, #28]
 8005c4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4c:	69b9      	ldr	r1, [r7, #24]
 8005c4e:	69fa      	ldr	r2, [r7, #28]
 8005c50:	e841 2300 	strex	r3, r2, [r1]
 8005c54:	617b      	str	r3, [r7, #20]
   return(result);
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1e3      	bne.n	8005c24 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c60:	4619      	mov	r1, r3
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fb fad2 	bl	800120c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c68:	e023      	b.n	8005cb2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d009      	beq.n	8005c8a <HAL_UART_IRQHandler+0x4ea>
 8005c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d003      	beq.n	8005c8a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 fae5 	bl	8006252 <UART_Transmit_IT>
    return;
 8005c88:	e014      	b.n	8005cb4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00e      	beq.n	8005cb4 <HAL_UART_IRQHandler+0x514>
 8005c96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d008      	beq.n	8005cb4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fb25 	bl	80062f2 <UART_EndTransmit_IT>
    return;
 8005ca8:	e004      	b.n	8005cb4 <HAL_UART_IRQHandler+0x514>
    return;
 8005caa:	bf00      	nop
 8005cac:	e002      	b.n	8005cb4 <HAL_UART_IRQHandler+0x514>
      return;
 8005cae:	bf00      	nop
 8005cb0:	e000      	b.n	8005cb4 <HAL_UART_IRQHandler+0x514>
      return;
 8005cb2:	bf00      	nop
  }
}
 8005cb4:	37e8      	adds	r7, #232	; 0xe8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop

08005cbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b09c      	sub	sp, #112	; 0x70
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d18:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d172      	bne.n	8005e0e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	330c      	adds	r3, #12
 8005d34:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d38:	e853 3f00 	ldrex	r3, [r3]
 8005d3c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d44:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d4e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d50:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d54:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e5      	bne.n	8005d2e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3314      	adds	r3, #20
 8005d68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6c:	e853 3f00 	ldrex	r3, [r3]
 8005d70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	667b      	str	r3, [r7, #100]	; 0x64
 8005d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3314      	adds	r3, #20
 8005d80:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005d82:	647a      	str	r2, [r7, #68]	; 0x44
 8005d84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d8a:	e841 2300 	strex	r3, r2, [r1]
 8005d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1e5      	bne.n	8005d62 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3314      	adds	r3, #20
 8005d9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da0:	e853 3f00 	ldrex	r3, [r3]
 8005da4:	623b      	str	r3, [r7, #32]
   return(result);
 8005da6:	6a3b      	ldr	r3, [r7, #32]
 8005da8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dac:	663b      	str	r3, [r7, #96]	; 0x60
 8005dae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	3314      	adds	r3, #20
 8005db4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005db6:	633a      	str	r2, [r7, #48]	; 0x30
 8005db8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dbe:	e841 2300 	strex	r3, r2, [r1]
 8005dc2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1e5      	bne.n	8005d96 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dcc:	2220      	movs	r2, #32
 8005dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d119      	bne.n	8005e0e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	330c      	adds	r3, #12
 8005de0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	e853 3f00 	ldrex	r3, [r3]
 8005de8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f023 0310 	bic.w	r3, r3, #16
 8005df0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	330c      	adds	r3, #12
 8005df8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005dfa:	61fa      	str	r2, [r7, #28]
 8005dfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfe:	69b9      	ldr	r1, [r7, #24]
 8005e00:	69fa      	ldr	r2, [r7, #28]
 8005e02:	e841 2300 	strex	r3, r2, [r1]
 8005e06:	617b      	str	r3, [r7, #20]
   return(result);
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1e5      	bne.n	8005dda <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d106      	bne.n	8005e24 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e1e:	f7fb f9f5 	bl	800120c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e22:	e002      	b.n	8005e2a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005e24:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e26:	f7ff ff53 	bl	8005cd0 <HAL_UART_RxCpltCallback>
}
 8005e2a:	bf00      	nop
 8005e2c:	3770      	adds	r7, #112	; 0x70
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b084      	sub	sp, #16
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d108      	bne.n	8005e5a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e4c:	085b      	lsrs	r3, r3, #1
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	4619      	mov	r1, r3
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f7fb f9da 	bl	800120c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e58:	e002      	b.n	8005e60 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f7ff ff42 	bl	8005ce4 <HAL_UART_RxHalfCpltCallback>
}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e78:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e84:	2b80      	cmp	r3, #128	; 0x80
 8005e86:	bf0c      	ite	eq
 8005e88:	2301      	moveq	r3, #1
 8005e8a:	2300      	movne	r3, #0
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b21      	cmp	r3, #33	; 0x21
 8005e9a:	d108      	bne.n	8005eae <UART_DMAError+0x46>
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d005      	beq.n	8005eae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005ea8:	68b8      	ldr	r0, [r7, #8]
 8005eaa:	f000 f933 	bl	8006114 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	695b      	ldr	r3, [r3, #20]
 8005eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb8:	2b40      	cmp	r3, #64	; 0x40
 8005eba:	bf0c      	ite	eq
 8005ebc:	2301      	moveq	r3, #1
 8005ebe:	2300      	movne	r3, #0
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2b22      	cmp	r3, #34	; 0x22
 8005ece:	d108      	bne.n	8005ee2 <UART_DMAError+0x7a>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d005      	beq.n	8005ee2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005edc:	68b8      	ldr	r0, [r7, #8]
 8005ede:	f000 f941 	bl	8006164 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee6:	f043 0210 	orr.w	r2, r3, #16
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eee:	68b8      	ldr	r0, [r7, #8]
 8005ef0:	f7ff ff02 	bl	8005cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ef4:	bf00      	nop
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b090      	sub	sp, #64	; 0x40
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	603b      	str	r3, [r7, #0]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f0c:	e050      	b.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f14:	d04c      	beq.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x30>
 8005f1c:	f7fc fc56 	bl	80027cc <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d241      	bcs.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	330c      	adds	r3, #12
 8005f32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f36:	e853 3f00 	ldrex	r3, [r3]
 8005f3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	330c      	adds	r3, #12
 8005f4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f4c:	637a      	str	r2, [r7, #52]	; 0x34
 8005f4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f54:	e841 2300 	strex	r3, r2, [r1]
 8005f58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1e5      	bne.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	3314      	adds	r3, #20
 8005f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	e853 3f00 	ldrex	r3, [r3]
 8005f6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	f023 0301 	bic.w	r3, r3, #1
 8005f76:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3314      	adds	r3, #20
 8005f7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f80:	623a      	str	r2, [r7, #32]
 8005f82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f84:	69f9      	ldr	r1, [r7, #28]
 8005f86:	6a3a      	ldr	r2, [r7, #32]
 8005f88:	e841 2300 	strex	r3, r2, [r1]
 8005f8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1e5      	bne.n	8005f60 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2220      	movs	r2, #32
 8005f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e00f      	b.n	8005fd0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	79fb      	ldrb	r3, [r7, #7]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d09f      	beq.n	8005f0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3740      	adds	r7, #64	; 0x40
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b098      	sub	sp, #96	; 0x60
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	88fa      	ldrh	r2, [r7, #6]
 8005ff0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2222      	movs	r2, #34	; 0x22
 8005ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006004:	4a40      	ldr	r2, [pc, #256]	; (8006108 <UART_Start_Receive_DMA+0x130>)
 8006006:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600c:	4a3f      	ldr	r2, [pc, #252]	; (800610c <UART_Start_Receive_DMA+0x134>)
 800600e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006014:	4a3e      	ldr	r2, [pc, #248]	; (8006110 <UART_Start_Receive_DMA+0x138>)
 8006016:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800601c:	2200      	movs	r2, #0
 800601e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006020:	f107 0308 	add.w	r3, r7, #8
 8006024:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3304      	adds	r3, #4
 8006030:	4619      	mov	r1, r3
 8006032:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	f7fd f9a4 	bl	8003384 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800603c:	2300      	movs	r3, #0
 800603e:	613b      	str	r3, [r7, #16]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	613b      	str	r3, [r7, #16]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	613b      	str	r3, [r7, #16]
 8006050:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d019      	beq.n	8006096 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	330c      	adds	r3, #12
 8006068:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800606c:	e853 3f00 	ldrex	r3, [r3]
 8006070:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006078:	65bb      	str	r3, [r7, #88]	; 0x58
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	330c      	adds	r3, #12
 8006080:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006082:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006084:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006088:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006090:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e5      	bne.n	8006062 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3314      	adds	r3, #20
 800609c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a0:	e853 3f00 	ldrex	r3, [r3]
 80060a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a8:	f043 0301 	orr.w	r3, r3, #1
 80060ac:	657b      	str	r3, [r7, #84]	; 0x54
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3314      	adds	r3, #20
 80060b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80060b6:	63ba      	str	r2, [r7, #56]	; 0x38
 80060b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80060bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060be:	e841 2300 	strex	r3, r2, [r1]
 80060c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1e5      	bne.n	8006096 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3314      	adds	r3, #20
 80060d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	e853 3f00 	ldrex	r3, [r3]
 80060d8:	617b      	str	r3, [r7, #20]
   return(result);
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060e0:	653b      	str	r3, [r7, #80]	; 0x50
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	3314      	adds	r3, #20
 80060e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060ea:	627a      	str	r2, [r7, #36]	; 0x24
 80060ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	6a39      	ldr	r1, [r7, #32]
 80060f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e5      	bne.n	80060ca <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3760      	adds	r7, #96	; 0x60
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}
 8006108:	08005d0d 	.word	0x08005d0d
 800610c:	08005e33 	.word	0x08005e33
 8006110:	08005e69 	.word	0x08005e69

08006114 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006114:	b480      	push	{r7}
 8006116:	b089      	sub	sp, #36	; 0x24
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	330c      	adds	r3, #12
 8006122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	e853 3f00 	ldrex	r3, [r3]
 800612a:	60bb      	str	r3, [r7, #8]
   return(result);
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006132:	61fb      	str	r3, [r7, #28]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	330c      	adds	r3, #12
 800613a:	69fa      	ldr	r2, [r7, #28]
 800613c:	61ba      	str	r2, [r7, #24]
 800613e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006140:	6979      	ldr	r1, [r7, #20]
 8006142:	69ba      	ldr	r2, [r7, #24]
 8006144:	e841 2300 	strex	r3, r2, [r1]
 8006148:	613b      	str	r3, [r7, #16]
   return(result);
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1e5      	bne.n	800611c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006158:	bf00      	nop
 800615a:	3724      	adds	r7, #36	; 0x24
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006164:	b480      	push	{r7}
 8006166:	b095      	sub	sp, #84	; 0x54
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	330c      	adds	r3, #12
 8006172:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006176:	e853 3f00 	ldrex	r3, [r3]
 800617a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800617c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006182:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	330c      	adds	r3, #12
 800618a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800618c:	643a      	str	r2, [r7, #64]	; 0x40
 800618e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006190:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006192:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006194:	e841 2300 	strex	r3, r2, [r1]
 8006198:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800619a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1e5      	bne.n	800616c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3314      	adds	r3, #20
 80061a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a8:	6a3b      	ldr	r3, [r7, #32]
 80061aa:	e853 3f00 	ldrex	r3, [r3]
 80061ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	f023 0301 	bic.w	r3, r3, #1
 80061b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	3314      	adds	r3, #20
 80061be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061c8:	e841 2300 	strex	r3, r2, [r1]
 80061cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e5      	bne.n	80061a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d119      	bne.n	8006210 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	330c      	adds	r3, #12
 80061e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	e853 3f00 	ldrex	r3, [r3]
 80061ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f023 0310 	bic.w	r3, r3, #16
 80061f2:	647b      	str	r3, [r7, #68]	; 0x44
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	330c      	adds	r3, #12
 80061fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061fc:	61ba      	str	r2, [r7, #24]
 80061fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006200:	6979      	ldr	r1, [r7, #20]
 8006202:	69ba      	ldr	r2, [r7, #24]
 8006204:	e841 2300 	strex	r3, r2, [r1]
 8006208:	613b      	str	r3, [r7, #16]
   return(result);
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1e5      	bne.n	80061dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2220      	movs	r2, #32
 8006214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800621e:	bf00      	nop
 8006220:	3754      	adds	r7, #84	; 0x54
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr

0800622a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b084      	sub	sp, #16
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f7ff fd57 	bl	8005cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800624a:	bf00      	nop
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006252:	b480      	push	{r7}
 8006254:	b085      	sub	sp, #20
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b21      	cmp	r3, #33	; 0x21
 8006264:	d13e      	bne.n	80062e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800626e:	d114      	bne.n	800629a <UART_Transmit_IT+0x48>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d110      	bne.n	800629a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a1b      	ldr	r3, [r3, #32]
 800627c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	881b      	ldrh	r3, [r3, #0]
 8006282:	461a      	mov	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800628c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	1c9a      	adds	r2, r3, #2
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	621a      	str	r2, [r3, #32]
 8006298:	e008      	b.n	80062ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	1c59      	adds	r1, r3, #1
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	6211      	str	r1, [r2, #32]
 80062a4:	781a      	ldrb	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	3b01      	subs	r3, #1
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	4619      	mov	r1, r3
 80062ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10f      	bne.n	80062e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68da      	ldr	r2, [r3, #12]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062e0:	2300      	movs	r3, #0
 80062e2:	e000      	b.n	80062e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062e4:	2302      	movs	r3, #2
  }
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3714      	adds	r7, #20
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b082      	sub	sp, #8
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68da      	ldr	r2, [r3, #12]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006308:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff fcd2 	bl	8005cbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3708      	adds	r7, #8
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006322:	b580      	push	{r7, lr}
 8006324:	b08c      	sub	sp, #48	; 0x30
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b22      	cmp	r3, #34	; 0x22
 8006334:	f040 80ab 	bne.w	800648e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006340:	d117      	bne.n	8006372 <UART_Receive_IT+0x50>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d113      	bne.n	8006372 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006352:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	b29b      	uxth	r3, r3
 800635c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006360:	b29a      	uxth	r2, r3
 8006362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006364:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636a:	1c9a      	adds	r2, r3, #2
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	629a      	str	r2, [r3, #40]	; 0x28
 8006370:	e026      	b.n	80063c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006376:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006378:	2300      	movs	r3, #0
 800637a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006384:	d007      	beq.n	8006396 <UART_Receive_IT+0x74>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10a      	bne.n	80063a4 <UART_Receive_IT+0x82>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d106      	bne.n	80063a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	b2da      	uxtb	r2, r3
 800639e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a0:	701a      	strb	r2, [r3, #0]
 80063a2:	e008      	b.n	80063b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	3b01      	subs	r3, #1
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	4619      	mov	r1, r3
 80063ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d15a      	bne.n	800648a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0220 	bic.w	r2, r2, #32
 80063e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68da      	ldr	r2, [r3, #12]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	695a      	ldr	r2, [r3, #20]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0201 	bic.w	r2, r2, #1
 8006402:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2220      	movs	r2, #32
 8006408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006410:	2b01      	cmp	r3, #1
 8006412:	d135      	bne.n	8006480 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	330c      	adds	r3, #12
 8006420:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	613b      	str	r3, [r7, #16]
   return(result);
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f023 0310 	bic.w	r3, r3, #16
 8006430:	627b      	str	r3, [r7, #36]	; 0x24
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	330c      	adds	r3, #12
 8006438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800643a:	623a      	str	r2, [r7, #32]
 800643c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	69f9      	ldr	r1, [r7, #28]
 8006440:	6a3a      	ldr	r2, [r7, #32]
 8006442:	e841 2300 	strex	r3, r2, [r1]
 8006446:	61bb      	str	r3, [r7, #24]
   return(result);
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1e5      	bne.n	800641a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0310 	and.w	r3, r3, #16
 8006458:	2b10      	cmp	r3, #16
 800645a:	d10a      	bne.n	8006472 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800645c:	2300      	movs	r3, #0
 800645e:	60fb      	str	r3, [r7, #12]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	60fb      	str	r3, [r7, #12]
 8006470:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006476:	4619      	mov	r1, r3
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f7fa fec7 	bl	800120c <HAL_UARTEx_RxEventCallback>
 800647e:	e002      	b.n	8006486 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f7ff fc25 	bl	8005cd0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	e002      	b.n	8006490 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800648a:	2300      	movs	r3, #0
 800648c:	e000      	b.n	8006490 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800648e:	2302      	movs	r3, #2
  }
}
 8006490:	4618      	mov	r0, r3
 8006492:	3730      	adds	r7, #48	; 0x30
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800649c:	b0c0      	sub	sp, #256	; 0x100
 800649e:	af00      	add	r7, sp, #0
 80064a0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80064b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064b4:	68d9      	ldr	r1, [r3, #12]
 80064b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	ea40 0301 	orr.w	r3, r0, r1
 80064c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064c6:	689a      	ldr	r2, [r3, #8]
 80064c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	431a      	orrs	r2, r3
 80064d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	431a      	orrs	r2, r3
 80064d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	4313      	orrs	r3, r2
 80064e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80064e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80064f0:	f021 010c 	bic.w	r1, r1, #12
 80064f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80064fe:	430b      	orrs	r3, r1
 8006500:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800650e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006512:	6999      	ldr	r1, [r3, #24]
 8006514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	ea40 0301 	orr.w	r3, r0, r1
 800651e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	4b8f      	ldr	r3, [pc, #572]	; (8006764 <UART_SetConfig+0x2cc>)
 8006528:	429a      	cmp	r2, r3
 800652a:	d005      	beq.n	8006538 <UART_SetConfig+0xa0>
 800652c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	4b8d      	ldr	r3, [pc, #564]	; (8006768 <UART_SetConfig+0x2d0>)
 8006534:	429a      	cmp	r2, r3
 8006536:	d104      	bne.n	8006542 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006538:	f7fe f902 	bl	8004740 <HAL_RCC_GetPCLK2Freq>
 800653c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006540:	e003      	b.n	800654a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006542:	f7fe f8e9 	bl	8004718 <HAL_RCC_GetPCLK1Freq>
 8006546:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800654a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800654e:	69db      	ldr	r3, [r3, #28]
 8006550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006554:	f040 810c 	bne.w	8006770 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006558:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800655c:	2200      	movs	r2, #0
 800655e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006562:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006566:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800656a:	4622      	mov	r2, r4
 800656c:	462b      	mov	r3, r5
 800656e:	1891      	adds	r1, r2, r2
 8006570:	65b9      	str	r1, [r7, #88]	; 0x58
 8006572:	415b      	adcs	r3, r3
 8006574:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006576:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800657a:	4621      	mov	r1, r4
 800657c:	eb12 0801 	adds.w	r8, r2, r1
 8006580:	4629      	mov	r1, r5
 8006582:	eb43 0901 	adc.w	r9, r3, r1
 8006586:	f04f 0200 	mov.w	r2, #0
 800658a:	f04f 0300 	mov.w	r3, #0
 800658e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006592:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006596:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800659a:	4690      	mov	r8, r2
 800659c:	4699      	mov	r9, r3
 800659e:	4623      	mov	r3, r4
 80065a0:	eb18 0303 	adds.w	r3, r8, r3
 80065a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80065a8:	462b      	mov	r3, r5
 80065aa:	eb49 0303 	adc.w	r3, r9, r3
 80065ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80065b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80065be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80065c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80065c6:	460b      	mov	r3, r1
 80065c8:	18db      	adds	r3, r3, r3
 80065ca:	653b      	str	r3, [r7, #80]	; 0x50
 80065cc:	4613      	mov	r3, r2
 80065ce:	eb42 0303 	adc.w	r3, r2, r3
 80065d2:	657b      	str	r3, [r7, #84]	; 0x54
 80065d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80065d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80065dc:	f7fa fb64 	bl	8000ca8 <__aeabi_uldivmod>
 80065e0:	4602      	mov	r2, r0
 80065e2:	460b      	mov	r3, r1
 80065e4:	4b61      	ldr	r3, [pc, #388]	; (800676c <UART_SetConfig+0x2d4>)
 80065e6:	fba3 2302 	umull	r2, r3, r3, r2
 80065ea:	095b      	lsrs	r3, r3, #5
 80065ec:	011c      	lsls	r4, r3, #4
 80065ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065f2:	2200      	movs	r2, #0
 80065f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80065fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006600:	4642      	mov	r2, r8
 8006602:	464b      	mov	r3, r9
 8006604:	1891      	adds	r1, r2, r2
 8006606:	64b9      	str	r1, [r7, #72]	; 0x48
 8006608:	415b      	adcs	r3, r3
 800660a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800660c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006610:	4641      	mov	r1, r8
 8006612:	eb12 0a01 	adds.w	sl, r2, r1
 8006616:	4649      	mov	r1, r9
 8006618:	eb43 0b01 	adc.w	fp, r3, r1
 800661c:	f04f 0200 	mov.w	r2, #0
 8006620:	f04f 0300 	mov.w	r3, #0
 8006624:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006628:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800662c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006630:	4692      	mov	sl, r2
 8006632:	469b      	mov	fp, r3
 8006634:	4643      	mov	r3, r8
 8006636:	eb1a 0303 	adds.w	r3, sl, r3
 800663a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800663e:	464b      	mov	r3, r9
 8006640:	eb4b 0303 	adc.w	r3, fp, r3
 8006644:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006654:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006658:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800665c:	460b      	mov	r3, r1
 800665e:	18db      	adds	r3, r3, r3
 8006660:	643b      	str	r3, [r7, #64]	; 0x40
 8006662:	4613      	mov	r3, r2
 8006664:	eb42 0303 	adc.w	r3, r2, r3
 8006668:	647b      	str	r3, [r7, #68]	; 0x44
 800666a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800666e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006672:	f7fa fb19 	bl	8000ca8 <__aeabi_uldivmod>
 8006676:	4602      	mov	r2, r0
 8006678:	460b      	mov	r3, r1
 800667a:	4611      	mov	r1, r2
 800667c:	4b3b      	ldr	r3, [pc, #236]	; (800676c <UART_SetConfig+0x2d4>)
 800667e:	fba3 2301 	umull	r2, r3, r3, r1
 8006682:	095b      	lsrs	r3, r3, #5
 8006684:	2264      	movs	r2, #100	; 0x64
 8006686:	fb02 f303 	mul.w	r3, r2, r3
 800668a:	1acb      	subs	r3, r1, r3
 800668c:	00db      	lsls	r3, r3, #3
 800668e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006692:	4b36      	ldr	r3, [pc, #216]	; (800676c <UART_SetConfig+0x2d4>)
 8006694:	fba3 2302 	umull	r2, r3, r3, r2
 8006698:	095b      	lsrs	r3, r3, #5
 800669a:	005b      	lsls	r3, r3, #1
 800669c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80066a0:	441c      	add	r4, r3
 80066a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066a6:	2200      	movs	r2, #0
 80066a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80066ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80066b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80066b4:	4642      	mov	r2, r8
 80066b6:	464b      	mov	r3, r9
 80066b8:	1891      	adds	r1, r2, r2
 80066ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80066bc:	415b      	adcs	r3, r3
 80066be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80066c4:	4641      	mov	r1, r8
 80066c6:	1851      	adds	r1, r2, r1
 80066c8:	6339      	str	r1, [r7, #48]	; 0x30
 80066ca:	4649      	mov	r1, r9
 80066cc:	414b      	adcs	r3, r1
 80066ce:	637b      	str	r3, [r7, #52]	; 0x34
 80066d0:	f04f 0200 	mov.w	r2, #0
 80066d4:	f04f 0300 	mov.w	r3, #0
 80066d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80066dc:	4659      	mov	r1, fp
 80066de:	00cb      	lsls	r3, r1, #3
 80066e0:	4651      	mov	r1, sl
 80066e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066e6:	4651      	mov	r1, sl
 80066e8:	00ca      	lsls	r2, r1, #3
 80066ea:	4610      	mov	r0, r2
 80066ec:	4619      	mov	r1, r3
 80066ee:	4603      	mov	r3, r0
 80066f0:	4642      	mov	r2, r8
 80066f2:	189b      	adds	r3, r3, r2
 80066f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80066f8:	464b      	mov	r3, r9
 80066fa:	460a      	mov	r2, r1
 80066fc:	eb42 0303 	adc.w	r3, r2, r3
 8006700:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006710:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006714:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006718:	460b      	mov	r3, r1
 800671a:	18db      	adds	r3, r3, r3
 800671c:	62bb      	str	r3, [r7, #40]	; 0x28
 800671e:	4613      	mov	r3, r2
 8006720:	eb42 0303 	adc.w	r3, r2, r3
 8006724:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006726:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800672a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800672e:	f7fa fabb 	bl	8000ca8 <__aeabi_uldivmod>
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	4b0d      	ldr	r3, [pc, #52]	; (800676c <UART_SetConfig+0x2d4>)
 8006738:	fba3 1302 	umull	r1, r3, r3, r2
 800673c:	095b      	lsrs	r3, r3, #5
 800673e:	2164      	movs	r1, #100	; 0x64
 8006740:	fb01 f303 	mul.w	r3, r1, r3
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	00db      	lsls	r3, r3, #3
 8006748:	3332      	adds	r3, #50	; 0x32
 800674a:	4a08      	ldr	r2, [pc, #32]	; (800676c <UART_SetConfig+0x2d4>)
 800674c:	fba2 2303 	umull	r2, r3, r2, r3
 8006750:	095b      	lsrs	r3, r3, #5
 8006752:	f003 0207 	and.w	r2, r3, #7
 8006756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4422      	add	r2, r4
 800675e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006760:	e106      	b.n	8006970 <UART_SetConfig+0x4d8>
 8006762:	bf00      	nop
 8006764:	40011000 	.word	0x40011000
 8006768:	40011400 	.word	0x40011400
 800676c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006770:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006774:	2200      	movs	r2, #0
 8006776:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800677a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800677e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006782:	4642      	mov	r2, r8
 8006784:	464b      	mov	r3, r9
 8006786:	1891      	adds	r1, r2, r2
 8006788:	6239      	str	r1, [r7, #32]
 800678a:	415b      	adcs	r3, r3
 800678c:	627b      	str	r3, [r7, #36]	; 0x24
 800678e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006792:	4641      	mov	r1, r8
 8006794:	1854      	adds	r4, r2, r1
 8006796:	4649      	mov	r1, r9
 8006798:	eb43 0501 	adc.w	r5, r3, r1
 800679c:	f04f 0200 	mov.w	r2, #0
 80067a0:	f04f 0300 	mov.w	r3, #0
 80067a4:	00eb      	lsls	r3, r5, #3
 80067a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067aa:	00e2      	lsls	r2, r4, #3
 80067ac:	4614      	mov	r4, r2
 80067ae:	461d      	mov	r5, r3
 80067b0:	4643      	mov	r3, r8
 80067b2:	18e3      	adds	r3, r4, r3
 80067b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80067b8:	464b      	mov	r3, r9
 80067ba:	eb45 0303 	adc.w	r3, r5, r3
 80067be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80067c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80067ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80067d2:	f04f 0200 	mov.w	r2, #0
 80067d6:	f04f 0300 	mov.w	r3, #0
 80067da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80067de:	4629      	mov	r1, r5
 80067e0:	008b      	lsls	r3, r1, #2
 80067e2:	4621      	mov	r1, r4
 80067e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067e8:	4621      	mov	r1, r4
 80067ea:	008a      	lsls	r2, r1, #2
 80067ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80067f0:	f7fa fa5a 	bl	8000ca8 <__aeabi_uldivmod>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4b60      	ldr	r3, [pc, #384]	; (800697c <UART_SetConfig+0x4e4>)
 80067fa:	fba3 2302 	umull	r2, r3, r3, r2
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	011c      	lsls	r4, r3, #4
 8006802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006806:	2200      	movs	r2, #0
 8006808:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800680c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006810:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006814:	4642      	mov	r2, r8
 8006816:	464b      	mov	r3, r9
 8006818:	1891      	adds	r1, r2, r2
 800681a:	61b9      	str	r1, [r7, #24]
 800681c:	415b      	adcs	r3, r3
 800681e:	61fb      	str	r3, [r7, #28]
 8006820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006824:	4641      	mov	r1, r8
 8006826:	1851      	adds	r1, r2, r1
 8006828:	6139      	str	r1, [r7, #16]
 800682a:	4649      	mov	r1, r9
 800682c:	414b      	adcs	r3, r1
 800682e:	617b      	str	r3, [r7, #20]
 8006830:	f04f 0200 	mov.w	r2, #0
 8006834:	f04f 0300 	mov.w	r3, #0
 8006838:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800683c:	4659      	mov	r1, fp
 800683e:	00cb      	lsls	r3, r1, #3
 8006840:	4651      	mov	r1, sl
 8006842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006846:	4651      	mov	r1, sl
 8006848:	00ca      	lsls	r2, r1, #3
 800684a:	4610      	mov	r0, r2
 800684c:	4619      	mov	r1, r3
 800684e:	4603      	mov	r3, r0
 8006850:	4642      	mov	r2, r8
 8006852:	189b      	adds	r3, r3, r2
 8006854:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006858:	464b      	mov	r3, r9
 800685a:	460a      	mov	r2, r1
 800685c:	eb42 0303 	adc.w	r3, r2, r3
 8006860:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	67bb      	str	r3, [r7, #120]	; 0x78
 800686e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	f04f 0300 	mov.w	r3, #0
 8006878:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800687c:	4649      	mov	r1, r9
 800687e:	008b      	lsls	r3, r1, #2
 8006880:	4641      	mov	r1, r8
 8006882:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006886:	4641      	mov	r1, r8
 8006888:	008a      	lsls	r2, r1, #2
 800688a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800688e:	f7fa fa0b 	bl	8000ca8 <__aeabi_uldivmod>
 8006892:	4602      	mov	r2, r0
 8006894:	460b      	mov	r3, r1
 8006896:	4611      	mov	r1, r2
 8006898:	4b38      	ldr	r3, [pc, #224]	; (800697c <UART_SetConfig+0x4e4>)
 800689a:	fba3 2301 	umull	r2, r3, r3, r1
 800689e:	095b      	lsrs	r3, r3, #5
 80068a0:	2264      	movs	r2, #100	; 0x64
 80068a2:	fb02 f303 	mul.w	r3, r2, r3
 80068a6:	1acb      	subs	r3, r1, r3
 80068a8:	011b      	lsls	r3, r3, #4
 80068aa:	3332      	adds	r3, #50	; 0x32
 80068ac:	4a33      	ldr	r2, [pc, #204]	; (800697c <UART_SetConfig+0x4e4>)
 80068ae:	fba2 2303 	umull	r2, r3, r2, r3
 80068b2:	095b      	lsrs	r3, r3, #5
 80068b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068b8:	441c      	add	r4, r3
 80068ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068be:	2200      	movs	r2, #0
 80068c0:	673b      	str	r3, [r7, #112]	; 0x70
 80068c2:	677a      	str	r2, [r7, #116]	; 0x74
 80068c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80068c8:	4642      	mov	r2, r8
 80068ca:	464b      	mov	r3, r9
 80068cc:	1891      	adds	r1, r2, r2
 80068ce:	60b9      	str	r1, [r7, #8]
 80068d0:	415b      	adcs	r3, r3
 80068d2:	60fb      	str	r3, [r7, #12]
 80068d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068d8:	4641      	mov	r1, r8
 80068da:	1851      	adds	r1, r2, r1
 80068dc:	6039      	str	r1, [r7, #0]
 80068de:	4649      	mov	r1, r9
 80068e0:	414b      	adcs	r3, r1
 80068e2:	607b      	str	r3, [r7, #4]
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	f04f 0300 	mov.w	r3, #0
 80068ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80068f0:	4659      	mov	r1, fp
 80068f2:	00cb      	lsls	r3, r1, #3
 80068f4:	4651      	mov	r1, sl
 80068f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068fa:	4651      	mov	r1, sl
 80068fc:	00ca      	lsls	r2, r1, #3
 80068fe:	4610      	mov	r0, r2
 8006900:	4619      	mov	r1, r3
 8006902:	4603      	mov	r3, r0
 8006904:	4642      	mov	r2, r8
 8006906:	189b      	adds	r3, r3, r2
 8006908:	66bb      	str	r3, [r7, #104]	; 0x68
 800690a:	464b      	mov	r3, r9
 800690c:	460a      	mov	r2, r1
 800690e:	eb42 0303 	adc.w	r3, r2, r3
 8006912:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	663b      	str	r3, [r7, #96]	; 0x60
 800691e:	667a      	str	r2, [r7, #100]	; 0x64
 8006920:	f04f 0200 	mov.w	r2, #0
 8006924:	f04f 0300 	mov.w	r3, #0
 8006928:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800692c:	4649      	mov	r1, r9
 800692e:	008b      	lsls	r3, r1, #2
 8006930:	4641      	mov	r1, r8
 8006932:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006936:	4641      	mov	r1, r8
 8006938:	008a      	lsls	r2, r1, #2
 800693a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800693e:	f7fa f9b3 	bl	8000ca8 <__aeabi_uldivmod>
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	4b0d      	ldr	r3, [pc, #52]	; (800697c <UART_SetConfig+0x4e4>)
 8006948:	fba3 1302 	umull	r1, r3, r3, r2
 800694c:	095b      	lsrs	r3, r3, #5
 800694e:	2164      	movs	r1, #100	; 0x64
 8006950:	fb01 f303 	mul.w	r3, r1, r3
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	3332      	adds	r3, #50	; 0x32
 800695a:	4a08      	ldr	r2, [pc, #32]	; (800697c <UART_SetConfig+0x4e4>)
 800695c:	fba2 2303 	umull	r2, r3, r2, r3
 8006960:	095b      	lsrs	r3, r3, #5
 8006962:	f003 020f 	and.w	r2, r3, #15
 8006966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4422      	add	r2, r4
 800696e:	609a      	str	r2, [r3, #8]
}
 8006970:	bf00      	nop
 8006972:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006976:	46bd      	mov	sp, r7
 8006978:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800697c:	51eb851f 	.word	0x51eb851f

08006980 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	4603      	mov	r3, r0
 8006988:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800698a:	2300      	movs	r3, #0
 800698c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800698e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006992:	2b84      	cmp	r3, #132	; 0x84
 8006994:	d005      	beq.n	80069a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006996:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	4413      	add	r3, r2
 800699e:	3303      	adds	r3, #3
 80069a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80069a2:	68fb      	ldr	r3, [r7, #12]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80069b4:	f000 faf6 	bl	8006fa4 <vTaskStartScheduler>
  
  return osOK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	bd80      	pop	{r7, pc}

080069be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80069be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069c0:	b089      	sub	sp, #36	; 0x24
 80069c2:	af04      	add	r7, sp, #16
 80069c4:	6078      	str	r0, [r7, #4]
 80069c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	695b      	ldr	r3, [r3, #20]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d020      	beq.n	8006a12 <osThreadCreate+0x54>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d01c      	beq.n	8006a12 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685c      	ldr	r4, [r3, #4]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	691e      	ldr	r6, [r3, #16]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7ff ffc8 	bl	8006980 <makeFreeRtosPriority>
 80069f0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069fa:	9202      	str	r2, [sp, #8]
 80069fc:	9301      	str	r3, [sp, #4]
 80069fe:	9100      	str	r1, [sp, #0]
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	4632      	mov	r2, r6
 8006a04:	4629      	mov	r1, r5
 8006a06:	4620      	mov	r0, r4
 8006a08:	f000 f8ed 	bl	8006be6 <xTaskCreateStatic>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	60fb      	str	r3, [r7, #12]
 8006a10:	e01c      	b.n	8006a4c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685c      	ldr	r4, [r3, #4]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a1e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7ff ffaa 	bl	8006980 <makeFreeRtosPriority>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	f107 030c 	add.w	r3, r7, #12
 8006a32:	9301      	str	r3, [sp, #4]
 8006a34:	9200      	str	r2, [sp, #0]
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	4632      	mov	r2, r6
 8006a3a:	4629      	mov	r1, r5
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	f000 f92f 	bl	8006ca0 <xTaskCreate>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d001      	beq.n	8006a4c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	e000      	b.n	8006a4e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a56 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b084      	sub	sp, #16
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d001      	beq.n	8006a6c <osDelay+0x16>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	e000      	b.n	8006a6e <osDelay+0x18>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f000 fa64 	bl	8006f3c <vTaskDelay>
  
  return osOK;
 8006a74:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f103 0208 	add.w	r2, r3, #8
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f04f 32ff 	mov.w	r2, #4294967295
 8006a96:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f103 0208 	add.w	r2, r3, #8
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f103 0208 	add.w	r2, r3, #8
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	689a      	ldr	r2, [r3, #8]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	683a      	ldr	r2, [r7, #0]
 8006afc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	601a      	str	r2, [r3, #0]
}
 8006b14:	bf00      	nop
 8006b16:	3714      	adds	r7, #20
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b36:	d103      	bne.n	8006b40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	60fb      	str	r3, [r7, #12]
 8006b3e:	e00c      	b.n	8006b5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	3308      	adds	r3, #8
 8006b44:	60fb      	str	r3, [r7, #12]
 8006b46:	e002      	b.n	8006b4e <vListInsert+0x2e>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	60fb      	str	r3, [r7, #12]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d2f6      	bcs.n	8006b48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	683a      	ldr	r2, [r7, #0]
 8006b74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	1c5a      	adds	r2, r3, #1
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	601a      	str	r2, [r3, #0]
}
 8006b86:	bf00      	nop
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr

08006b92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b92:	b480      	push	{r7}
 8006b94:	b085      	sub	sp, #20
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	6892      	ldr	r2, [r2, #8]
 8006ba8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	6852      	ldr	r2, [r2, #4]
 8006bb2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d103      	bne.n	8006bc6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	1e5a      	subs	r2, r3, #1
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3714      	adds	r7, #20
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b08e      	sub	sp, #56	; 0x38
 8006bea:	af04      	add	r7, sp, #16
 8006bec:	60f8      	str	r0, [r7, #12]
 8006bee:	60b9      	str	r1, [r7, #8]
 8006bf0:	607a      	str	r2, [r7, #4]
 8006bf2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10a      	bne.n	8006c10 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006c0c:	bf00      	nop
 8006c0e:	e7fe      	b.n	8006c0e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d10a      	bne.n	8006c2c <xTaskCreateStatic+0x46>
	__asm volatile
 8006c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1a:	f383 8811 	msr	BASEPRI, r3
 8006c1e:	f3bf 8f6f 	isb	sy
 8006c22:	f3bf 8f4f 	dsb	sy
 8006c26:	61fb      	str	r3, [r7, #28]
}
 8006c28:	bf00      	nop
 8006c2a:	e7fe      	b.n	8006c2a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c2c:	23a0      	movs	r3, #160	; 0xa0
 8006c2e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	2ba0      	cmp	r3, #160	; 0xa0
 8006c34:	d00a      	beq.n	8006c4c <xTaskCreateStatic+0x66>
	__asm volatile
 8006c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3a:	f383 8811 	msr	BASEPRI, r3
 8006c3e:	f3bf 8f6f 	isb	sy
 8006c42:	f3bf 8f4f 	dsb	sy
 8006c46:	61bb      	str	r3, [r7, #24]
}
 8006c48:	bf00      	nop
 8006c4a:	e7fe      	b.n	8006c4a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006c4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d01e      	beq.n	8006c92 <xTaskCreateStatic+0xac>
 8006c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d01b      	beq.n	8006c92 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c5c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c62:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	2202      	movs	r2, #2
 8006c68:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	9303      	str	r3, [sp, #12]
 8006c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c72:	9302      	str	r3, [sp, #8]
 8006c74:	f107 0314 	add.w	r3, r7, #20
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	68b9      	ldr	r1, [r7, #8]
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f851 	bl	8006d2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c8c:	f000 f8ec 	bl	8006e68 <prvAddNewTaskToReadyList>
 8006c90:	e001      	b.n	8006c96 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006c92:	2300      	movs	r3, #0
 8006c94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006c96:	697b      	ldr	r3, [r7, #20]
	}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3728      	adds	r7, #40	; 0x28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b08c      	sub	sp, #48	; 0x30
 8006ca4:	af04      	add	r7, sp, #16
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	603b      	str	r3, [r7, #0]
 8006cac:	4613      	mov	r3, r2
 8006cae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006cb0:	88fb      	ldrh	r3, [r7, #6]
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f000 ff0f 	bl	8007ad8 <pvPortMalloc>
 8006cba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00e      	beq.n	8006ce0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006cc2:	20a0      	movs	r0, #160	; 0xa0
 8006cc4:	f000 ff08 	bl	8007ad8 <pvPortMalloc>
 8006cc8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d003      	beq.n	8006cd8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	697a      	ldr	r2, [r7, #20]
 8006cd4:	631a      	str	r2, [r3, #48]	; 0x30
 8006cd6:	e005      	b.n	8006ce4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006cd8:	6978      	ldr	r0, [r7, #20]
 8006cda:	f000 ffc9 	bl	8007c70 <vPortFree>
 8006cde:	e001      	b.n	8006ce4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d017      	beq.n	8006d1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006cf2:	88fa      	ldrh	r2, [r7, #6]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	9303      	str	r3, [sp, #12]
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	9302      	str	r3, [sp, #8]
 8006cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfe:	9301      	str	r3, [sp, #4]
 8006d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 f80f 	bl	8006d2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d0e:	69f8      	ldr	r0, [r7, #28]
 8006d10:	f000 f8aa 	bl	8006e68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006d14:	2301      	movs	r3, #1
 8006d16:	61bb      	str	r3, [r7, #24]
 8006d18:	e002      	b.n	8006d20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d20:	69bb      	ldr	r3, [r7, #24]
	}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3720      	adds	r7, #32
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
	...

08006d2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b088      	sub	sp, #32
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	607a      	str	r2, [r7, #4]
 8006d38:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d44:	3b01      	subs	r3, #1
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	4413      	add	r3, r2
 8006d4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	f023 0307 	bic.w	r3, r3, #7
 8006d52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00a      	beq.n	8006d74 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	617b      	str	r3, [r7, #20]
}
 8006d70:	bf00      	nop
 8006d72:	e7fe      	b.n	8006d72 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01f      	beq.n	8006dba <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	61fb      	str	r3, [r7, #28]
 8006d7e:	e012      	b.n	8006da6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	4413      	add	r3, r2
 8006d86:	7819      	ldrb	r1, [r3, #0]
 8006d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	3334      	adds	r3, #52	; 0x34
 8006d90:	460a      	mov	r2, r1
 8006d92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	4413      	add	r3, r2
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d006      	beq.n	8006dae <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	3301      	adds	r3, #1
 8006da4:	61fb      	str	r3, [r7, #28]
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	2b0f      	cmp	r3, #15
 8006daa:	d9e9      	bls.n	8006d80 <prvInitialiseNewTask+0x54>
 8006dac:	e000      	b.n	8006db0 <prvInitialiseNewTask+0x84>
			{
				break;
 8006dae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db2:	2200      	movs	r2, #0
 8006db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006db8:	e003      	b.n	8006dc2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc4:	2b06      	cmp	r3, #6
 8006dc6:	d901      	bls.n	8006dcc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006dc8:	2306      	movs	r3, #6
 8006dca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dd0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dd6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dda:	2200      	movs	r2, #0
 8006ddc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de0:	3304      	adds	r3, #4
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7ff fe6b 	bl	8006abe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dea:	3318      	adds	r3, #24
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff fe66 	bl	8006abe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006df6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfa:	f1c3 0207 	rsb	r2, r3, #7
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1a:	334c      	adds	r3, #76	; 0x4c
 8006e1c:	224c      	movs	r2, #76	; 0x4c
 8006e1e:	2100      	movs	r1, #0
 8006e20:	4618      	mov	r0, r3
 8006e22:	f001 fd9c 	bl	800895e <memset>
 8006e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e28:	4a0c      	ldr	r2, [pc, #48]	; (8006e5c <prvInitialiseNewTask+0x130>)
 8006e2a:	651a      	str	r2, [r3, #80]	; 0x50
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2e:	4a0c      	ldr	r2, [pc, #48]	; (8006e60 <prvInitialiseNewTask+0x134>)
 8006e30:	655a      	str	r2, [r3, #84]	; 0x54
 8006e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e34:	4a0b      	ldr	r2, [pc, #44]	; (8006e64 <prvInitialiseNewTask+0x138>)
 8006e36:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	68f9      	ldr	r1, [r7, #12]
 8006e3c:	69b8      	ldr	r0, [r7, #24]
 8006e3e:	f000 fc3d 	bl	80076bc <pxPortInitialiseStack>
 8006e42:	4602      	mov	r2, r0
 8006e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e46:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d002      	beq.n	8006e54 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e54:	bf00      	nop
 8006e56:	3720      	adds	r7, #32
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	2000447c 	.word	0x2000447c
 8006e60:	200044e4 	.word	0x200044e4
 8006e64:	2000454c 	.word	0x2000454c

08006e68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006e70:	f000 fd50 	bl	8007914 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006e74:	4b2a      	ldr	r3, [pc, #168]	; (8006f20 <prvAddNewTaskToReadyList+0xb8>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	4a29      	ldr	r2, [pc, #164]	; (8006f20 <prvAddNewTaskToReadyList+0xb8>)
 8006e7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006e7e:	4b29      	ldr	r3, [pc, #164]	; (8006f24 <prvAddNewTaskToReadyList+0xbc>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d109      	bne.n	8006e9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006e86:	4a27      	ldr	r2, [pc, #156]	; (8006f24 <prvAddNewTaskToReadyList+0xbc>)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006e8c:	4b24      	ldr	r3, [pc, #144]	; (8006f20 <prvAddNewTaskToReadyList+0xb8>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d110      	bne.n	8006eb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006e94:	f000 facc 	bl	8007430 <prvInitialiseTaskLists>
 8006e98:	e00d      	b.n	8006eb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006e9a:	4b23      	ldr	r3, [pc, #140]	; (8006f28 <prvAddNewTaskToReadyList+0xc0>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d109      	bne.n	8006eb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ea2:	4b20      	ldr	r3, [pc, #128]	; (8006f24 <prvAddNewTaskToReadyList+0xbc>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d802      	bhi.n	8006eb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006eb0:	4a1c      	ldr	r2, [pc, #112]	; (8006f24 <prvAddNewTaskToReadyList+0xbc>)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006eb6:	4b1d      	ldr	r3, [pc, #116]	; (8006f2c <prvAddNewTaskToReadyList+0xc4>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	4a1b      	ldr	r2, [pc, #108]	; (8006f2c <prvAddNewTaskToReadyList+0xc4>)
 8006ebe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	409a      	lsls	r2, r3
 8006ec8:	4b19      	ldr	r3, [pc, #100]	; (8006f30 <prvAddNewTaskToReadyList+0xc8>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	4a18      	ldr	r2, [pc, #96]	; (8006f30 <prvAddNewTaskToReadyList+0xc8>)
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	4413      	add	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4a15      	ldr	r2, [pc, #84]	; (8006f34 <prvAddNewTaskToReadyList+0xcc>)
 8006ee0:	441a      	add	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4610      	mov	r0, r2
 8006eea:	f7ff fdf5 	bl	8006ad8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006eee:	f000 fd41 	bl	8007974 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ef2:	4b0d      	ldr	r3, [pc, #52]	; (8006f28 <prvAddNewTaskToReadyList+0xc0>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00e      	beq.n	8006f18 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006efa:	4b0a      	ldr	r3, [pc, #40]	; (8006f24 <prvAddNewTaskToReadyList+0xbc>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d207      	bcs.n	8006f18 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006f08:	4b0b      	ldr	r3, [pc, #44]	; (8006f38 <prvAddNewTaskToReadyList+0xd0>)
 8006f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f0e:	601a      	str	r2, [r3, #0]
 8006f10:	f3bf 8f4f 	dsb	sy
 8006f14:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f18:	bf00      	nop
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20000828 	.word	0x20000828
 8006f24:	20000728 	.word	0x20000728
 8006f28:	20000834 	.word	0x20000834
 8006f2c:	20000844 	.word	0x20000844
 8006f30:	20000830 	.word	0x20000830
 8006f34:	2000072c 	.word	0x2000072c
 8006f38:	e000ed04 	.word	0xe000ed04

08006f3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006f44:	2300      	movs	r3, #0
 8006f46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d017      	beq.n	8006f7e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006f4e:	4b13      	ldr	r3, [pc, #76]	; (8006f9c <vTaskDelay+0x60>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00a      	beq.n	8006f6c <vTaskDelay+0x30>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5a:	f383 8811 	msr	BASEPRI, r3
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f3bf 8f4f 	dsb	sy
 8006f66:	60bb      	str	r3, [r7, #8]
}
 8006f68:	bf00      	nop
 8006f6a:	e7fe      	b.n	8006f6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006f6c:	f000 f884 	bl	8007078 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006f70:	2100      	movs	r1, #0
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fb3c 	bl	80075f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006f78:	f000 f88c 	bl	8007094 <xTaskResumeAll>
 8006f7c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d107      	bne.n	8006f94 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006f84:	4b06      	ldr	r3, [pc, #24]	; (8006fa0 <vTaskDelay+0x64>)
 8006f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f8a:	601a      	str	r2, [r3, #0]
 8006f8c:	f3bf 8f4f 	dsb	sy
 8006f90:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f94:	bf00      	nop
 8006f96:	3710      	adds	r7, #16
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	20000850 	.word	0x20000850
 8006fa0:	e000ed04 	.word	0xe000ed04

08006fa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08a      	sub	sp, #40	; 0x28
 8006fa8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006fb2:	463a      	mov	r2, r7
 8006fb4:	1d39      	adds	r1, r7, #4
 8006fb6:	f107 0308 	add.w	r3, r7, #8
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7fa f8a4 	bl	8001108 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006fc0:	6839      	ldr	r1, [r7, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	9202      	str	r2, [sp, #8]
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	2300      	movs	r3, #0
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	2300      	movs	r3, #0
 8006fd0:	460a      	mov	r2, r1
 8006fd2:	4921      	ldr	r1, [pc, #132]	; (8007058 <vTaskStartScheduler+0xb4>)
 8006fd4:	4821      	ldr	r0, [pc, #132]	; (800705c <vTaskStartScheduler+0xb8>)
 8006fd6:	f7ff fe06 	bl	8006be6 <xTaskCreateStatic>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	4a20      	ldr	r2, [pc, #128]	; (8007060 <vTaskStartScheduler+0xbc>)
 8006fde:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006fe0:	4b1f      	ldr	r3, [pc, #124]	; (8007060 <vTaskStartScheduler+0xbc>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	e001      	b.n	8006ff2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d11b      	bne.n	8007030 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ffc:	f383 8811 	msr	BASEPRI, r3
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	f3bf 8f4f 	dsb	sy
 8007008:	613b      	str	r3, [r7, #16]
}
 800700a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800700c:	4b15      	ldr	r3, [pc, #84]	; (8007064 <vTaskStartScheduler+0xc0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	334c      	adds	r3, #76	; 0x4c
 8007012:	4a15      	ldr	r2, [pc, #84]	; (8007068 <vTaskStartScheduler+0xc4>)
 8007014:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007016:	4b15      	ldr	r3, [pc, #84]	; (800706c <vTaskStartScheduler+0xc8>)
 8007018:	f04f 32ff 	mov.w	r2, #4294967295
 800701c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800701e:	4b14      	ldr	r3, [pc, #80]	; (8007070 <vTaskStartScheduler+0xcc>)
 8007020:	2201      	movs	r2, #1
 8007022:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007024:	4b13      	ldr	r3, [pc, #76]	; (8007074 <vTaskStartScheduler+0xd0>)
 8007026:	2200      	movs	r2, #0
 8007028:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800702a:	f000 fbd1 	bl	80077d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800702e:	e00e      	b.n	800704e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007036:	d10a      	bne.n	800704e <vTaskStartScheduler+0xaa>
	__asm volatile
 8007038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703c:	f383 8811 	msr	BASEPRI, r3
 8007040:	f3bf 8f6f 	isb	sy
 8007044:	f3bf 8f4f 	dsb	sy
 8007048:	60fb      	str	r3, [r7, #12]
}
 800704a:	bf00      	nop
 800704c:	e7fe      	b.n	800704c <vTaskStartScheduler+0xa8>
}
 800704e:	bf00      	nop
 8007050:	3718      	adds	r7, #24
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	0800a998 	.word	0x0800a998
 800705c:	08007401 	.word	0x08007401
 8007060:	2000084c 	.word	0x2000084c
 8007064:	20000728 	.word	0x20000728
 8007068:	20000074 	.word	0x20000074
 800706c:	20000848 	.word	0x20000848
 8007070:	20000834 	.word	0x20000834
 8007074:	2000082c 	.word	0x2000082c

08007078 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007078:	b480      	push	{r7}
 800707a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800707c:	4b04      	ldr	r3, [pc, #16]	; (8007090 <vTaskSuspendAll+0x18>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	3301      	adds	r3, #1
 8007082:	4a03      	ldr	r2, [pc, #12]	; (8007090 <vTaskSuspendAll+0x18>)
 8007084:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007086:	bf00      	nop
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr
 8007090:	20000850 	.word	0x20000850

08007094 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800709a:	2300      	movs	r3, #0
 800709c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800709e:	2300      	movs	r3, #0
 80070a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80070a2:	4b41      	ldr	r3, [pc, #260]	; (80071a8 <xTaskResumeAll+0x114>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10a      	bne.n	80070c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80070aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ae:	f383 8811 	msr	BASEPRI, r3
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	603b      	str	r3, [r7, #0]
}
 80070bc:	bf00      	nop
 80070be:	e7fe      	b.n	80070be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80070c0:	f000 fc28 	bl	8007914 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80070c4:	4b38      	ldr	r3, [pc, #224]	; (80071a8 <xTaskResumeAll+0x114>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	3b01      	subs	r3, #1
 80070ca:	4a37      	ldr	r2, [pc, #220]	; (80071a8 <xTaskResumeAll+0x114>)
 80070cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070ce:	4b36      	ldr	r3, [pc, #216]	; (80071a8 <xTaskResumeAll+0x114>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d161      	bne.n	800719a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80070d6:	4b35      	ldr	r3, [pc, #212]	; (80071ac <xTaskResumeAll+0x118>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d05d      	beq.n	800719a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070de:	e02e      	b.n	800713e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070e0:	4b33      	ldr	r3, [pc, #204]	; (80071b0 <xTaskResumeAll+0x11c>)
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	3318      	adds	r3, #24
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7ff fd50 	bl	8006b92 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	3304      	adds	r3, #4
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7ff fd4b 	bl	8006b92 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007100:	2201      	movs	r2, #1
 8007102:	409a      	lsls	r2, r3
 8007104:	4b2b      	ldr	r3, [pc, #172]	; (80071b4 <xTaskResumeAll+0x120>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4313      	orrs	r3, r2
 800710a:	4a2a      	ldr	r2, [pc, #168]	; (80071b4 <xTaskResumeAll+0x120>)
 800710c:	6013      	str	r3, [r2, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007112:	4613      	mov	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	4413      	add	r3, r2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	4a27      	ldr	r2, [pc, #156]	; (80071b8 <xTaskResumeAll+0x124>)
 800711c:	441a      	add	r2, r3
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	3304      	adds	r3, #4
 8007122:	4619      	mov	r1, r3
 8007124:	4610      	mov	r0, r2
 8007126:	f7ff fcd7 	bl	8006ad8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800712e:	4b23      	ldr	r3, [pc, #140]	; (80071bc <xTaskResumeAll+0x128>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007134:	429a      	cmp	r2, r3
 8007136:	d302      	bcc.n	800713e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007138:	4b21      	ldr	r3, [pc, #132]	; (80071c0 <xTaskResumeAll+0x12c>)
 800713a:	2201      	movs	r2, #1
 800713c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800713e:	4b1c      	ldr	r3, [pc, #112]	; (80071b0 <xTaskResumeAll+0x11c>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1cc      	bne.n	80070e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d001      	beq.n	8007150 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800714c:	f000 fa12 	bl	8007574 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007150:	4b1c      	ldr	r3, [pc, #112]	; (80071c4 <xTaskResumeAll+0x130>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d010      	beq.n	800717e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800715c:	f000 f836 	bl	80071cc <xTaskIncrementTick>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007166:	4b16      	ldr	r3, [pc, #88]	; (80071c0 <xTaskResumeAll+0x12c>)
 8007168:	2201      	movs	r2, #1
 800716a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3b01      	subs	r3, #1
 8007170:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1f1      	bne.n	800715c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007178:	4b12      	ldr	r3, [pc, #72]	; (80071c4 <xTaskResumeAll+0x130>)
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800717e:	4b10      	ldr	r3, [pc, #64]	; (80071c0 <xTaskResumeAll+0x12c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d009      	beq.n	800719a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007186:	2301      	movs	r3, #1
 8007188:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800718a:	4b0f      	ldr	r3, [pc, #60]	; (80071c8 <xTaskResumeAll+0x134>)
 800718c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800719a:	f000 fbeb 	bl	8007974 <vPortExitCritical>

	return xAlreadyYielded;
 800719e:	68bb      	ldr	r3, [r7, #8]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	20000850 	.word	0x20000850
 80071ac:	20000828 	.word	0x20000828
 80071b0:	200007e8 	.word	0x200007e8
 80071b4:	20000830 	.word	0x20000830
 80071b8:	2000072c 	.word	0x2000072c
 80071bc:	20000728 	.word	0x20000728
 80071c0:	2000083c 	.word	0x2000083c
 80071c4:	20000838 	.word	0x20000838
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071d2:	2300      	movs	r3, #0
 80071d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071d6:	4b4e      	ldr	r3, [pc, #312]	; (8007310 <xTaskIncrementTick+0x144>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f040 808e 	bne.w	80072fc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071e0:	4b4c      	ldr	r3, [pc, #304]	; (8007314 <xTaskIncrementTick+0x148>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	3301      	adds	r3, #1
 80071e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071e8:	4a4a      	ldr	r2, [pc, #296]	; (8007314 <xTaskIncrementTick+0x148>)
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d120      	bne.n	8007236 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80071f4:	4b48      	ldr	r3, [pc, #288]	; (8007318 <xTaskIncrementTick+0x14c>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00a      	beq.n	8007214 <xTaskIncrementTick+0x48>
	__asm volatile
 80071fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	603b      	str	r3, [r7, #0]
}
 8007210:	bf00      	nop
 8007212:	e7fe      	b.n	8007212 <xTaskIncrementTick+0x46>
 8007214:	4b40      	ldr	r3, [pc, #256]	; (8007318 <xTaskIncrementTick+0x14c>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	60fb      	str	r3, [r7, #12]
 800721a:	4b40      	ldr	r3, [pc, #256]	; (800731c <xTaskIncrementTick+0x150>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a3e      	ldr	r2, [pc, #248]	; (8007318 <xTaskIncrementTick+0x14c>)
 8007220:	6013      	str	r3, [r2, #0]
 8007222:	4a3e      	ldr	r2, [pc, #248]	; (800731c <xTaskIncrementTick+0x150>)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	4b3d      	ldr	r3, [pc, #244]	; (8007320 <xTaskIncrementTick+0x154>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	3301      	adds	r3, #1
 800722e:	4a3c      	ldr	r2, [pc, #240]	; (8007320 <xTaskIncrementTick+0x154>)
 8007230:	6013      	str	r3, [r2, #0]
 8007232:	f000 f99f 	bl	8007574 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007236:	4b3b      	ldr	r3, [pc, #236]	; (8007324 <xTaskIncrementTick+0x158>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	693a      	ldr	r2, [r7, #16]
 800723c:	429a      	cmp	r2, r3
 800723e:	d348      	bcc.n	80072d2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007240:	4b35      	ldr	r3, [pc, #212]	; (8007318 <xTaskIncrementTick+0x14c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d104      	bne.n	8007254 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800724a:	4b36      	ldr	r3, [pc, #216]	; (8007324 <xTaskIncrementTick+0x158>)
 800724c:	f04f 32ff 	mov.w	r2, #4294967295
 8007250:	601a      	str	r2, [r3, #0]
					break;
 8007252:	e03e      	b.n	80072d2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007254:	4b30      	ldr	r3, [pc, #192]	; (8007318 <xTaskIncrementTick+0x14c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	429a      	cmp	r2, r3
 800726a:	d203      	bcs.n	8007274 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800726c:	4a2d      	ldr	r2, [pc, #180]	; (8007324 <xTaskIncrementTick+0x158>)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007272:	e02e      	b.n	80072d2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	3304      	adds	r3, #4
 8007278:	4618      	mov	r0, r3
 800727a:	f7ff fc8a 	bl	8006b92 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007282:	2b00      	cmp	r3, #0
 8007284:	d004      	beq.n	8007290 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	3318      	adds	r3, #24
 800728a:	4618      	mov	r0, r3
 800728c:	f7ff fc81 	bl	8006b92 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007294:	2201      	movs	r2, #1
 8007296:	409a      	lsls	r2, r3
 8007298:	4b23      	ldr	r3, [pc, #140]	; (8007328 <xTaskIncrementTick+0x15c>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4313      	orrs	r3, r2
 800729e:	4a22      	ldr	r2, [pc, #136]	; (8007328 <xTaskIncrementTick+0x15c>)
 80072a0:	6013      	str	r3, [r2, #0]
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072a6:	4613      	mov	r3, r2
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	4413      	add	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4a1f      	ldr	r2, [pc, #124]	; (800732c <xTaskIncrementTick+0x160>)
 80072b0:	441a      	add	r2, r3
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	3304      	adds	r3, #4
 80072b6:	4619      	mov	r1, r3
 80072b8:	4610      	mov	r0, r2
 80072ba:	f7ff fc0d 	bl	8006ad8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c2:	4b1b      	ldr	r3, [pc, #108]	; (8007330 <xTaskIncrementTick+0x164>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d3b9      	bcc.n	8007240 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80072cc:	2301      	movs	r3, #1
 80072ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072d0:	e7b6      	b.n	8007240 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072d2:	4b17      	ldr	r3, [pc, #92]	; (8007330 <xTaskIncrementTick+0x164>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d8:	4914      	ldr	r1, [pc, #80]	; (800732c <xTaskIncrementTick+0x160>)
 80072da:	4613      	mov	r3, r2
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	4413      	add	r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	440b      	add	r3, r1
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d901      	bls.n	80072ee <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80072ea:	2301      	movs	r3, #1
 80072ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072ee:	4b11      	ldr	r3, [pc, #68]	; (8007334 <xTaskIncrementTick+0x168>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d007      	beq.n	8007306 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80072f6:	2301      	movs	r3, #1
 80072f8:	617b      	str	r3, [r7, #20]
 80072fa:	e004      	b.n	8007306 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80072fc:	4b0e      	ldr	r3, [pc, #56]	; (8007338 <xTaskIncrementTick+0x16c>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	4a0d      	ldr	r2, [pc, #52]	; (8007338 <xTaskIncrementTick+0x16c>)
 8007304:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007306:	697b      	ldr	r3, [r7, #20]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	20000850 	.word	0x20000850
 8007314:	2000082c 	.word	0x2000082c
 8007318:	200007e0 	.word	0x200007e0
 800731c:	200007e4 	.word	0x200007e4
 8007320:	20000840 	.word	0x20000840
 8007324:	20000848 	.word	0x20000848
 8007328:	20000830 	.word	0x20000830
 800732c:	2000072c 	.word	0x2000072c
 8007330:	20000728 	.word	0x20000728
 8007334:	2000083c 	.word	0x2000083c
 8007338:	20000838 	.word	0x20000838

0800733c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007342:	4b29      	ldr	r3, [pc, #164]	; (80073e8 <vTaskSwitchContext+0xac>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800734a:	4b28      	ldr	r3, [pc, #160]	; (80073ec <vTaskSwitchContext+0xb0>)
 800734c:	2201      	movs	r2, #1
 800734e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007350:	e044      	b.n	80073dc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007352:	4b26      	ldr	r3, [pc, #152]	; (80073ec <vTaskSwitchContext+0xb0>)
 8007354:	2200      	movs	r2, #0
 8007356:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007358:	4b25      	ldr	r3, [pc, #148]	; (80073f0 <vTaskSwitchContext+0xb4>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	fab3 f383 	clz	r3, r3
 8007364:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007366:	7afb      	ldrb	r3, [r7, #11]
 8007368:	f1c3 031f 	rsb	r3, r3, #31
 800736c:	617b      	str	r3, [r7, #20]
 800736e:	4921      	ldr	r1, [pc, #132]	; (80073f4 <vTaskSwitchContext+0xb8>)
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	4613      	mov	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4413      	add	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	440b      	add	r3, r1
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10a      	bne.n	8007398 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	607b      	str	r3, [r7, #4]
}
 8007394:	bf00      	nop
 8007396:	e7fe      	b.n	8007396 <vTaskSwitchContext+0x5a>
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	4613      	mov	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4413      	add	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	4a14      	ldr	r2, [pc, #80]	; (80073f4 <vTaskSwitchContext+0xb8>)
 80073a4:	4413      	add	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	685a      	ldr	r2, [r3, #4]
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	605a      	str	r2, [r3, #4]
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	3308      	adds	r3, #8
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d104      	bne.n	80073c8 <vTaskSwitchContext+0x8c>
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	605a      	str	r2, [r3, #4]
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	4a0a      	ldr	r2, [pc, #40]	; (80073f8 <vTaskSwitchContext+0xbc>)
 80073d0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073d2:	4b09      	ldr	r3, [pc, #36]	; (80073f8 <vTaskSwitchContext+0xbc>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	334c      	adds	r3, #76	; 0x4c
 80073d8:	4a08      	ldr	r2, [pc, #32]	; (80073fc <vTaskSwitchContext+0xc0>)
 80073da:	6013      	str	r3, [r2, #0]
}
 80073dc:	bf00      	nop
 80073de:	371c      	adds	r7, #28
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr
 80073e8:	20000850 	.word	0x20000850
 80073ec:	2000083c 	.word	0x2000083c
 80073f0:	20000830 	.word	0x20000830
 80073f4:	2000072c 	.word	0x2000072c
 80073f8:	20000728 	.word	0x20000728
 80073fc:	20000074 	.word	0x20000074

08007400 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b082      	sub	sp, #8
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007408:	f000 f852 	bl	80074b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800740c:	4b06      	ldr	r3, [pc, #24]	; (8007428 <prvIdleTask+0x28>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b01      	cmp	r3, #1
 8007412:	d9f9      	bls.n	8007408 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007414:	4b05      	ldr	r3, [pc, #20]	; (800742c <prvIdleTask+0x2c>)
 8007416:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	f3bf 8f4f 	dsb	sy
 8007420:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007424:	e7f0      	b.n	8007408 <prvIdleTask+0x8>
 8007426:	bf00      	nop
 8007428:	2000072c 	.word	0x2000072c
 800742c:	e000ed04 	.word	0xe000ed04

08007430 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007436:	2300      	movs	r3, #0
 8007438:	607b      	str	r3, [r7, #4]
 800743a:	e00c      	b.n	8007456 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	4613      	mov	r3, r2
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	4413      	add	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	4a12      	ldr	r2, [pc, #72]	; (8007490 <prvInitialiseTaskLists+0x60>)
 8007448:	4413      	add	r3, r2
 800744a:	4618      	mov	r0, r3
 800744c:	f7ff fb17 	bl	8006a7e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	3301      	adds	r3, #1
 8007454:	607b      	str	r3, [r7, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2b06      	cmp	r3, #6
 800745a:	d9ef      	bls.n	800743c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800745c:	480d      	ldr	r0, [pc, #52]	; (8007494 <prvInitialiseTaskLists+0x64>)
 800745e:	f7ff fb0e 	bl	8006a7e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007462:	480d      	ldr	r0, [pc, #52]	; (8007498 <prvInitialiseTaskLists+0x68>)
 8007464:	f7ff fb0b 	bl	8006a7e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007468:	480c      	ldr	r0, [pc, #48]	; (800749c <prvInitialiseTaskLists+0x6c>)
 800746a:	f7ff fb08 	bl	8006a7e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800746e:	480c      	ldr	r0, [pc, #48]	; (80074a0 <prvInitialiseTaskLists+0x70>)
 8007470:	f7ff fb05 	bl	8006a7e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007474:	480b      	ldr	r0, [pc, #44]	; (80074a4 <prvInitialiseTaskLists+0x74>)
 8007476:	f7ff fb02 	bl	8006a7e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800747a:	4b0b      	ldr	r3, [pc, #44]	; (80074a8 <prvInitialiseTaskLists+0x78>)
 800747c:	4a05      	ldr	r2, [pc, #20]	; (8007494 <prvInitialiseTaskLists+0x64>)
 800747e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007480:	4b0a      	ldr	r3, [pc, #40]	; (80074ac <prvInitialiseTaskLists+0x7c>)
 8007482:	4a05      	ldr	r2, [pc, #20]	; (8007498 <prvInitialiseTaskLists+0x68>)
 8007484:	601a      	str	r2, [r3, #0]
}
 8007486:	bf00      	nop
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	2000072c 	.word	0x2000072c
 8007494:	200007b8 	.word	0x200007b8
 8007498:	200007cc 	.word	0x200007cc
 800749c:	200007e8 	.word	0x200007e8
 80074a0:	200007fc 	.word	0x200007fc
 80074a4:	20000814 	.word	0x20000814
 80074a8:	200007e0 	.word	0x200007e0
 80074ac:	200007e4 	.word	0x200007e4

080074b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074b6:	e019      	b.n	80074ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074b8:	f000 fa2c 	bl	8007914 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074bc:	4b10      	ldr	r3, [pc, #64]	; (8007500 <prvCheckTasksWaitingTermination+0x50>)
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3304      	adds	r3, #4
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7ff fb62 	bl	8006b92 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80074ce:	4b0d      	ldr	r3, [pc, #52]	; (8007504 <prvCheckTasksWaitingTermination+0x54>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	4a0b      	ldr	r2, [pc, #44]	; (8007504 <prvCheckTasksWaitingTermination+0x54>)
 80074d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80074d8:	4b0b      	ldr	r3, [pc, #44]	; (8007508 <prvCheckTasksWaitingTermination+0x58>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3b01      	subs	r3, #1
 80074de:	4a0a      	ldr	r2, [pc, #40]	; (8007508 <prvCheckTasksWaitingTermination+0x58>)
 80074e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80074e2:	f000 fa47 	bl	8007974 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f810 	bl	800750c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074ec:	4b06      	ldr	r3, [pc, #24]	; (8007508 <prvCheckTasksWaitingTermination+0x58>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d1e1      	bne.n	80074b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop
 80074f8:	3708      	adds	r7, #8
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	200007fc 	.word	0x200007fc
 8007504:	20000828 	.word	0x20000828
 8007508:	20000810 	.word	0x20000810

0800750c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	334c      	adds	r3, #76	; 0x4c
 8007518:	4618      	mov	r0, r3
 800751a:	f001 fa3d 	bl	8008998 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007524:	2b00      	cmp	r3, #0
 8007526:	d108      	bne.n	800753a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800752c:	4618      	mov	r0, r3
 800752e:	f000 fb9f 	bl	8007c70 <vPortFree>
				vPortFree( pxTCB );
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fb9c 	bl	8007c70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007538:	e018      	b.n	800756c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007540:	2b01      	cmp	r3, #1
 8007542:	d103      	bne.n	800754c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 fb93 	bl	8007c70 <vPortFree>
	}
 800754a:	e00f      	b.n	800756c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007552:	2b02      	cmp	r3, #2
 8007554:	d00a      	beq.n	800756c <prvDeleteTCB+0x60>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	60fb      	str	r3, [r7, #12]
}
 8007568:	bf00      	nop
 800756a:	e7fe      	b.n	800756a <prvDeleteTCB+0x5e>
	}
 800756c:	bf00      	nop
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800757a:	4b0c      	ldr	r3, [pc, #48]	; (80075ac <prvResetNextTaskUnblockTime+0x38>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d104      	bne.n	800758e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007584:	4b0a      	ldr	r3, [pc, #40]	; (80075b0 <prvResetNextTaskUnblockTime+0x3c>)
 8007586:	f04f 32ff 	mov.w	r2, #4294967295
 800758a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800758c:	e008      	b.n	80075a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800758e:	4b07      	ldr	r3, [pc, #28]	; (80075ac <prvResetNextTaskUnblockTime+0x38>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	4a04      	ldr	r2, [pc, #16]	; (80075b0 <prvResetNextTaskUnblockTime+0x3c>)
 800759e:	6013      	str	r3, [r2, #0]
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	200007e0 	.word	0x200007e0
 80075b0:	20000848 	.word	0x20000848

080075b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80075ba:	4b0b      	ldr	r3, [pc, #44]	; (80075e8 <xTaskGetSchedulerState+0x34>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d102      	bne.n	80075c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80075c2:	2301      	movs	r3, #1
 80075c4:	607b      	str	r3, [r7, #4]
 80075c6:	e008      	b.n	80075da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075c8:	4b08      	ldr	r3, [pc, #32]	; (80075ec <xTaskGetSchedulerState+0x38>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d102      	bne.n	80075d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80075d0:	2302      	movs	r3, #2
 80075d2:	607b      	str	r3, [r7, #4]
 80075d4:	e001      	b.n	80075da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80075d6:	2300      	movs	r3, #0
 80075d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80075da:	687b      	ldr	r3, [r7, #4]
	}
 80075dc:	4618      	mov	r0, r3
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	20000834 	.word	0x20000834
 80075ec:	20000850 	.word	0x20000850

080075f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075fa:	4b29      	ldr	r3, [pc, #164]	; (80076a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007600:	4b28      	ldr	r3, [pc, #160]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3304      	adds	r3, #4
 8007606:	4618      	mov	r0, r3
 8007608:	f7ff fac3 	bl	8006b92 <uxListRemove>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d10b      	bne.n	800762a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007612:	4b24      	ldr	r3, [pc, #144]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007618:	2201      	movs	r2, #1
 800761a:	fa02 f303 	lsl.w	r3, r2, r3
 800761e:	43da      	mvns	r2, r3
 8007620:	4b21      	ldr	r3, [pc, #132]	; (80076a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4013      	ands	r3, r2
 8007626:	4a20      	ldr	r2, [pc, #128]	; (80076a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007628:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007630:	d10a      	bne.n	8007648 <prvAddCurrentTaskToDelayedList+0x58>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d007      	beq.n	8007648 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007638:	4b1a      	ldr	r3, [pc, #104]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3304      	adds	r3, #4
 800763e:	4619      	mov	r1, r3
 8007640:	481a      	ldr	r0, [pc, #104]	; (80076ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8007642:	f7ff fa49 	bl	8006ad8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007646:	e026      	b.n	8007696 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4413      	add	r3, r2
 800764e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007650:	4b14      	ldr	r3, [pc, #80]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	429a      	cmp	r2, r3
 800765e:	d209      	bcs.n	8007674 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007660:	4b13      	ldr	r3, [pc, #76]	; (80076b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	4b0f      	ldr	r3, [pc, #60]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	3304      	adds	r3, #4
 800766a:	4619      	mov	r1, r3
 800766c:	4610      	mov	r0, r2
 800766e:	f7ff fa57 	bl	8006b20 <vListInsert>
}
 8007672:	e010      	b.n	8007696 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007674:	4b0f      	ldr	r3, [pc, #60]	; (80076b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	4b0a      	ldr	r3, [pc, #40]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3304      	adds	r3, #4
 800767e:	4619      	mov	r1, r3
 8007680:	4610      	mov	r0, r2
 8007682:	f7ff fa4d 	bl	8006b20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007686:	4b0c      	ldr	r3, [pc, #48]	; (80076b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68ba      	ldr	r2, [r7, #8]
 800768c:	429a      	cmp	r2, r3
 800768e:	d202      	bcs.n	8007696 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007690:	4a09      	ldr	r2, [pc, #36]	; (80076b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	6013      	str	r3, [r2, #0]
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	2000082c 	.word	0x2000082c
 80076a4:	20000728 	.word	0x20000728
 80076a8:	20000830 	.word	0x20000830
 80076ac:	20000814 	.word	0x20000814
 80076b0:	200007e4 	.word	0x200007e4
 80076b4:	200007e0 	.word	0x200007e0
 80076b8:	20000848 	.word	0x20000848

080076bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	3b04      	subs	r3, #4
 80076cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80076d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	3b04      	subs	r3, #4
 80076da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	f023 0201 	bic.w	r2, r3, #1
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	3b04      	subs	r3, #4
 80076ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80076ec:	4a0c      	ldr	r2, [pc, #48]	; (8007720 <pxPortInitialiseStack+0x64>)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	3b14      	subs	r3, #20
 80076f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	3b04      	subs	r3, #4
 8007702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f06f 0202 	mvn.w	r2, #2
 800770a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	3b20      	subs	r3, #32
 8007710:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007712:	68fb      	ldr	r3, [r7, #12]
}
 8007714:	4618      	mov	r0, r3
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr
 8007720:	08007725 	.word	0x08007725

08007724 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800772a:	2300      	movs	r3, #0
 800772c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800772e:	4b12      	ldr	r3, [pc, #72]	; (8007778 <prvTaskExitError+0x54>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007736:	d00a      	beq.n	800774e <prvTaskExitError+0x2a>
	__asm volatile
 8007738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800773c:	f383 8811 	msr	BASEPRI, r3
 8007740:	f3bf 8f6f 	isb	sy
 8007744:	f3bf 8f4f 	dsb	sy
 8007748:	60fb      	str	r3, [r7, #12]
}
 800774a:	bf00      	nop
 800774c:	e7fe      	b.n	800774c <prvTaskExitError+0x28>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	60bb      	str	r3, [r7, #8]
}
 8007760:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007762:	bf00      	nop
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0fc      	beq.n	8007764 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800776a:	bf00      	nop
 800776c:	bf00      	nop
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	20000018 	.word	0x20000018
 800777c:	00000000 	.word	0x00000000

08007780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007780:	4b07      	ldr	r3, [pc, #28]	; (80077a0 <pxCurrentTCBConst2>)
 8007782:	6819      	ldr	r1, [r3, #0]
 8007784:	6808      	ldr	r0, [r1, #0]
 8007786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778a:	f380 8809 	msr	PSP, r0
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f04f 0000 	mov.w	r0, #0
 8007796:	f380 8811 	msr	BASEPRI, r0
 800779a:	4770      	bx	lr
 800779c:	f3af 8000 	nop.w

080077a0 <pxCurrentTCBConst2>:
 80077a0:	20000728 	.word	0x20000728
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80077a4:	bf00      	nop
 80077a6:	bf00      	nop

080077a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80077a8:	4808      	ldr	r0, [pc, #32]	; (80077cc <prvPortStartFirstTask+0x24>)
 80077aa:	6800      	ldr	r0, [r0, #0]
 80077ac:	6800      	ldr	r0, [r0, #0]
 80077ae:	f380 8808 	msr	MSP, r0
 80077b2:	f04f 0000 	mov.w	r0, #0
 80077b6:	f380 8814 	msr	CONTROL, r0
 80077ba:	b662      	cpsie	i
 80077bc:	b661      	cpsie	f
 80077be:	f3bf 8f4f 	dsb	sy
 80077c2:	f3bf 8f6f 	isb	sy
 80077c6:	df00      	svc	0
 80077c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80077ca:	bf00      	nop
 80077cc:	e000ed08 	.word	0xe000ed08

080077d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80077d6:	4b46      	ldr	r3, [pc, #280]	; (80078f0 <xPortStartScheduler+0x120>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a46      	ldr	r2, [pc, #280]	; (80078f4 <xPortStartScheduler+0x124>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d10a      	bne.n	80077f6 <xPortStartScheduler+0x26>
	__asm volatile
 80077e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e4:	f383 8811 	msr	BASEPRI, r3
 80077e8:	f3bf 8f6f 	isb	sy
 80077ec:	f3bf 8f4f 	dsb	sy
 80077f0:	613b      	str	r3, [r7, #16]
}
 80077f2:	bf00      	nop
 80077f4:	e7fe      	b.n	80077f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80077f6:	4b3e      	ldr	r3, [pc, #248]	; (80078f0 <xPortStartScheduler+0x120>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a3f      	ldr	r2, [pc, #252]	; (80078f8 <xPortStartScheduler+0x128>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d10a      	bne.n	8007816 <xPortStartScheduler+0x46>
	__asm volatile
 8007800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007804:	f383 8811 	msr	BASEPRI, r3
 8007808:	f3bf 8f6f 	isb	sy
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	60fb      	str	r3, [r7, #12]
}
 8007812:	bf00      	nop
 8007814:	e7fe      	b.n	8007814 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007816:	4b39      	ldr	r3, [pc, #228]	; (80078fc <xPortStartScheduler+0x12c>)
 8007818:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	b2db      	uxtb	r3, r3
 8007820:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	22ff      	movs	r2, #255	; 0xff
 8007826:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	b2db      	uxtb	r3, r3
 800782e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007830:	78fb      	ldrb	r3, [r7, #3]
 8007832:	b2db      	uxtb	r3, r3
 8007834:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007838:	b2da      	uxtb	r2, r3
 800783a:	4b31      	ldr	r3, [pc, #196]	; (8007900 <xPortStartScheduler+0x130>)
 800783c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800783e:	4b31      	ldr	r3, [pc, #196]	; (8007904 <xPortStartScheduler+0x134>)
 8007840:	2207      	movs	r2, #7
 8007842:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007844:	e009      	b.n	800785a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007846:	4b2f      	ldr	r3, [pc, #188]	; (8007904 <xPortStartScheduler+0x134>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3b01      	subs	r3, #1
 800784c:	4a2d      	ldr	r2, [pc, #180]	; (8007904 <xPortStartScheduler+0x134>)
 800784e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007850:	78fb      	ldrb	r3, [r7, #3]
 8007852:	b2db      	uxtb	r3, r3
 8007854:	005b      	lsls	r3, r3, #1
 8007856:	b2db      	uxtb	r3, r3
 8007858:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800785a:	78fb      	ldrb	r3, [r7, #3]
 800785c:	b2db      	uxtb	r3, r3
 800785e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007862:	2b80      	cmp	r3, #128	; 0x80
 8007864:	d0ef      	beq.n	8007846 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007866:	4b27      	ldr	r3, [pc, #156]	; (8007904 <xPortStartScheduler+0x134>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f1c3 0307 	rsb	r3, r3, #7
 800786e:	2b04      	cmp	r3, #4
 8007870:	d00a      	beq.n	8007888 <xPortStartScheduler+0xb8>
	__asm volatile
 8007872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007876:	f383 8811 	msr	BASEPRI, r3
 800787a:	f3bf 8f6f 	isb	sy
 800787e:	f3bf 8f4f 	dsb	sy
 8007882:	60bb      	str	r3, [r7, #8]
}
 8007884:	bf00      	nop
 8007886:	e7fe      	b.n	8007886 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007888:	4b1e      	ldr	r3, [pc, #120]	; (8007904 <xPortStartScheduler+0x134>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	021b      	lsls	r3, r3, #8
 800788e:	4a1d      	ldr	r2, [pc, #116]	; (8007904 <xPortStartScheduler+0x134>)
 8007890:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007892:	4b1c      	ldr	r3, [pc, #112]	; (8007904 <xPortStartScheduler+0x134>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800789a:	4a1a      	ldr	r2, [pc, #104]	; (8007904 <xPortStartScheduler+0x134>)
 800789c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	b2da      	uxtb	r2, r3
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078a6:	4b18      	ldr	r3, [pc, #96]	; (8007908 <xPortStartScheduler+0x138>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a17      	ldr	r2, [pc, #92]	; (8007908 <xPortStartScheduler+0x138>)
 80078ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80078b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078b2:	4b15      	ldr	r3, [pc, #84]	; (8007908 <xPortStartScheduler+0x138>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a14      	ldr	r2, [pc, #80]	; (8007908 <xPortStartScheduler+0x138>)
 80078b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80078bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078be:	f000 f8dd 	bl	8007a7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078c2:	4b12      	ldr	r3, [pc, #72]	; (800790c <xPortStartScheduler+0x13c>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80078c8:	f000 f8fc 	bl	8007ac4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078cc:	4b10      	ldr	r3, [pc, #64]	; (8007910 <xPortStartScheduler+0x140>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a0f      	ldr	r2, [pc, #60]	; (8007910 <xPortStartScheduler+0x140>)
 80078d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80078d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078d8:	f7ff ff66 	bl	80077a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80078dc:	f7ff fd2e 	bl	800733c <vTaskSwitchContext>
	prvTaskExitError();
 80078e0:	f7ff ff20 	bl	8007724 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	e000ed00 	.word	0xe000ed00
 80078f4:	410fc271 	.word	0x410fc271
 80078f8:	410fc270 	.word	0x410fc270
 80078fc:	e000e400 	.word	0xe000e400
 8007900:	20000854 	.word	0x20000854
 8007904:	20000858 	.word	0x20000858
 8007908:	e000ed20 	.word	0xe000ed20
 800790c:	20000018 	.word	0x20000018
 8007910:	e000ef34 	.word	0xe000ef34

08007914 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
	__asm volatile
 800791a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800791e:	f383 8811 	msr	BASEPRI, r3
 8007922:	f3bf 8f6f 	isb	sy
 8007926:	f3bf 8f4f 	dsb	sy
 800792a:	607b      	str	r3, [r7, #4]
}
 800792c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800792e:	4b0f      	ldr	r3, [pc, #60]	; (800796c <vPortEnterCritical+0x58>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	3301      	adds	r3, #1
 8007934:	4a0d      	ldr	r2, [pc, #52]	; (800796c <vPortEnterCritical+0x58>)
 8007936:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007938:	4b0c      	ldr	r3, [pc, #48]	; (800796c <vPortEnterCritical+0x58>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d10f      	bne.n	8007960 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007940:	4b0b      	ldr	r3, [pc, #44]	; (8007970 <vPortEnterCritical+0x5c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00a      	beq.n	8007960 <vPortEnterCritical+0x4c>
	__asm volatile
 800794a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	603b      	str	r3, [r7, #0]
}
 800795c:	bf00      	nop
 800795e:	e7fe      	b.n	800795e <vPortEnterCritical+0x4a>
	}
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	20000018 	.word	0x20000018
 8007970:	e000ed04 	.word	0xe000ed04

08007974 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800797a:	4b12      	ldr	r3, [pc, #72]	; (80079c4 <vPortExitCritical+0x50>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10a      	bne.n	8007998 <vPortExitCritical+0x24>
	__asm volatile
 8007982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007986:	f383 8811 	msr	BASEPRI, r3
 800798a:	f3bf 8f6f 	isb	sy
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	607b      	str	r3, [r7, #4]
}
 8007994:	bf00      	nop
 8007996:	e7fe      	b.n	8007996 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007998:	4b0a      	ldr	r3, [pc, #40]	; (80079c4 <vPortExitCritical+0x50>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	3b01      	subs	r3, #1
 800799e:	4a09      	ldr	r2, [pc, #36]	; (80079c4 <vPortExitCritical+0x50>)
 80079a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80079a2:	4b08      	ldr	r3, [pc, #32]	; (80079c4 <vPortExitCritical+0x50>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d105      	bne.n	80079b6 <vPortExitCritical+0x42>
 80079aa:	2300      	movs	r3, #0
 80079ac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80079b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	20000018 	.word	0x20000018
	...

080079d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079d0:	f3ef 8009 	mrs	r0, PSP
 80079d4:	f3bf 8f6f 	isb	sy
 80079d8:	4b15      	ldr	r3, [pc, #84]	; (8007a30 <pxCurrentTCBConst>)
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	f01e 0f10 	tst.w	lr, #16
 80079e0:	bf08      	it	eq
 80079e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80079e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ea:	6010      	str	r0, [r2, #0]
 80079ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80079f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80079f4:	f380 8811 	msr	BASEPRI, r0
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	f3bf 8f6f 	isb	sy
 8007a00:	f7ff fc9c 	bl	800733c <vTaskSwitchContext>
 8007a04:	f04f 0000 	mov.w	r0, #0
 8007a08:	f380 8811 	msr	BASEPRI, r0
 8007a0c:	bc09      	pop	{r0, r3}
 8007a0e:	6819      	ldr	r1, [r3, #0]
 8007a10:	6808      	ldr	r0, [r1, #0]
 8007a12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a16:	f01e 0f10 	tst.w	lr, #16
 8007a1a:	bf08      	it	eq
 8007a1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a20:	f380 8809 	msr	PSP, r0
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	f3af 8000 	nop.w

08007a30 <pxCurrentTCBConst>:
 8007a30:	20000728 	.word	0x20000728
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a34:	bf00      	nop
 8007a36:	bf00      	nop

08007a38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a42:	f383 8811 	msr	BASEPRI, r3
 8007a46:	f3bf 8f6f 	isb	sy
 8007a4a:	f3bf 8f4f 	dsb	sy
 8007a4e:	607b      	str	r3, [r7, #4]
}
 8007a50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a52:	f7ff fbbb 	bl	80071cc <xTaskIncrementTick>
 8007a56:	4603      	mov	r3, r0
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d003      	beq.n	8007a64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a5c:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <xPortSysTickHandler+0x40>)
 8007a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a62:	601a      	str	r2, [r3, #0]
 8007a64:	2300      	movs	r3, #0
 8007a66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	f383 8811 	msr	BASEPRI, r3
}
 8007a6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a70:	bf00      	nop
 8007a72:	3708      	adds	r7, #8
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}
 8007a78:	e000ed04 	.word	0xe000ed04

08007a7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a80:	4b0b      	ldr	r3, [pc, #44]	; (8007ab0 <vPortSetupTimerInterrupt+0x34>)
 8007a82:	2200      	movs	r2, #0
 8007a84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a86:	4b0b      	ldr	r3, [pc, #44]	; (8007ab4 <vPortSetupTimerInterrupt+0x38>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a8c:	4b0a      	ldr	r3, [pc, #40]	; (8007ab8 <vPortSetupTimerInterrupt+0x3c>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a0a      	ldr	r2, [pc, #40]	; (8007abc <vPortSetupTimerInterrupt+0x40>)
 8007a92:	fba2 2303 	umull	r2, r3, r2, r3
 8007a96:	099b      	lsrs	r3, r3, #6
 8007a98:	4a09      	ldr	r2, [pc, #36]	; (8007ac0 <vPortSetupTimerInterrupt+0x44>)
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a9e:	4b04      	ldr	r3, [pc, #16]	; (8007ab0 <vPortSetupTimerInterrupt+0x34>)
 8007aa0:	2207      	movs	r2, #7
 8007aa2:	601a      	str	r2, [r3, #0]
}
 8007aa4:	bf00      	nop
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	e000e010 	.word	0xe000e010
 8007ab4:	e000e018 	.word	0xe000e018
 8007ab8:	2000000c 	.word	0x2000000c
 8007abc:	10624dd3 	.word	0x10624dd3
 8007ac0:	e000e014 	.word	0xe000e014

08007ac4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ac4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007ad4 <vPortEnableVFP+0x10>
 8007ac8:	6801      	ldr	r1, [r0, #0]
 8007aca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007ace:	6001      	str	r1, [r0, #0]
 8007ad0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ad2:	bf00      	nop
 8007ad4:	e000ed88 	.word	0xe000ed88

08007ad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b08a      	sub	sp, #40	; 0x28
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ae4:	f7ff fac8 	bl	8007078 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007ae8:	4b5b      	ldr	r3, [pc, #364]	; (8007c58 <pvPortMalloc+0x180>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007af0:	f000 f920 	bl	8007d34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007af4:	4b59      	ldr	r3, [pc, #356]	; (8007c5c <pvPortMalloc+0x184>)
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4013      	ands	r3, r2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f040 8093 	bne.w	8007c28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d01d      	beq.n	8007b44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007b08:	2208      	movs	r2, #8
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d014      	beq.n	8007b44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f023 0307 	bic.w	r3, r3, #7
 8007b20:	3308      	adds	r3, #8
 8007b22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f003 0307 	and.w	r3, r3, #7
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00a      	beq.n	8007b44 <pvPortMalloc+0x6c>
	__asm volatile
 8007b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	617b      	str	r3, [r7, #20]
}
 8007b40:	bf00      	nop
 8007b42:	e7fe      	b.n	8007b42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d06e      	beq.n	8007c28 <pvPortMalloc+0x150>
 8007b4a:	4b45      	ldr	r3, [pc, #276]	; (8007c60 <pvPortMalloc+0x188>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d869      	bhi.n	8007c28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b54:	4b43      	ldr	r3, [pc, #268]	; (8007c64 <pvPortMalloc+0x18c>)
 8007b56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b58:	4b42      	ldr	r3, [pc, #264]	; (8007c64 <pvPortMalloc+0x18c>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b5e:	e004      	b.n	8007b6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d903      	bls.n	8007b7c <pvPortMalloc+0xa4>
 8007b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1f1      	bne.n	8007b60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b7c:	4b36      	ldr	r3, [pc, #216]	; (8007c58 <pvPortMalloc+0x180>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d050      	beq.n	8007c28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b86:	6a3b      	ldr	r3, [r7, #32]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2208      	movs	r2, #8
 8007b8c:	4413      	add	r3, r2
 8007b8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	6a3b      	ldr	r3, [r7, #32]
 8007b96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	685a      	ldr	r2, [r3, #4]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	1ad2      	subs	r2, r2, r3
 8007ba0:	2308      	movs	r3, #8
 8007ba2:	005b      	lsls	r3, r3, #1
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d91f      	bls.n	8007be8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4413      	add	r3, r2
 8007bae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	f003 0307 	and.w	r3, r3, #7
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00a      	beq.n	8007bd0 <pvPortMalloc+0xf8>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	613b      	str	r3, [r7, #16]
}
 8007bcc:	bf00      	nop
 8007bce:	e7fe      	b.n	8007bce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd2:	685a      	ldr	r2, [r3, #4]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	1ad2      	subs	r2, r2, r3
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007be2:	69b8      	ldr	r0, [r7, #24]
 8007be4:	f000 f908 	bl	8007df8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007be8:	4b1d      	ldr	r3, [pc, #116]	; (8007c60 <pvPortMalloc+0x188>)
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	4a1b      	ldr	r2, [pc, #108]	; (8007c60 <pvPortMalloc+0x188>)
 8007bf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007bf6:	4b1a      	ldr	r3, [pc, #104]	; (8007c60 <pvPortMalloc+0x188>)
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	4b1b      	ldr	r3, [pc, #108]	; (8007c68 <pvPortMalloc+0x190>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d203      	bcs.n	8007c0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c02:	4b17      	ldr	r3, [pc, #92]	; (8007c60 <pvPortMalloc+0x188>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a18      	ldr	r2, [pc, #96]	; (8007c68 <pvPortMalloc+0x190>)
 8007c08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0c:	685a      	ldr	r2, [r3, #4]
 8007c0e:	4b13      	ldr	r3, [pc, #76]	; (8007c5c <pvPortMalloc+0x184>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	431a      	orrs	r2, r3
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c1e:	4b13      	ldr	r3, [pc, #76]	; (8007c6c <pvPortMalloc+0x194>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3301      	adds	r3, #1
 8007c24:	4a11      	ldr	r2, [pc, #68]	; (8007c6c <pvPortMalloc+0x194>)
 8007c26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c28:	f7ff fa34 	bl	8007094 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	f003 0307 	and.w	r3, r3, #7
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00a      	beq.n	8007c4c <pvPortMalloc+0x174>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	60fb      	str	r3, [r7, #12]
}
 8007c48:	bf00      	nop
 8007c4a:	e7fe      	b.n	8007c4a <pvPortMalloc+0x172>
	return pvReturn;
 8007c4c:	69fb      	ldr	r3, [r7, #28]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3728      	adds	r7, #40	; 0x28
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	20004464 	.word	0x20004464
 8007c5c:	20004478 	.word	0x20004478
 8007c60:	20004468 	.word	0x20004468
 8007c64:	2000445c 	.word	0x2000445c
 8007c68:	2000446c 	.word	0x2000446c
 8007c6c:	20004470 	.word	0x20004470

08007c70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d04d      	beq.n	8007d1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c82:	2308      	movs	r3, #8
 8007c84:	425b      	negs	r3, r3
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	4413      	add	r3, r2
 8007c8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	685a      	ldr	r2, [r3, #4]
 8007c94:	4b24      	ldr	r3, [pc, #144]	; (8007d28 <vPortFree+0xb8>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4013      	ands	r3, r2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10a      	bne.n	8007cb4 <vPortFree+0x44>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	60fb      	str	r3, [r7, #12]
}
 8007cb0:	bf00      	nop
 8007cb2:	e7fe      	b.n	8007cb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00a      	beq.n	8007cd2 <vPortFree+0x62>
	__asm volatile
 8007cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc0:	f383 8811 	msr	BASEPRI, r3
 8007cc4:	f3bf 8f6f 	isb	sy
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	60bb      	str	r3, [r7, #8]
}
 8007cce:	bf00      	nop
 8007cd0:	e7fe      	b.n	8007cd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	4b14      	ldr	r3, [pc, #80]	; (8007d28 <vPortFree+0xb8>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4013      	ands	r3, r2
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d01e      	beq.n	8007d1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d11a      	bne.n	8007d1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	4b0e      	ldr	r3, [pc, #56]	; (8007d28 <vPortFree+0xb8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	43db      	mvns	r3, r3
 8007cf2:	401a      	ands	r2, r3
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007cf8:	f7ff f9be 	bl	8007078 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	4b0a      	ldr	r3, [pc, #40]	; (8007d2c <vPortFree+0xbc>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4413      	add	r3, r2
 8007d06:	4a09      	ldr	r2, [pc, #36]	; (8007d2c <vPortFree+0xbc>)
 8007d08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d0a:	6938      	ldr	r0, [r7, #16]
 8007d0c:	f000 f874 	bl	8007df8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d10:	4b07      	ldr	r3, [pc, #28]	; (8007d30 <vPortFree+0xc0>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	3301      	adds	r3, #1
 8007d16:	4a06      	ldr	r2, [pc, #24]	; (8007d30 <vPortFree+0xc0>)
 8007d18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d1a:	f7ff f9bb 	bl	8007094 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d1e:	bf00      	nop
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	20004478 	.word	0x20004478
 8007d2c:	20004468 	.word	0x20004468
 8007d30:	20004474 	.word	0x20004474

08007d34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007d3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d40:	4b27      	ldr	r3, [pc, #156]	; (8007de0 <prvHeapInit+0xac>)
 8007d42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00c      	beq.n	8007d68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3307      	adds	r3, #7
 8007d52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f023 0307 	bic.w	r3, r3, #7
 8007d5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	4a1f      	ldr	r2, [pc, #124]	; (8007de0 <prvHeapInit+0xac>)
 8007d64:	4413      	add	r3, r2
 8007d66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d6c:	4a1d      	ldr	r2, [pc, #116]	; (8007de4 <prvHeapInit+0xb0>)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d72:	4b1c      	ldr	r3, [pc, #112]	; (8007de4 <prvHeapInit+0xb0>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d80:	2208      	movs	r2, #8
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	1a9b      	subs	r3, r3, r2
 8007d86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f023 0307 	bic.w	r3, r3, #7
 8007d8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	4a15      	ldr	r2, [pc, #84]	; (8007de8 <prvHeapInit+0xb4>)
 8007d94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d96:	4b14      	ldr	r3, [pc, #80]	; (8007de8 <prvHeapInit+0xb4>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d9e:	4b12      	ldr	r3, [pc, #72]	; (8007de8 <prvHeapInit+0xb4>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	1ad2      	subs	r2, r2, r3
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007db4:	4b0c      	ldr	r3, [pc, #48]	; (8007de8 <prvHeapInit+0xb4>)
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	4a0a      	ldr	r2, [pc, #40]	; (8007dec <prvHeapInit+0xb8>)
 8007dc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	4a09      	ldr	r2, [pc, #36]	; (8007df0 <prvHeapInit+0xbc>)
 8007dca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007dcc:	4b09      	ldr	r3, [pc, #36]	; (8007df4 <prvHeapInit+0xc0>)
 8007dce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007dd2:	601a      	str	r2, [r3, #0]
}
 8007dd4:	bf00      	nop
 8007dd6:	3714      	adds	r7, #20
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr
 8007de0:	2000085c 	.word	0x2000085c
 8007de4:	2000445c 	.word	0x2000445c
 8007de8:	20004464 	.word	0x20004464
 8007dec:	2000446c 	.word	0x2000446c
 8007df0:	20004468 	.word	0x20004468
 8007df4:	20004478 	.word	0x20004478

08007df8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e00:	4b28      	ldr	r3, [pc, #160]	; (8007ea4 <prvInsertBlockIntoFreeList+0xac>)
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	e002      	b.n	8007e0c <prvInsertBlockIntoFreeList+0x14>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d8f7      	bhi.n	8007e06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	4413      	add	r3, r2
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d108      	bne.n	8007e3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	441a      	add	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	441a      	add	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d118      	bne.n	8007e80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	4b15      	ldr	r3, [pc, #84]	; (8007ea8 <prvInsertBlockIntoFreeList+0xb0>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d00d      	beq.n	8007e76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685a      	ldr	r2, [r3, #4]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	441a      	add	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	e008      	b.n	8007e88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e76:	4b0c      	ldr	r3, [pc, #48]	; (8007ea8 <prvInsertBlockIntoFreeList+0xb0>)
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	601a      	str	r2, [r3, #0]
 8007e7e:	e003      	b.n	8007e88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d002      	beq.n	8007e96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e96:	bf00      	nop
 8007e98:	3714      	adds	r7, #20
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop
 8007ea4:	2000445c 	.word	0x2000445c
 8007ea8:	20004464 	.word	0x20004464

08007eac <__cvt>:
 8007eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb0:	ec55 4b10 	vmov	r4, r5, d0
 8007eb4:	2d00      	cmp	r5, #0
 8007eb6:	460e      	mov	r6, r1
 8007eb8:	4619      	mov	r1, r3
 8007eba:	462b      	mov	r3, r5
 8007ebc:	bfbb      	ittet	lt
 8007ebe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007ec2:	461d      	movlt	r5, r3
 8007ec4:	2300      	movge	r3, #0
 8007ec6:	232d      	movlt	r3, #45	; 0x2d
 8007ec8:	700b      	strb	r3, [r1, #0]
 8007eca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ecc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ed0:	4691      	mov	r9, r2
 8007ed2:	f023 0820 	bic.w	r8, r3, #32
 8007ed6:	bfbc      	itt	lt
 8007ed8:	4622      	movlt	r2, r4
 8007eda:	4614      	movlt	r4, r2
 8007edc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ee0:	d005      	beq.n	8007eee <__cvt+0x42>
 8007ee2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007ee6:	d100      	bne.n	8007eea <__cvt+0x3e>
 8007ee8:	3601      	adds	r6, #1
 8007eea:	2102      	movs	r1, #2
 8007eec:	e000      	b.n	8007ef0 <__cvt+0x44>
 8007eee:	2103      	movs	r1, #3
 8007ef0:	ab03      	add	r3, sp, #12
 8007ef2:	9301      	str	r3, [sp, #4]
 8007ef4:	ab02      	add	r3, sp, #8
 8007ef6:	9300      	str	r3, [sp, #0]
 8007ef8:	ec45 4b10 	vmov	d0, r4, r5
 8007efc:	4653      	mov	r3, sl
 8007efe:	4632      	mov	r2, r6
 8007f00:	f000 fe9a 	bl	8008c38 <_dtoa_r>
 8007f04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007f08:	4607      	mov	r7, r0
 8007f0a:	d102      	bne.n	8007f12 <__cvt+0x66>
 8007f0c:	f019 0f01 	tst.w	r9, #1
 8007f10:	d022      	beq.n	8007f58 <__cvt+0xac>
 8007f12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f16:	eb07 0906 	add.w	r9, r7, r6
 8007f1a:	d110      	bne.n	8007f3e <__cvt+0x92>
 8007f1c:	783b      	ldrb	r3, [r7, #0]
 8007f1e:	2b30      	cmp	r3, #48	; 0x30
 8007f20:	d10a      	bne.n	8007f38 <__cvt+0x8c>
 8007f22:	2200      	movs	r2, #0
 8007f24:	2300      	movs	r3, #0
 8007f26:	4620      	mov	r0, r4
 8007f28:	4629      	mov	r1, r5
 8007f2a:	f7f8 fddd 	bl	8000ae8 <__aeabi_dcmpeq>
 8007f2e:	b918      	cbnz	r0, 8007f38 <__cvt+0x8c>
 8007f30:	f1c6 0601 	rsb	r6, r6, #1
 8007f34:	f8ca 6000 	str.w	r6, [sl]
 8007f38:	f8da 3000 	ldr.w	r3, [sl]
 8007f3c:	4499      	add	r9, r3
 8007f3e:	2200      	movs	r2, #0
 8007f40:	2300      	movs	r3, #0
 8007f42:	4620      	mov	r0, r4
 8007f44:	4629      	mov	r1, r5
 8007f46:	f7f8 fdcf 	bl	8000ae8 <__aeabi_dcmpeq>
 8007f4a:	b108      	cbz	r0, 8007f50 <__cvt+0xa4>
 8007f4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f50:	2230      	movs	r2, #48	; 0x30
 8007f52:	9b03      	ldr	r3, [sp, #12]
 8007f54:	454b      	cmp	r3, r9
 8007f56:	d307      	bcc.n	8007f68 <__cvt+0xbc>
 8007f58:	9b03      	ldr	r3, [sp, #12]
 8007f5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f5c:	1bdb      	subs	r3, r3, r7
 8007f5e:	4638      	mov	r0, r7
 8007f60:	6013      	str	r3, [r2, #0]
 8007f62:	b004      	add	sp, #16
 8007f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f68:	1c59      	adds	r1, r3, #1
 8007f6a:	9103      	str	r1, [sp, #12]
 8007f6c:	701a      	strb	r2, [r3, #0]
 8007f6e:	e7f0      	b.n	8007f52 <__cvt+0xa6>

08007f70 <__exponent>:
 8007f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f72:	4603      	mov	r3, r0
 8007f74:	2900      	cmp	r1, #0
 8007f76:	bfb8      	it	lt
 8007f78:	4249      	neglt	r1, r1
 8007f7a:	f803 2b02 	strb.w	r2, [r3], #2
 8007f7e:	bfb4      	ite	lt
 8007f80:	222d      	movlt	r2, #45	; 0x2d
 8007f82:	222b      	movge	r2, #43	; 0x2b
 8007f84:	2909      	cmp	r1, #9
 8007f86:	7042      	strb	r2, [r0, #1]
 8007f88:	dd2a      	ble.n	8007fe0 <__exponent+0x70>
 8007f8a:	f10d 0207 	add.w	r2, sp, #7
 8007f8e:	4617      	mov	r7, r2
 8007f90:	260a      	movs	r6, #10
 8007f92:	4694      	mov	ip, r2
 8007f94:	fb91 f5f6 	sdiv	r5, r1, r6
 8007f98:	fb06 1415 	mls	r4, r6, r5, r1
 8007f9c:	3430      	adds	r4, #48	; 0x30
 8007f9e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	2c63      	cmp	r4, #99	; 0x63
 8007fa6:	f102 32ff 	add.w	r2, r2, #4294967295
 8007faa:	4629      	mov	r1, r5
 8007fac:	dcf1      	bgt.n	8007f92 <__exponent+0x22>
 8007fae:	3130      	adds	r1, #48	; 0x30
 8007fb0:	f1ac 0402 	sub.w	r4, ip, #2
 8007fb4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007fb8:	1c41      	adds	r1, r0, #1
 8007fba:	4622      	mov	r2, r4
 8007fbc:	42ba      	cmp	r2, r7
 8007fbe:	d30a      	bcc.n	8007fd6 <__exponent+0x66>
 8007fc0:	f10d 0209 	add.w	r2, sp, #9
 8007fc4:	eba2 020c 	sub.w	r2, r2, ip
 8007fc8:	42bc      	cmp	r4, r7
 8007fca:	bf88      	it	hi
 8007fcc:	2200      	movhi	r2, #0
 8007fce:	4413      	add	r3, r2
 8007fd0:	1a18      	subs	r0, r3, r0
 8007fd2:	b003      	add	sp, #12
 8007fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fd6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007fda:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007fde:	e7ed      	b.n	8007fbc <__exponent+0x4c>
 8007fe0:	2330      	movs	r3, #48	; 0x30
 8007fe2:	3130      	adds	r1, #48	; 0x30
 8007fe4:	7083      	strb	r3, [r0, #2]
 8007fe6:	70c1      	strb	r1, [r0, #3]
 8007fe8:	1d03      	adds	r3, r0, #4
 8007fea:	e7f1      	b.n	8007fd0 <__exponent+0x60>

08007fec <_printf_float>:
 8007fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff0:	ed2d 8b02 	vpush	{d8}
 8007ff4:	b08d      	sub	sp, #52	; 0x34
 8007ff6:	460c      	mov	r4, r1
 8007ff8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007ffc:	4616      	mov	r6, r2
 8007ffe:	461f      	mov	r7, r3
 8008000:	4605      	mov	r5, r0
 8008002:	f000 fcb5 	bl	8008970 <_localeconv_r>
 8008006:	f8d0 a000 	ldr.w	sl, [r0]
 800800a:	4650      	mov	r0, sl
 800800c:	f7f8 f940 	bl	8000290 <strlen>
 8008010:	2300      	movs	r3, #0
 8008012:	930a      	str	r3, [sp, #40]	; 0x28
 8008014:	6823      	ldr	r3, [r4, #0]
 8008016:	9305      	str	r3, [sp, #20]
 8008018:	f8d8 3000 	ldr.w	r3, [r8]
 800801c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008020:	3307      	adds	r3, #7
 8008022:	f023 0307 	bic.w	r3, r3, #7
 8008026:	f103 0208 	add.w	r2, r3, #8
 800802a:	f8c8 2000 	str.w	r2, [r8]
 800802e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008032:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008036:	9307      	str	r3, [sp, #28]
 8008038:	f8cd 8018 	str.w	r8, [sp, #24]
 800803c:	ee08 0a10 	vmov	s16, r0
 8008040:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008048:	4b9e      	ldr	r3, [pc, #632]	; (80082c4 <_printf_float+0x2d8>)
 800804a:	f04f 32ff 	mov.w	r2, #4294967295
 800804e:	f7f8 fd7d 	bl	8000b4c <__aeabi_dcmpun>
 8008052:	bb88      	cbnz	r0, 80080b8 <_printf_float+0xcc>
 8008054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008058:	4b9a      	ldr	r3, [pc, #616]	; (80082c4 <_printf_float+0x2d8>)
 800805a:	f04f 32ff 	mov.w	r2, #4294967295
 800805e:	f7f8 fd57 	bl	8000b10 <__aeabi_dcmple>
 8008062:	bb48      	cbnz	r0, 80080b8 <_printf_float+0xcc>
 8008064:	2200      	movs	r2, #0
 8008066:	2300      	movs	r3, #0
 8008068:	4640      	mov	r0, r8
 800806a:	4649      	mov	r1, r9
 800806c:	f7f8 fd46 	bl	8000afc <__aeabi_dcmplt>
 8008070:	b110      	cbz	r0, 8008078 <_printf_float+0x8c>
 8008072:	232d      	movs	r3, #45	; 0x2d
 8008074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008078:	4a93      	ldr	r2, [pc, #588]	; (80082c8 <_printf_float+0x2dc>)
 800807a:	4b94      	ldr	r3, [pc, #592]	; (80082cc <_printf_float+0x2e0>)
 800807c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008080:	bf94      	ite	ls
 8008082:	4690      	movls	r8, r2
 8008084:	4698      	movhi	r8, r3
 8008086:	2303      	movs	r3, #3
 8008088:	6123      	str	r3, [r4, #16]
 800808a:	9b05      	ldr	r3, [sp, #20]
 800808c:	f023 0304 	bic.w	r3, r3, #4
 8008090:	6023      	str	r3, [r4, #0]
 8008092:	f04f 0900 	mov.w	r9, #0
 8008096:	9700      	str	r7, [sp, #0]
 8008098:	4633      	mov	r3, r6
 800809a:	aa0b      	add	r2, sp, #44	; 0x2c
 800809c:	4621      	mov	r1, r4
 800809e:	4628      	mov	r0, r5
 80080a0:	f000 f9da 	bl	8008458 <_printf_common>
 80080a4:	3001      	adds	r0, #1
 80080a6:	f040 8090 	bne.w	80081ca <_printf_float+0x1de>
 80080aa:	f04f 30ff 	mov.w	r0, #4294967295
 80080ae:	b00d      	add	sp, #52	; 0x34
 80080b0:	ecbd 8b02 	vpop	{d8}
 80080b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b8:	4642      	mov	r2, r8
 80080ba:	464b      	mov	r3, r9
 80080bc:	4640      	mov	r0, r8
 80080be:	4649      	mov	r1, r9
 80080c0:	f7f8 fd44 	bl	8000b4c <__aeabi_dcmpun>
 80080c4:	b140      	cbz	r0, 80080d8 <_printf_float+0xec>
 80080c6:	464b      	mov	r3, r9
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bfbc      	itt	lt
 80080cc:	232d      	movlt	r3, #45	; 0x2d
 80080ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80080d2:	4a7f      	ldr	r2, [pc, #508]	; (80082d0 <_printf_float+0x2e4>)
 80080d4:	4b7f      	ldr	r3, [pc, #508]	; (80082d4 <_printf_float+0x2e8>)
 80080d6:	e7d1      	b.n	800807c <_printf_float+0x90>
 80080d8:	6863      	ldr	r3, [r4, #4]
 80080da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80080de:	9206      	str	r2, [sp, #24]
 80080e0:	1c5a      	adds	r2, r3, #1
 80080e2:	d13f      	bne.n	8008164 <_printf_float+0x178>
 80080e4:	2306      	movs	r3, #6
 80080e6:	6063      	str	r3, [r4, #4]
 80080e8:	9b05      	ldr	r3, [sp, #20]
 80080ea:	6861      	ldr	r1, [r4, #4]
 80080ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80080f0:	2300      	movs	r3, #0
 80080f2:	9303      	str	r3, [sp, #12]
 80080f4:	ab0a      	add	r3, sp, #40	; 0x28
 80080f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80080fa:	ab09      	add	r3, sp, #36	; 0x24
 80080fc:	ec49 8b10 	vmov	d0, r8, r9
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	6022      	str	r2, [r4, #0]
 8008104:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008108:	4628      	mov	r0, r5
 800810a:	f7ff fecf 	bl	8007eac <__cvt>
 800810e:	9b06      	ldr	r3, [sp, #24]
 8008110:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008112:	2b47      	cmp	r3, #71	; 0x47
 8008114:	4680      	mov	r8, r0
 8008116:	d108      	bne.n	800812a <_printf_float+0x13e>
 8008118:	1cc8      	adds	r0, r1, #3
 800811a:	db02      	blt.n	8008122 <_printf_float+0x136>
 800811c:	6863      	ldr	r3, [r4, #4]
 800811e:	4299      	cmp	r1, r3
 8008120:	dd41      	ble.n	80081a6 <_printf_float+0x1ba>
 8008122:	f1ab 0302 	sub.w	r3, fp, #2
 8008126:	fa5f fb83 	uxtb.w	fp, r3
 800812a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800812e:	d820      	bhi.n	8008172 <_printf_float+0x186>
 8008130:	3901      	subs	r1, #1
 8008132:	465a      	mov	r2, fp
 8008134:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008138:	9109      	str	r1, [sp, #36]	; 0x24
 800813a:	f7ff ff19 	bl	8007f70 <__exponent>
 800813e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008140:	1813      	adds	r3, r2, r0
 8008142:	2a01      	cmp	r2, #1
 8008144:	4681      	mov	r9, r0
 8008146:	6123      	str	r3, [r4, #16]
 8008148:	dc02      	bgt.n	8008150 <_printf_float+0x164>
 800814a:	6822      	ldr	r2, [r4, #0]
 800814c:	07d2      	lsls	r2, r2, #31
 800814e:	d501      	bpl.n	8008154 <_printf_float+0x168>
 8008150:	3301      	adds	r3, #1
 8008152:	6123      	str	r3, [r4, #16]
 8008154:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008158:	2b00      	cmp	r3, #0
 800815a:	d09c      	beq.n	8008096 <_printf_float+0xaa>
 800815c:	232d      	movs	r3, #45	; 0x2d
 800815e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008162:	e798      	b.n	8008096 <_printf_float+0xaa>
 8008164:	9a06      	ldr	r2, [sp, #24]
 8008166:	2a47      	cmp	r2, #71	; 0x47
 8008168:	d1be      	bne.n	80080e8 <_printf_float+0xfc>
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1bc      	bne.n	80080e8 <_printf_float+0xfc>
 800816e:	2301      	movs	r3, #1
 8008170:	e7b9      	b.n	80080e6 <_printf_float+0xfa>
 8008172:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008176:	d118      	bne.n	80081aa <_printf_float+0x1be>
 8008178:	2900      	cmp	r1, #0
 800817a:	6863      	ldr	r3, [r4, #4]
 800817c:	dd0b      	ble.n	8008196 <_printf_float+0x1aa>
 800817e:	6121      	str	r1, [r4, #16]
 8008180:	b913      	cbnz	r3, 8008188 <_printf_float+0x19c>
 8008182:	6822      	ldr	r2, [r4, #0]
 8008184:	07d0      	lsls	r0, r2, #31
 8008186:	d502      	bpl.n	800818e <_printf_float+0x1a2>
 8008188:	3301      	adds	r3, #1
 800818a:	440b      	add	r3, r1
 800818c:	6123      	str	r3, [r4, #16]
 800818e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008190:	f04f 0900 	mov.w	r9, #0
 8008194:	e7de      	b.n	8008154 <_printf_float+0x168>
 8008196:	b913      	cbnz	r3, 800819e <_printf_float+0x1b2>
 8008198:	6822      	ldr	r2, [r4, #0]
 800819a:	07d2      	lsls	r2, r2, #31
 800819c:	d501      	bpl.n	80081a2 <_printf_float+0x1b6>
 800819e:	3302      	adds	r3, #2
 80081a0:	e7f4      	b.n	800818c <_printf_float+0x1a0>
 80081a2:	2301      	movs	r3, #1
 80081a4:	e7f2      	b.n	800818c <_printf_float+0x1a0>
 80081a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80081aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081ac:	4299      	cmp	r1, r3
 80081ae:	db05      	blt.n	80081bc <_printf_float+0x1d0>
 80081b0:	6823      	ldr	r3, [r4, #0]
 80081b2:	6121      	str	r1, [r4, #16]
 80081b4:	07d8      	lsls	r0, r3, #31
 80081b6:	d5ea      	bpl.n	800818e <_printf_float+0x1a2>
 80081b8:	1c4b      	adds	r3, r1, #1
 80081ba:	e7e7      	b.n	800818c <_printf_float+0x1a0>
 80081bc:	2900      	cmp	r1, #0
 80081be:	bfd4      	ite	le
 80081c0:	f1c1 0202 	rsble	r2, r1, #2
 80081c4:	2201      	movgt	r2, #1
 80081c6:	4413      	add	r3, r2
 80081c8:	e7e0      	b.n	800818c <_printf_float+0x1a0>
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	055a      	lsls	r2, r3, #21
 80081ce:	d407      	bmi.n	80081e0 <_printf_float+0x1f4>
 80081d0:	6923      	ldr	r3, [r4, #16]
 80081d2:	4642      	mov	r2, r8
 80081d4:	4631      	mov	r1, r6
 80081d6:	4628      	mov	r0, r5
 80081d8:	47b8      	blx	r7
 80081da:	3001      	adds	r0, #1
 80081dc:	d12c      	bne.n	8008238 <_printf_float+0x24c>
 80081de:	e764      	b.n	80080aa <_printf_float+0xbe>
 80081e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081e4:	f240 80e0 	bls.w	80083a8 <_printf_float+0x3bc>
 80081e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081ec:	2200      	movs	r2, #0
 80081ee:	2300      	movs	r3, #0
 80081f0:	f7f8 fc7a 	bl	8000ae8 <__aeabi_dcmpeq>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	d034      	beq.n	8008262 <_printf_float+0x276>
 80081f8:	4a37      	ldr	r2, [pc, #220]	; (80082d8 <_printf_float+0x2ec>)
 80081fa:	2301      	movs	r3, #1
 80081fc:	4631      	mov	r1, r6
 80081fe:	4628      	mov	r0, r5
 8008200:	47b8      	blx	r7
 8008202:	3001      	adds	r0, #1
 8008204:	f43f af51 	beq.w	80080aa <_printf_float+0xbe>
 8008208:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800820c:	429a      	cmp	r2, r3
 800820e:	db02      	blt.n	8008216 <_printf_float+0x22a>
 8008210:	6823      	ldr	r3, [r4, #0]
 8008212:	07d8      	lsls	r0, r3, #31
 8008214:	d510      	bpl.n	8008238 <_printf_float+0x24c>
 8008216:	ee18 3a10 	vmov	r3, s16
 800821a:	4652      	mov	r2, sl
 800821c:	4631      	mov	r1, r6
 800821e:	4628      	mov	r0, r5
 8008220:	47b8      	blx	r7
 8008222:	3001      	adds	r0, #1
 8008224:	f43f af41 	beq.w	80080aa <_printf_float+0xbe>
 8008228:	f04f 0800 	mov.w	r8, #0
 800822c:	f104 091a 	add.w	r9, r4, #26
 8008230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008232:	3b01      	subs	r3, #1
 8008234:	4543      	cmp	r3, r8
 8008236:	dc09      	bgt.n	800824c <_printf_float+0x260>
 8008238:	6823      	ldr	r3, [r4, #0]
 800823a:	079b      	lsls	r3, r3, #30
 800823c:	f100 8107 	bmi.w	800844e <_printf_float+0x462>
 8008240:	68e0      	ldr	r0, [r4, #12]
 8008242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008244:	4298      	cmp	r0, r3
 8008246:	bfb8      	it	lt
 8008248:	4618      	movlt	r0, r3
 800824a:	e730      	b.n	80080ae <_printf_float+0xc2>
 800824c:	2301      	movs	r3, #1
 800824e:	464a      	mov	r2, r9
 8008250:	4631      	mov	r1, r6
 8008252:	4628      	mov	r0, r5
 8008254:	47b8      	blx	r7
 8008256:	3001      	adds	r0, #1
 8008258:	f43f af27 	beq.w	80080aa <_printf_float+0xbe>
 800825c:	f108 0801 	add.w	r8, r8, #1
 8008260:	e7e6      	b.n	8008230 <_printf_float+0x244>
 8008262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008264:	2b00      	cmp	r3, #0
 8008266:	dc39      	bgt.n	80082dc <_printf_float+0x2f0>
 8008268:	4a1b      	ldr	r2, [pc, #108]	; (80082d8 <_printf_float+0x2ec>)
 800826a:	2301      	movs	r3, #1
 800826c:	4631      	mov	r1, r6
 800826e:	4628      	mov	r0, r5
 8008270:	47b8      	blx	r7
 8008272:	3001      	adds	r0, #1
 8008274:	f43f af19 	beq.w	80080aa <_printf_float+0xbe>
 8008278:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800827c:	4313      	orrs	r3, r2
 800827e:	d102      	bne.n	8008286 <_printf_float+0x29a>
 8008280:	6823      	ldr	r3, [r4, #0]
 8008282:	07d9      	lsls	r1, r3, #31
 8008284:	d5d8      	bpl.n	8008238 <_printf_float+0x24c>
 8008286:	ee18 3a10 	vmov	r3, s16
 800828a:	4652      	mov	r2, sl
 800828c:	4631      	mov	r1, r6
 800828e:	4628      	mov	r0, r5
 8008290:	47b8      	blx	r7
 8008292:	3001      	adds	r0, #1
 8008294:	f43f af09 	beq.w	80080aa <_printf_float+0xbe>
 8008298:	f04f 0900 	mov.w	r9, #0
 800829c:	f104 0a1a 	add.w	sl, r4, #26
 80082a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a2:	425b      	negs	r3, r3
 80082a4:	454b      	cmp	r3, r9
 80082a6:	dc01      	bgt.n	80082ac <_printf_float+0x2c0>
 80082a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082aa:	e792      	b.n	80081d2 <_printf_float+0x1e6>
 80082ac:	2301      	movs	r3, #1
 80082ae:	4652      	mov	r2, sl
 80082b0:	4631      	mov	r1, r6
 80082b2:	4628      	mov	r0, r5
 80082b4:	47b8      	blx	r7
 80082b6:	3001      	adds	r0, #1
 80082b8:	f43f aef7 	beq.w	80080aa <_printf_float+0xbe>
 80082bc:	f109 0901 	add.w	r9, r9, #1
 80082c0:	e7ee      	b.n	80082a0 <_printf_float+0x2b4>
 80082c2:	bf00      	nop
 80082c4:	7fefffff 	.word	0x7fefffff
 80082c8:	0800a9c0 	.word	0x0800a9c0
 80082cc:	0800a9c4 	.word	0x0800a9c4
 80082d0:	0800a9c8 	.word	0x0800a9c8
 80082d4:	0800a9cc 	.word	0x0800a9cc
 80082d8:	0800a9d0 	.word	0x0800a9d0
 80082dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082e0:	429a      	cmp	r2, r3
 80082e2:	bfa8      	it	ge
 80082e4:	461a      	movge	r2, r3
 80082e6:	2a00      	cmp	r2, #0
 80082e8:	4691      	mov	r9, r2
 80082ea:	dc37      	bgt.n	800835c <_printf_float+0x370>
 80082ec:	f04f 0b00 	mov.w	fp, #0
 80082f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082f4:	f104 021a 	add.w	r2, r4, #26
 80082f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082fa:	9305      	str	r3, [sp, #20]
 80082fc:	eba3 0309 	sub.w	r3, r3, r9
 8008300:	455b      	cmp	r3, fp
 8008302:	dc33      	bgt.n	800836c <_printf_float+0x380>
 8008304:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008308:	429a      	cmp	r2, r3
 800830a:	db3b      	blt.n	8008384 <_printf_float+0x398>
 800830c:	6823      	ldr	r3, [r4, #0]
 800830e:	07da      	lsls	r2, r3, #31
 8008310:	d438      	bmi.n	8008384 <_printf_float+0x398>
 8008312:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008316:	eba2 0903 	sub.w	r9, r2, r3
 800831a:	9b05      	ldr	r3, [sp, #20]
 800831c:	1ad2      	subs	r2, r2, r3
 800831e:	4591      	cmp	r9, r2
 8008320:	bfa8      	it	ge
 8008322:	4691      	movge	r9, r2
 8008324:	f1b9 0f00 	cmp.w	r9, #0
 8008328:	dc35      	bgt.n	8008396 <_printf_float+0x3aa>
 800832a:	f04f 0800 	mov.w	r8, #0
 800832e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008332:	f104 0a1a 	add.w	sl, r4, #26
 8008336:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800833a:	1a9b      	subs	r3, r3, r2
 800833c:	eba3 0309 	sub.w	r3, r3, r9
 8008340:	4543      	cmp	r3, r8
 8008342:	f77f af79 	ble.w	8008238 <_printf_float+0x24c>
 8008346:	2301      	movs	r3, #1
 8008348:	4652      	mov	r2, sl
 800834a:	4631      	mov	r1, r6
 800834c:	4628      	mov	r0, r5
 800834e:	47b8      	blx	r7
 8008350:	3001      	adds	r0, #1
 8008352:	f43f aeaa 	beq.w	80080aa <_printf_float+0xbe>
 8008356:	f108 0801 	add.w	r8, r8, #1
 800835a:	e7ec      	b.n	8008336 <_printf_float+0x34a>
 800835c:	4613      	mov	r3, r2
 800835e:	4631      	mov	r1, r6
 8008360:	4642      	mov	r2, r8
 8008362:	4628      	mov	r0, r5
 8008364:	47b8      	blx	r7
 8008366:	3001      	adds	r0, #1
 8008368:	d1c0      	bne.n	80082ec <_printf_float+0x300>
 800836a:	e69e      	b.n	80080aa <_printf_float+0xbe>
 800836c:	2301      	movs	r3, #1
 800836e:	4631      	mov	r1, r6
 8008370:	4628      	mov	r0, r5
 8008372:	9205      	str	r2, [sp, #20]
 8008374:	47b8      	blx	r7
 8008376:	3001      	adds	r0, #1
 8008378:	f43f ae97 	beq.w	80080aa <_printf_float+0xbe>
 800837c:	9a05      	ldr	r2, [sp, #20]
 800837e:	f10b 0b01 	add.w	fp, fp, #1
 8008382:	e7b9      	b.n	80082f8 <_printf_float+0x30c>
 8008384:	ee18 3a10 	vmov	r3, s16
 8008388:	4652      	mov	r2, sl
 800838a:	4631      	mov	r1, r6
 800838c:	4628      	mov	r0, r5
 800838e:	47b8      	blx	r7
 8008390:	3001      	adds	r0, #1
 8008392:	d1be      	bne.n	8008312 <_printf_float+0x326>
 8008394:	e689      	b.n	80080aa <_printf_float+0xbe>
 8008396:	9a05      	ldr	r2, [sp, #20]
 8008398:	464b      	mov	r3, r9
 800839a:	4442      	add	r2, r8
 800839c:	4631      	mov	r1, r6
 800839e:	4628      	mov	r0, r5
 80083a0:	47b8      	blx	r7
 80083a2:	3001      	adds	r0, #1
 80083a4:	d1c1      	bne.n	800832a <_printf_float+0x33e>
 80083a6:	e680      	b.n	80080aa <_printf_float+0xbe>
 80083a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083aa:	2a01      	cmp	r2, #1
 80083ac:	dc01      	bgt.n	80083b2 <_printf_float+0x3c6>
 80083ae:	07db      	lsls	r3, r3, #31
 80083b0:	d53a      	bpl.n	8008428 <_printf_float+0x43c>
 80083b2:	2301      	movs	r3, #1
 80083b4:	4642      	mov	r2, r8
 80083b6:	4631      	mov	r1, r6
 80083b8:	4628      	mov	r0, r5
 80083ba:	47b8      	blx	r7
 80083bc:	3001      	adds	r0, #1
 80083be:	f43f ae74 	beq.w	80080aa <_printf_float+0xbe>
 80083c2:	ee18 3a10 	vmov	r3, s16
 80083c6:	4652      	mov	r2, sl
 80083c8:	4631      	mov	r1, r6
 80083ca:	4628      	mov	r0, r5
 80083cc:	47b8      	blx	r7
 80083ce:	3001      	adds	r0, #1
 80083d0:	f43f ae6b 	beq.w	80080aa <_printf_float+0xbe>
 80083d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083d8:	2200      	movs	r2, #0
 80083da:	2300      	movs	r3, #0
 80083dc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80083e0:	f7f8 fb82 	bl	8000ae8 <__aeabi_dcmpeq>
 80083e4:	b9d8      	cbnz	r0, 800841e <_printf_float+0x432>
 80083e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80083ea:	f108 0201 	add.w	r2, r8, #1
 80083ee:	4631      	mov	r1, r6
 80083f0:	4628      	mov	r0, r5
 80083f2:	47b8      	blx	r7
 80083f4:	3001      	adds	r0, #1
 80083f6:	d10e      	bne.n	8008416 <_printf_float+0x42a>
 80083f8:	e657      	b.n	80080aa <_printf_float+0xbe>
 80083fa:	2301      	movs	r3, #1
 80083fc:	4652      	mov	r2, sl
 80083fe:	4631      	mov	r1, r6
 8008400:	4628      	mov	r0, r5
 8008402:	47b8      	blx	r7
 8008404:	3001      	adds	r0, #1
 8008406:	f43f ae50 	beq.w	80080aa <_printf_float+0xbe>
 800840a:	f108 0801 	add.w	r8, r8, #1
 800840e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008410:	3b01      	subs	r3, #1
 8008412:	4543      	cmp	r3, r8
 8008414:	dcf1      	bgt.n	80083fa <_printf_float+0x40e>
 8008416:	464b      	mov	r3, r9
 8008418:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800841c:	e6da      	b.n	80081d4 <_printf_float+0x1e8>
 800841e:	f04f 0800 	mov.w	r8, #0
 8008422:	f104 0a1a 	add.w	sl, r4, #26
 8008426:	e7f2      	b.n	800840e <_printf_float+0x422>
 8008428:	2301      	movs	r3, #1
 800842a:	4642      	mov	r2, r8
 800842c:	e7df      	b.n	80083ee <_printf_float+0x402>
 800842e:	2301      	movs	r3, #1
 8008430:	464a      	mov	r2, r9
 8008432:	4631      	mov	r1, r6
 8008434:	4628      	mov	r0, r5
 8008436:	47b8      	blx	r7
 8008438:	3001      	adds	r0, #1
 800843a:	f43f ae36 	beq.w	80080aa <_printf_float+0xbe>
 800843e:	f108 0801 	add.w	r8, r8, #1
 8008442:	68e3      	ldr	r3, [r4, #12]
 8008444:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008446:	1a5b      	subs	r3, r3, r1
 8008448:	4543      	cmp	r3, r8
 800844a:	dcf0      	bgt.n	800842e <_printf_float+0x442>
 800844c:	e6f8      	b.n	8008240 <_printf_float+0x254>
 800844e:	f04f 0800 	mov.w	r8, #0
 8008452:	f104 0919 	add.w	r9, r4, #25
 8008456:	e7f4      	b.n	8008442 <_printf_float+0x456>

08008458 <_printf_common>:
 8008458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800845c:	4616      	mov	r6, r2
 800845e:	4699      	mov	r9, r3
 8008460:	688a      	ldr	r2, [r1, #8]
 8008462:	690b      	ldr	r3, [r1, #16]
 8008464:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008468:	4293      	cmp	r3, r2
 800846a:	bfb8      	it	lt
 800846c:	4613      	movlt	r3, r2
 800846e:	6033      	str	r3, [r6, #0]
 8008470:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008474:	4607      	mov	r7, r0
 8008476:	460c      	mov	r4, r1
 8008478:	b10a      	cbz	r2, 800847e <_printf_common+0x26>
 800847a:	3301      	adds	r3, #1
 800847c:	6033      	str	r3, [r6, #0]
 800847e:	6823      	ldr	r3, [r4, #0]
 8008480:	0699      	lsls	r1, r3, #26
 8008482:	bf42      	ittt	mi
 8008484:	6833      	ldrmi	r3, [r6, #0]
 8008486:	3302      	addmi	r3, #2
 8008488:	6033      	strmi	r3, [r6, #0]
 800848a:	6825      	ldr	r5, [r4, #0]
 800848c:	f015 0506 	ands.w	r5, r5, #6
 8008490:	d106      	bne.n	80084a0 <_printf_common+0x48>
 8008492:	f104 0a19 	add.w	sl, r4, #25
 8008496:	68e3      	ldr	r3, [r4, #12]
 8008498:	6832      	ldr	r2, [r6, #0]
 800849a:	1a9b      	subs	r3, r3, r2
 800849c:	42ab      	cmp	r3, r5
 800849e:	dc26      	bgt.n	80084ee <_printf_common+0x96>
 80084a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084a4:	1e13      	subs	r3, r2, #0
 80084a6:	6822      	ldr	r2, [r4, #0]
 80084a8:	bf18      	it	ne
 80084aa:	2301      	movne	r3, #1
 80084ac:	0692      	lsls	r2, r2, #26
 80084ae:	d42b      	bmi.n	8008508 <_printf_common+0xb0>
 80084b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084b4:	4649      	mov	r1, r9
 80084b6:	4638      	mov	r0, r7
 80084b8:	47c0      	blx	r8
 80084ba:	3001      	adds	r0, #1
 80084bc:	d01e      	beq.n	80084fc <_printf_common+0xa4>
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	6922      	ldr	r2, [r4, #16]
 80084c2:	f003 0306 	and.w	r3, r3, #6
 80084c6:	2b04      	cmp	r3, #4
 80084c8:	bf02      	ittt	eq
 80084ca:	68e5      	ldreq	r5, [r4, #12]
 80084cc:	6833      	ldreq	r3, [r6, #0]
 80084ce:	1aed      	subeq	r5, r5, r3
 80084d0:	68a3      	ldr	r3, [r4, #8]
 80084d2:	bf0c      	ite	eq
 80084d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084d8:	2500      	movne	r5, #0
 80084da:	4293      	cmp	r3, r2
 80084dc:	bfc4      	itt	gt
 80084de:	1a9b      	subgt	r3, r3, r2
 80084e0:	18ed      	addgt	r5, r5, r3
 80084e2:	2600      	movs	r6, #0
 80084e4:	341a      	adds	r4, #26
 80084e6:	42b5      	cmp	r5, r6
 80084e8:	d11a      	bne.n	8008520 <_printf_common+0xc8>
 80084ea:	2000      	movs	r0, #0
 80084ec:	e008      	b.n	8008500 <_printf_common+0xa8>
 80084ee:	2301      	movs	r3, #1
 80084f0:	4652      	mov	r2, sl
 80084f2:	4649      	mov	r1, r9
 80084f4:	4638      	mov	r0, r7
 80084f6:	47c0      	blx	r8
 80084f8:	3001      	adds	r0, #1
 80084fa:	d103      	bne.n	8008504 <_printf_common+0xac>
 80084fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008504:	3501      	adds	r5, #1
 8008506:	e7c6      	b.n	8008496 <_printf_common+0x3e>
 8008508:	18e1      	adds	r1, r4, r3
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	2030      	movs	r0, #48	; 0x30
 800850e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008512:	4422      	add	r2, r4
 8008514:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008518:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800851c:	3302      	adds	r3, #2
 800851e:	e7c7      	b.n	80084b0 <_printf_common+0x58>
 8008520:	2301      	movs	r3, #1
 8008522:	4622      	mov	r2, r4
 8008524:	4649      	mov	r1, r9
 8008526:	4638      	mov	r0, r7
 8008528:	47c0      	blx	r8
 800852a:	3001      	adds	r0, #1
 800852c:	d0e6      	beq.n	80084fc <_printf_common+0xa4>
 800852e:	3601      	adds	r6, #1
 8008530:	e7d9      	b.n	80084e6 <_printf_common+0x8e>
	...

08008534 <_printf_i>:
 8008534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008538:	7e0f      	ldrb	r7, [r1, #24]
 800853a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800853c:	2f78      	cmp	r7, #120	; 0x78
 800853e:	4691      	mov	r9, r2
 8008540:	4680      	mov	r8, r0
 8008542:	460c      	mov	r4, r1
 8008544:	469a      	mov	sl, r3
 8008546:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800854a:	d807      	bhi.n	800855c <_printf_i+0x28>
 800854c:	2f62      	cmp	r7, #98	; 0x62
 800854e:	d80a      	bhi.n	8008566 <_printf_i+0x32>
 8008550:	2f00      	cmp	r7, #0
 8008552:	f000 80d4 	beq.w	80086fe <_printf_i+0x1ca>
 8008556:	2f58      	cmp	r7, #88	; 0x58
 8008558:	f000 80c0 	beq.w	80086dc <_printf_i+0x1a8>
 800855c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008560:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008564:	e03a      	b.n	80085dc <_printf_i+0xa8>
 8008566:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800856a:	2b15      	cmp	r3, #21
 800856c:	d8f6      	bhi.n	800855c <_printf_i+0x28>
 800856e:	a101      	add	r1, pc, #4	; (adr r1, 8008574 <_printf_i+0x40>)
 8008570:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008574:	080085cd 	.word	0x080085cd
 8008578:	080085e1 	.word	0x080085e1
 800857c:	0800855d 	.word	0x0800855d
 8008580:	0800855d 	.word	0x0800855d
 8008584:	0800855d 	.word	0x0800855d
 8008588:	0800855d 	.word	0x0800855d
 800858c:	080085e1 	.word	0x080085e1
 8008590:	0800855d 	.word	0x0800855d
 8008594:	0800855d 	.word	0x0800855d
 8008598:	0800855d 	.word	0x0800855d
 800859c:	0800855d 	.word	0x0800855d
 80085a0:	080086e5 	.word	0x080086e5
 80085a4:	0800860d 	.word	0x0800860d
 80085a8:	0800869f 	.word	0x0800869f
 80085ac:	0800855d 	.word	0x0800855d
 80085b0:	0800855d 	.word	0x0800855d
 80085b4:	08008707 	.word	0x08008707
 80085b8:	0800855d 	.word	0x0800855d
 80085bc:	0800860d 	.word	0x0800860d
 80085c0:	0800855d 	.word	0x0800855d
 80085c4:	0800855d 	.word	0x0800855d
 80085c8:	080086a7 	.word	0x080086a7
 80085cc:	682b      	ldr	r3, [r5, #0]
 80085ce:	1d1a      	adds	r2, r3, #4
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	602a      	str	r2, [r5, #0]
 80085d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085dc:	2301      	movs	r3, #1
 80085de:	e09f      	b.n	8008720 <_printf_i+0x1ec>
 80085e0:	6820      	ldr	r0, [r4, #0]
 80085e2:	682b      	ldr	r3, [r5, #0]
 80085e4:	0607      	lsls	r7, r0, #24
 80085e6:	f103 0104 	add.w	r1, r3, #4
 80085ea:	6029      	str	r1, [r5, #0]
 80085ec:	d501      	bpl.n	80085f2 <_printf_i+0xbe>
 80085ee:	681e      	ldr	r6, [r3, #0]
 80085f0:	e003      	b.n	80085fa <_printf_i+0xc6>
 80085f2:	0646      	lsls	r6, r0, #25
 80085f4:	d5fb      	bpl.n	80085ee <_printf_i+0xba>
 80085f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80085fa:	2e00      	cmp	r6, #0
 80085fc:	da03      	bge.n	8008606 <_printf_i+0xd2>
 80085fe:	232d      	movs	r3, #45	; 0x2d
 8008600:	4276      	negs	r6, r6
 8008602:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008606:	485a      	ldr	r0, [pc, #360]	; (8008770 <_printf_i+0x23c>)
 8008608:	230a      	movs	r3, #10
 800860a:	e012      	b.n	8008632 <_printf_i+0xfe>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	6820      	ldr	r0, [r4, #0]
 8008610:	1d19      	adds	r1, r3, #4
 8008612:	6029      	str	r1, [r5, #0]
 8008614:	0605      	lsls	r5, r0, #24
 8008616:	d501      	bpl.n	800861c <_printf_i+0xe8>
 8008618:	681e      	ldr	r6, [r3, #0]
 800861a:	e002      	b.n	8008622 <_printf_i+0xee>
 800861c:	0641      	lsls	r1, r0, #25
 800861e:	d5fb      	bpl.n	8008618 <_printf_i+0xe4>
 8008620:	881e      	ldrh	r6, [r3, #0]
 8008622:	4853      	ldr	r0, [pc, #332]	; (8008770 <_printf_i+0x23c>)
 8008624:	2f6f      	cmp	r7, #111	; 0x6f
 8008626:	bf0c      	ite	eq
 8008628:	2308      	moveq	r3, #8
 800862a:	230a      	movne	r3, #10
 800862c:	2100      	movs	r1, #0
 800862e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008632:	6865      	ldr	r5, [r4, #4]
 8008634:	60a5      	str	r5, [r4, #8]
 8008636:	2d00      	cmp	r5, #0
 8008638:	bfa2      	ittt	ge
 800863a:	6821      	ldrge	r1, [r4, #0]
 800863c:	f021 0104 	bicge.w	r1, r1, #4
 8008640:	6021      	strge	r1, [r4, #0]
 8008642:	b90e      	cbnz	r6, 8008648 <_printf_i+0x114>
 8008644:	2d00      	cmp	r5, #0
 8008646:	d04b      	beq.n	80086e0 <_printf_i+0x1ac>
 8008648:	4615      	mov	r5, r2
 800864a:	fbb6 f1f3 	udiv	r1, r6, r3
 800864e:	fb03 6711 	mls	r7, r3, r1, r6
 8008652:	5dc7      	ldrb	r7, [r0, r7]
 8008654:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008658:	4637      	mov	r7, r6
 800865a:	42bb      	cmp	r3, r7
 800865c:	460e      	mov	r6, r1
 800865e:	d9f4      	bls.n	800864a <_printf_i+0x116>
 8008660:	2b08      	cmp	r3, #8
 8008662:	d10b      	bne.n	800867c <_printf_i+0x148>
 8008664:	6823      	ldr	r3, [r4, #0]
 8008666:	07de      	lsls	r6, r3, #31
 8008668:	d508      	bpl.n	800867c <_printf_i+0x148>
 800866a:	6923      	ldr	r3, [r4, #16]
 800866c:	6861      	ldr	r1, [r4, #4]
 800866e:	4299      	cmp	r1, r3
 8008670:	bfde      	ittt	le
 8008672:	2330      	movle	r3, #48	; 0x30
 8008674:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008678:	f105 35ff 	addle.w	r5, r5, #4294967295
 800867c:	1b52      	subs	r2, r2, r5
 800867e:	6122      	str	r2, [r4, #16]
 8008680:	f8cd a000 	str.w	sl, [sp]
 8008684:	464b      	mov	r3, r9
 8008686:	aa03      	add	r2, sp, #12
 8008688:	4621      	mov	r1, r4
 800868a:	4640      	mov	r0, r8
 800868c:	f7ff fee4 	bl	8008458 <_printf_common>
 8008690:	3001      	adds	r0, #1
 8008692:	d14a      	bne.n	800872a <_printf_i+0x1f6>
 8008694:	f04f 30ff 	mov.w	r0, #4294967295
 8008698:	b004      	add	sp, #16
 800869a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	f043 0320 	orr.w	r3, r3, #32
 80086a4:	6023      	str	r3, [r4, #0]
 80086a6:	4833      	ldr	r0, [pc, #204]	; (8008774 <_printf_i+0x240>)
 80086a8:	2778      	movs	r7, #120	; 0x78
 80086aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	6829      	ldr	r1, [r5, #0]
 80086b2:	061f      	lsls	r7, r3, #24
 80086b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80086b8:	d402      	bmi.n	80086c0 <_printf_i+0x18c>
 80086ba:	065f      	lsls	r7, r3, #25
 80086bc:	bf48      	it	mi
 80086be:	b2b6      	uxthmi	r6, r6
 80086c0:	07df      	lsls	r7, r3, #31
 80086c2:	bf48      	it	mi
 80086c4:	f043 0320 	orrmi.w	r3, r3, #32
 80086c8:	6029      	str	r1, [r5, #0]
 80086ca:	bf48      	it	mi
 80086cc:	6023      	strmi	r3, [r4, #0]
 80086ce:	b91e      	cbnz	r6, 80086d8 <_printf_i+0x1a4>
 80086d0:	6823      	ldr	r3, [r4, #0]
 80086d2:	f023 0320 	bic.w	r3, r3, #32
 80086d6:	6023      	str	r3, [r4, #0]
 80086d8:	2310      	movs	r3, #16
 80086da:	e7a7      	b.n	800862c <_printf_i+0xf8>
 80086dc:	4824      	ldr	r0, [pc, #144]	; (8008770 <_printf_i+0x23c>)
 80086de:	e7e4      	b.n	80086aa <_printf_i+0x176>
 80086e0:	4615      	mov	r5, r2
 80086e2:	e7bd      	b.n	8008660 <_printf_i+0x12c>
 80086e4:	682b      	ldr	r3, [r5, #0]
 80086e6:	6826      	ldr	r6, [r4, #0]
 80086e8:	6961      	ldr	r1, [r4, #20]
 80086ea:	1d18      	adds	r0, r3, #4
 80086ec:	6028      	str	r0, [r5, #0]
 80086ee:	0635      	lsls	r5, r6, #24
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	d501      	bpl.n	80086f8 <_printf_i+0x1c4>
 80086f4:	6019      	str	r1, [r3, #0]
 80086f6:	e002      	b.n	80086fe <_printf_i+0x1ca>
 80086f8:	0670      	lsls	r0, r6, #25
 80086fa:	d5fb      	bpl.n	80086f4 <_printf_i+0x1c0>
 80086fc:	8019      	strh	r1, [r3, #0]
 80086fe:	2300      	movs	r3, #0
 8008700:	6123      	str	r3, [r4, #16]
 8008702:	4615      	mov	r5, r2
 8008704:	e7bc      	b.n	8008680 <_printf_i+0x14c>
 8008706:	682b      	ldr	r3, [r5, #0]
 8008708:	1d1a      	adds	r2, r3, #4
 800870a:	602a      	str	r2, [r5, #0]
 800870c:	681d      	ldr	r5, [r3, #0]
 800870e:	6862      	ldr	r2, [r4, #4]
 8008710:	2100      	movs	r1, #0
 8008712:	4628      	mov	r0, r5
 8008714:	f7f7 fd6c 	bl	80001f0 <memchr>
 8008718:	b108      	cbz	r0, 800871e <_printf_i+0x1ea>
 800871a:	1b40      	subs	r0, r0, r5
 800871c:	6060      	str	r0, [r4, #4]
 800871e:	6863      	ldr	r3, [r4, #4]
 8008720:	6123      	str	r3, [r4, #16]
 8008722:	2300      	movs	r3, #0
 8008724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008728:	e7aa      	b.n	8008680 <_printf_i+0x14c>
 800872a:	6923      	ldr	r3, [r4, #16]
 800872c:	462a      	mov	r2, r5
 800872e:	4649      	mov	r1, r9
 8008730:	4640      	mov	r0, r8
 8008732:	47d0      	blx	sl
 8008734:	3001      	adds	r0, #1
 8008736:	d0ad      	beq.n	8008694 <_printf_i+0x160>
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	079b      	lsls	r3, r3, #30
 800873c:	d413      	bmi.n	8008766 <_printf_i+0x232>
 800873e:	68e0      	ldr	r0, [r4, #12]
 8008740:	9b03      	ldr	r3, [sp, #12]
 8008742:	4298      	cmp	r0, r3
 8008744:	bfb8      	it	lt
 8008746:	4618      	movlt	r0, r3
 8008748:	e7a6      	b.n	8008698 <_printf_i+0x164>
 800874a:	2301      	movs	r3, #1
 800874c:	4632      	mov	r2, r6
 800874e:	4649      	mov	r1, r9
 8008750:	4640      	mov	r0, r8
 8008752:	47d0      	blx	sl
 8008754:	3001      	adds	r0, #1
 8008756:	d09d      	beq.n	8008694 <_printf_i+0x160>
 8008758:	3501      	adds	r5, #1
 800875a:	68e3      	ldr	r3, [r4, #12]
 800875c:	9903      	ldr	r1, [sp, #12]
 800875e:	1a5b      	subs	r3, r3, r1
 8008760:	42ab      	cmp	r3, r5
 8008762:	dcf2      	bgt.n	800874a <_printf_i+0x216>
 8008764:	e7eb      	b.n	800873e <_printf_i+0x20a>
 8008766:	2500      	movs	r5, #0
 8008768:	f104 0619 	add.w	r6, r4, #25
 800876c:	e7f5      	b.n	800875a <_printf_i+0x226>
 800876e:	bf00      	nop
 8008770:	0800a9d2 	.word	0x0800a9d2
 8008774:	0800a9e3 	.word	0x0800a9e3

08008778 <std>:
 8008778:	2300      	movs	r3, #0
 800877a:	b510      	push	{r4, lr}
 800877c:	4604      	mov	r4, r0
 800877e:	e9c0 3300 	strd	r3, r3, [r0]
 8008782:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008786:	6083      	str	r3, [r0, #8]
 8008788:	8181      	strh	r1, [r0, #12]
 800878a:	6643      	str	r3, [r0, #100]	; 0x64
 800878c:	81c2      	strh	r2, [r0, #14]
 800878e:	6183      	str	r3, [r0, #24]
 8008790:	4619      	mov	r1, r3
 8008792:	2208      	movs	r2, #8
 8008794:	305c      	adds	r0, #92	; 0x5c
 8008796:	f000 f8e2 	bl	800895e <memset>
 800879a:	4b05      	ldr	r3, [pc, #20]	; (80087b0 <std+0x38>)
 800879c:	6263      	str	r3, [r4, #36]	; 0x24
 800879e:	4b05      	ldr	r3, [pc, #20]	; (80087b4 <std+0x3c>)
 80087a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80087a2:	4b05      	ldr	r3, [pc, #20]	; (80087b8 <std+0x40>)
 80087a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087a6:	4b05      	ldr	r3, [pc, #20]	; (80087bc <std+0x44>)
 80087a8:	6224      	str	r4, [r4, #32]
 80087aa:	6323      	str	r3, [r4, #48]	; 0x30
 80087ac:	bd10      	pop	{r4, pc}
 80087ae:	bf00      	nop
 80087b0:	080088d9 	.word	0x080088d9
 80087b4:	080088fb 	.word	0x080088fb
 80087b8:	08008933 	.word	0x08008933
 80087bc:	08008957 	.word	0x08008957

080087c0 <stdio_exit_handler>:
 80087c0:	4a02      	ldr	r2, [pc, #8]	; (80087cc <stdio_exit_handler+0xc>)
 80087c2:	4903      	ldr	r1, [pc, #12]	; (80087d0 <stdio_exit_handler+0x10>)
 80087c4:	4803      	ldr	r0, [pc, #12]	; (80087d4 <stdio_exit_handler+0x14>)
 80087c6:	f000 b869 	b.w	800889c <_fwalk_sglue>
 80087ca:	bf00      	nop
 80087cc:	2000001c 	.word	0x2000001c
 80087d0:	0800a221 	.word	0x0800a221
 80087d4:	20000028 	.word	0x20000028

080087d8 <cleanup_stdio>:
 80087d8:	6841      	ldr	r1, [r0, #4]
 80087da:	4b0c      	ldr	r3, [pc, #48]	; (800880c <cleanup_stdio+0x34>)
 80087dc:	4299      	cmp	r1, r3
 80087de:	b510      	push	{r4, lr}
 80087e0:	4604      	mov	r4, r0
 80087e2:	d001      	beq.n	80087e8 <cleanup_stdio+0x10>
 80087e4:	f001 fd1c 	bl	800a220 <_fflush_r>
 80087e8:	68a1      	ldr	r1, [r4, #8]
 80087ea:	4b09      	ldr	r3, [pc, #36]	; (8008810 <cleanup_stdio+0x38>)
 80087ec:	4299      	cmp	r1, r3
 80087ee:	d002      	beq.n	80087f6 <cleanup_stdio+0x1e>
 80087f0:	4620      	mov	r0, r4
 80087f2:	f001 fd15 	bl	800a220 <_fflush_r>
 80087f6:	68e1      	ldr	r1, [r4, #12]
 80087f8:	4b06      	ldr	r3, [pc, #24]	; (8008814 <cleanup_stdio+0x3c>)
 80087fa:	4299      	cmp	r1, r3
 80087fc:	d004      	beq.n	8008808 <cleanup_stdio+0x30>
 80087fe:	4620      	mov	r0, r4
 8008800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008804:	f001 bd0c 	b.w	800a220 <_fflush_r>
 8008808:	bd10      	pop	{r4, pc}
 800880a:	bf00      	nop
 800880c:	2000447c 	.word	0x2000447c
 8008810:	200044e4 	.word	0x200044e4
 8008814:	2000454c 	.word	0x2000454c

08008818 <global_stdio_init.part.0>:
 8008818:	b510      	push	{r4, lr}
 800881a:	4b0b      	ldr	r3, [pc, #44]	; (8008848 <global_stdio_init.part.0+0x30>)
 800881c:	4c0b      	ldr	r4, [pc, #44]	; (800884c <global_stdio_init.part.0+0x34>)
 800881e:	4a0c      	ldr	r2, [pc, #48]	; (8008850 <global_stdio_init.part.0+0x38>)
 8008820:	601a      	str	r2, [r3, #0]
 8008822:	4620      	mov	r0, r4
 8008824:	2200      	movs	r2, #0
 8008826:	2104      	movs	r1, #4
 8008828:	f7ff ffa6 	bl	8008778 <std>
 800882c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008830:	2201      	movs	r2, #1
 8008832:	2109      	movs	r1, #9
 8008834:	f7ff ffa0 	bl	8008778 <std>
 8008838:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800883c:	2202      	movs	r2, #2
 800883e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008842:	2112      	movs	r1, #18
 8008844:	f7ff bf98 	b.w	8008778 <std>
 8008848:	200045b4 	.word	0x200045b4
 800884c:	2000447c 	.word	0x2000447c
 8008850:	080087c1 	.word	0x080087c1

08008854 <__sfp_lock_acquire>:
 8008854:	4801      	ldr	r0, [pc, #4]	; (800885c <__sfp_lock_acquire+0x8>)
 8008856:	f000 b955 	b.w	8008b04 <__retarget_lock_acquire_recursive>
 800885a:	bf00      	nop
 800885c:	200045bd 	.word	0x200045bd

08008860 <__sfp_lock_release>:
 8008860:	4801      	ldr	r0, [pc, #4]	; (8008868 <__sfp_lock_release+0x8>)
 8008862:	f000 b950 	b.w	8008b06 <__retarget_lock_release_recursive>
 8008866:	bf00      	nop
 8008868:	200045bd 	.word	0x200045bd

0800886c <__sinit>:
 800886c:	b510      	push	{r4, lr}
 800886e:	4604      	mov	r4, r0
 8008870:	f7ff fff0 	bl	8008854 <__sfp_lock_acquire>
 8008874:	6a23      	ldr	r3, [r4, #32]
 8008876:	b11b      	cbz	r3, 8008880 <__sinit+0x14>
 8008878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800887c:	f7ff bff0 	b.w	8008860 <__sfp_lock_release>
 8008880:	4b04      	ldr	r3, [pc, #16]	; (8008894 <__sinit+0x28>)
 8008882:	6223      	str	r3, [r4, #32]
 8008884:	4b04      	ldr	r3, [pc, #16]	; (8008898 <__sinit+0x2c>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1f5      	bne.n	8008878 <__sinit+0xc>
 800888c:	f7ff ffc4 	bl	8008818 <global_stdio_init.part.0>
 8008890:	e7f2      	b.n	8008878 <__sinit+0xc>
 8008892:	bf00      	nop
 8008894:	080087d9 	.word	0x080087d9
 8008898:	200045b4 	.word	0x200045b4

0800889c <_fwalk_sglue>:
 800889c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088a0:	4607      	mov	r7, r0
 80088a2:	4688      	mov	r8, r1
 80088a4:	4614      	mov	r4, r2
 80088a6:	2600      	movs	r6, #0
 80088a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088ac:	f1b9 0901 	subs.w	r9, r9, #1
 80088b0:	d505      	bpl.n	80088be <_fwalk_sglue+0x22>
 80088b2:	6824      	ldr	r4, [r4, #0]
 80088b4:	2c00      	cmp	r4, #0
 80088b6:	d1f7      	bne.n	80088a8 <_fwalk_sglue+0xc>
 80088b8:	4630      	mov	r0, r6
 80088ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088be:	89ab      	ldrh	r3, [r5, #12]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d907      	bls.n	80088d4 <_fwalk_sglue+0x38>
 80088c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088c8:	3301      	adds	r3, #1
 80088ca:	d003      	beq.n	80088d4 <_fwalk_sglue+0x38>
 80088cc:	4629      	mov	r1, r5
 80088ce:	4638      	mov	r0, r7
 80088d0:	47c0      	blx	r8
 80088d2:	4306      	orrs	r6, r0
 80088d4:	3568      	adds	r5, #104	; 0x68
 80088d6:	e7e9      	b.n	80088ac <_fwalk_sglue+0x10>

080088d8 <__sread>:
 80088d8:	b510      	push	{r4, lr}
 80088da:	460c      	mov	r4, r1
 80088dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e0:	f000 f8c2 	bl	8008a68 <_read_r>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	bfab      	itete	ge
 80088e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088ea:	89a3      	ldrhlt	r3, [r4, #12]
 80088ec:	181b      	addge	r3, r3, r0
 80088ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088f2:	bfac      	ite	ge
 80088f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80088f6:	81a3      	strhlt	r3, [r4, #12]
 80088f8:	bd10      	pop	{r4, pc}

080088fa <__swrite>:
 80088fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088fe:	461f      	mov	r7, r3
 8008900:	898b      	ldrh	r3, [r1, #12]
 8008902:	05db      	lsls	r3, r3, #23
 8008904:	4605      	mov	r5, r0
 8008906:	460c      	mov	r4, r1
 8008908:	4616      	mov	r6, r2
 800890a:	d505      	bpl.n	8008918 <__swrite+0x1e>
 800890c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008910:	2302      	movs	r3, #2
 8008912:	2200      	movs	r2, #0
 8008914:	f000 f896 	bl	8008a44 <_lseek_r>
 8008918:	89a3      	ldrh	r3, [r4, #12]
 800891a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800891e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008922:	81a3      	strh	r3, [r4, #12]
 8008924:	4632      	mov	r2, r6
 8008926:	463b      	mov	r3, r7
 8008928:	4628      	mov	r0, r5
 800892a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800892e:	f000 b8ad 	b.w	8008a8c <_write_r>

08008932 <__sseek>:
 8008932:	b510      	push	{r4, lr}
 8008934:	460c      	mov	r4, r1
 8008936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800893a:	f000 f883 	bl	8008a44 <_lseek_r>
 800893e:	1c43      	adds	r3, r0, #1
 8008940:	89a3      	ldrh	r3, [r4, #12]
 8008942:	bf15      	itete	ne
 8008944:	6560      	strne	r0, [r4, #84]	; 0x54
 8008946:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800894a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800894e:	81a3      	strheq	r3, [r4, #12]
 8008950:	bf18      	it	ne
 8008952:	81a3      	strhne	r3, [r4, #12]
 8008954:	bd10      	pop	{r4, pc}

08008956 <__sclose>:
 8008956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800895a:	f000 b80d 	b.w	8008978 <_close_r>

0800895e <memset>:
 800895e:	4402      	add	r2, r0
 8008960:	4603      	mov	r3, r0
 8008962:	4293      	cmp	r3, r2
 8008964:	d100      	bne.n	8008968 <memset+0xa>
 8008966:	4770      	bx	lr
 8008968:	f803 1b01 	strb.w	r1, [r3], #1
 800896c:	e7f9      	b.n	8008962 <memset+0x4>
	...

08008970 <_localeconv_r>:
 8008970:	4800      	ldr	r0, [pc, #0]	; (8008974 <_localeconv_r+0x4>)
 8008972:	4770      	bx	lr
 8008974:	20000168 	.word	0x20000168

08008978 <_close_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4d06      	ldr	r5, [pc, #24]	; (8008994 <_close_r+0x1c>)
 800897c:	2300      	movs	r3, #0
 800897e:	4604      	mov	r4, r0
 8008980:	4608      	mov	r0, r1
 8008982:	602b      	str	r3, [r5, #0]
 8008984:	f7f9 fe15 	bl	80025b2 <_close>
 8008988:	1c43      	adds	r3, r0, #1
 800898a:	d102      	bne.n	8008992 <_close_r+0x1a>
 800898c:	682b      	ldr	r3, [r5, #0]
 800898e:	b103      	cbz	r3, 8008992 <_close_r+0x1a>
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	bd38      	pop	{r3, r4, r5, pc}
 8008994:	200045b8 	.word	0x200045b8

08008998 <_reclaim_reent>:
 8008998:	4b29      	ldr	r3, [pc, #164]	; (8008a40 <_reclaim_reent+0xa8>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4283      	cmp	r3, r0
 800899e:	b570      	push	{r4, r5, r6, lr}
 80089a0:	4604      	mov	r4, r0
 80089a2:	d04b      	beq.n	8008a3c <_reclaim_reent+0xa4>
 80089a4:	69c3      	ldr	r3, [r0, #28]
 80089a6:	b143      	cbz	r3, 80089ba <_reclaim_reent+0x22>
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d144      	bne.n	8008a38 <_reclaim_reent+0xa0>
 80089ae:	69e3      	ldr	r3, [r4, #28]
 80089b0:	6819      	ldr	r1, [r3, #0]
 80089b2:	b111      	cbz	r1, 80089ba <_reclaim_reent+0x22>
 80089b4:	4620      	mov	r0, r4
 80089b6:	f000 ff31 	bl	800981c <_free_r>
 80089ba:	6961      	ldr	r1, [r4, #20]
 80089bc:	b111      	cbz	r1, 80089c4 <_reclaim_reent+0x2c>
 80089be:	4620      	mov	r0, r4
 80089c0:	f000 ff2c 	bl	800981c <_free_r>
 80089c4:	69e1      	ldr	r1, [r4, #28]
 80089c6:	b111      	cbz	r1, 80089ce <_reclaim_reent+0x36>
 80089c8:	4620      	mov	r0, r4
 80089ca:	f000 ff27 	bl	800981c <_free_r>
 80089ce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80089d0:	b111      	cbz	r1, 80089d8 <_reclaim_reent+0x40>
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 ff22 	bl	800981c <_free_r>
 80089d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089da:	b111      	cbz	r1, 80089e2 <_reclaim_reent+0x4a>
 80089dc:	4620      	mov	r0, r4
 80089de:	f000 ff1d 	bl	800981c <_free_r>
 80089e2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80089e4:	b111      	cbz	r1, 80089ec <_reclaim_reent+0x54>
 80089e6:	4620      	mov	r0, r4
 80089e8:	f000 ff18 	bl	800981c <_free_r>
 80089ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80089ee:	b111      	cbz	r1, 80089f6 <_reclaim_reent+0x5e>
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 ff13 	bl	800981c <_free_r>
 80089f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80089f8:	b111      	cbz	r1, 8008a00 <_reclaim_reent+0x68>
 80089fa:	4620      	mov	r0, r4
 80089fc:	f000 ff0e 	bl	800981c <_free_r>
 8008a00:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008a02:	b111      	cbz	r1, 8008a0a <_reclaim_reent+0x72>
 8008a04:	4620      	mov	r0, r4
 8008a06:	f000 ff09 	bl	800981c <_free_r>
 8008a0a:	6a23      	ldr	r3, [r4, #32]
 8008a0c:	b1b3      	cbz	r3, 8008a3c <_reclaim_reent+0xa4>
 8008a0e:	4620      	mov	r0, r4
 8008a10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008a14:	4718      	bx	r3
 8008a16:	5949      	ldr	r1, [r1, r5]
 8008a18:	b941      	cbnz	r1, 8008a2c <_reclaim_reent+0x94>
 8008a1a:	3504      	adds	r5, #4
 8008a1c:	69e3      	ldr	r3, [r4, #28]
 8008a1e:	2d80      	cmp	r5, #128	; 0x80
 8008a20:	68d9      	ldr	r1, [r3, #12]
 8008a22:	d1f8      	bne.n	8008a16 <_reclaim_reent+0x7e>
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 fef9 	bl	800981c <_free_r>
 8008a2a:	e7c0      	b.n	80089ae <_reclaim_reent+0x16>
 8008a2c:	680e      	ldr	r6, [r1, #0]
 8008a2e:	4620      	mov	r0, r4
 8008a30:	f000 fef4 	bl	800981c <_free_r>
 8008a34:	4631      	mov	r1, r6
 8008a36:	e7ef      	b.n	8008a18 <_reclaim_reent+0x80>
 8008a38:	2500      	movs	r5, #0
 8008a3a:	e7ef      	b.n	8008a1c <_reclaim_reent+0x84>
 8008a3c:	bd70      	pop	{r4, r5, r6, pc}
 8008a3e:	bf00      	nop
 8008a40:	20000074 	.word	0x20000074

08008a44 <_lseek_r>:
 8008a44:	b538      	push	{r3, r4, r5, lr}
 8008a46:	4d07      	ldr	r5, [pc, #28]	; (8008a64 <_lseek_r+0x20>)
 8008a48:	4604      	mov	r4, r0
 8008a4a:	4608      	mov	r0, r1
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	2200      	movs	r2, #0
 8008a50:	602a      	str	r2, [r5, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	f7f9 fdd4 	bl	8002600 <_lseek>
 8008a58:	1c43      	adds	r3, r0, #1
 8008a5a:	d102      	bne.n	8008a62 <_lseek_r+0x1e>
 8008a5c:	682b      	ldr	r3, [r5, #0]
 8008a5e:	b103      	cbz	r3, 8008a62 <_lseek_r+0x1e>
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	200045b8 	.word	0x200045b8

08008a68 <_read_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	4d07      	ldr	r5, [pc, #28]	; (8008a88 <_read_r+0x20>)
 8008a6c:	4604      	mov	r4, r0
 8008a6e:	4608      	mov	r0, r1
 8008a70:	4611      	mov	r1, r2
 8008a72:	2200      	movs	r2, #0
 8008a74:	602a      	str	r2, [r5, #0]
 8008a76:	461a      	mov	r2, r3
 8008a78:	f7f9 fd62 	bl	8002540 <_read>
 8008a7c:	1c43      	adds	r3, r0, #1
 8008a7e:	d102      	bne.n	8008a86 <_read_r+0x1e>
 8008a80:	682b      	ldr	r3, [r5, #0]
 8008a82:	b103      	cbz	r3, 8008a86 <_read_r+0x1e>
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	bd38      	pop	{r3, r4, r5, pc}
 8008a88:	200045b8 	.word	0x200045b8

08008a8c <_write_r>:
 8008a8c:	b538      	push	{r3, r4, r5, lr}
 8008a8e:	4d07      	ldr	r5, [pc, #28]	; (8008aac <_write_r+0x20>)
 8008a90:	4604      	mov	r4, r0
 8008a92:	4608      	mov	r0, r1
 8008a94:	4611      	mov	r1, r2
 8008a96:	2200      	movs	r2, #0
 8008a98:	602a      	str	r2, [r5, #0]
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	f7f9 fd6d 	bl	800257a <_write>
 8008aa0:	1c43      	adds	r3, r0, #1
 8008aa2:	d102      	bne.n	8008aaa <_write_r+0x1e>
 8008aa4:	682b      	ldr	r3, [r5, #0]
 8008aa6:	b103      	cbz	r3, 8008aaa <_write_r+0x1e>
 8008aa8:	6023      	str	r3, [r4, #0]
 8008aaa:	bd38      	pop	{r3, r4, r5, pc}
 8008aac:	200045b8 	.word	0x200045b8

08008ab0 <__errno>:
 8008ab0:	4b01      	ldr	r3, [pc, #4]	; (8008ab8 <__errno+0x8>)
 8008ab2:	6818      	ldr	r0, [r3, #0]
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	20000074 	.word	0x20000074

08008abc <__libc_init_array>:
 8008abc:	b570      	push	{r4, r5, r6, lr}
 8008abe:	4d0d      	ldr	r5, [pc, #52]	; (8008af4 <__libc_init_array+0x38>)
 8008ac0:	4c0d      	ldr	r4, [pc, #52]	; (8008af8 <__libc_init_array+0x3c>)
 8008ac2:	1b64      	subs	r4, r4, r5
 8008ac4:	10a4      	asrs	r4, r4, #2
 8008ac6:	2600      	movs	r6, #0
 8008ac8:	42a6      	cmp	r6, r4
 8008aca:	d109      	bne.n	8008ae0 <__libc_init_array+0x24>
 8008acc:	4d0b      	ldr	r5, [pc, #44]	; (8008afc <__libc_init_array+0x40>)
 8008ace:	4c0c      	ldr	r4, [pc, #48]	; (8008b00 <__libc_init_array+0x44>)
 8008ad0:	f001 feec 	bl	800a8ac <_init>
 8008ad4:	1b64      	subs	r4, r4, r5
 8008ad6:	10a4      	asrs	r4, r4, #2
 8008ad8:	2600      	movs	r6, #0
 8008ada:	42a6      	cmp	r6, r4
 8008adc:	d105      	bne.n	8008aea <__libc_init_array+0x2e>
 8008ade:	bd70      	pop	{r4, r5, r6, pc}
 8008ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ae4:	4798      	blx	r3
 8008ae6:	3601      	adds	r6, #1
 8008ae8:	e7ee      	b.n	8008ac8 <__libc_init_array+0xc>
 8008aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aee:	4798      	blx	r3
 8008af0:	3601      	adds	r6, #1
 8008af2:	e7f2      	b.n	8008ada <__libc_init_array+0x1e>
 8008af4:	0800ad3c 	.word	0x0800ad3c
 8008af8:	0800ad3c 	.word	0x0800ad3c
 8008afc:	0800ad3c 	.word	0x0800ad3c
 8008b00:	0800ad40 	.word	0x0800ad40

08008b04 <__retarget_lock_acquire_recursive>:
 8008b04:	4770      	bx	lr

08008b06 <__retarget_lock_release_recursive>:
 8008b06:	4770      	bx	lr

08008b08 <memcpy>:
 8008b08:	440a      	add	r2, r1
 8008b0a:	4291      	cmp	r1, r2
 8008b0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b10:	d100      	bne.n	8008b14 <memcpy+0xc>
 8008b12:	4770      	bx	lr
 8008b14:	b510      	push	{r4, lr}
 8008b16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b1e:	4291      	cmp	r1, r2
 8008b20:	d1f9      	bne.n	8008b16 <memcpy+0xe>
 8008b22:	bd10      	pop	{r4, pc}

08008b24 <quorem>:
 8008b24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b28:	6903      	ldr	r3, [r0, #16]
 8008b2a:	690c      	ldr	r4, [r1, #16]
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	4607      	mov	r7, r0
 8008b30:	db7e      	blt.n	8008c30 <quorem+0x10c>
 8008b32:	3c01      	subs	r4, #1
 8008b34:	f101 0814 	add.w	r8, r1, #20
 8008b38:	f100 0514 	add.w	r5, r0, #20
 8008b3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b40:	9301      	str	r3, [sp, #4]
 8008b42:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008b52:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b56:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b5a:	d331      	bcc.n	8008bc0 <quorem+0x9c>
 8008b5c:	f04f 0e00 	mov.w	lr, #0
 8008b60:	4640      	mov	r0, r8
 8008b62:	46ac      	mov	ip, r5
 8008b64:	46f2      	mov	sl, lr
 8008b66:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b6a:	b293      	uxth	r3, r2
 8008b6c:	fb06 e303 	mla	r3, r6, r3, lr
 8008b70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b74:	0c1a      	lsrs	r2, r3, #16
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	ebaa 0303 	sub.w	r3, sl, r3
 8008b7c:	f8dc a000 	ldr.w	sl, [ip]
 8008b80:	fa13 f38a 	uxtah	r3, r3, sl
 8008b84:	fb06 220e 	mla	r2, r6, lr, r2
 8008b88:	9300      	str	r3, [sp, #0]
 8008b8a:	9b00      	ldr	r3, [sp, #0]
 8008b8c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b90:	b292      	uxth	r2, r2
 8008b92:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008b96:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b9a:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b9e:	4581      	cmp	r9, r0
 8008ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ba4:	f84c 3b04 	str.w	r3, [ip], #4
 8008ba8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008bac:	d2db      	bcs.n	8008b66 <quorem+0x42>
 8008bae:	f855 300b 	ldr.w	r3, [r5, fp]
 8008bb2:	b92b      	cbnz	r3, 8008bc0 <quorem+0x9c>
 8008bb4:	9b01      	ldr	r3, [sp, #4]
 8008bb6:	3b04      	subs	r3, #4
 8008bb8:	429d      	cmp	r5, r3
 8008bba:	461a      	mov	r2, r3
 8008bbc:	d32c      	bcc.n	8008c18 <quorem+0xf4>
 8008bbe:	613c      	str	r4, [r7, #16]
 8008bc0:	4638      	mov	r0, r7
 8008bc2:	f001 f9a7 	bl	8009f14 <__mcmp>
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	db22      	blt.n	8008c10 <quorem+0xec>
 8008bca:	3601      	adds	r6, #1
 8008bcc:	4629      	mov	r1, r5
 8008bce:	2000      	movs	r0, #0
 8008bd0:	f858 2b04 	ldr.w	r2, [r8], #4
 8008bd4:	f8d1 c000 	ldr.w	ip, [r1]
 8008bd8:	b293      	uxth	r3, r2
 8008bda:	1ac3      	subs	r3, r0, r3
 8008bdc:	0c12      	lsrs	r2, r2, #16
 8008bde:	fa13 f38c 	uxtah	r3, r3, ip
 8008be2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008be6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bf0:	45c1      	cmp	r9, r8
 8008bf2:	f841 3b04 	str.w	r3, [r1], #4
 8008bf6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008bfa:	d2e9      	bcs.n	8008bd0 <quorem+0xac>
 8008bfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c04:	b922      	cbnz	r2, 8008c10 <quorem+0xec>
 8008c06:	3b04      	subs	r3, #4
 8008c08:	429d      	cmp	r5, r3
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	d30a      	bcc.n	8008c24 <quorem+0x100>
 8008c0e:	613c      	str	r4, [r7, #16]
 8008c10:	4630      	mov	r0, r6
 8008c12:	b003      	add	sp, #12
 8008c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c18:	6812      	ldr	r2, [r2, #0]
 8008c1a:	3b04      	subs	r3, #4
 8008c1c:	2a00      	cmp	r2, #0
 8008c1e:	d1ce      	bne.n	8008bbe <quorem+0x9a>
 8008c20:	3c01      	subs	r4, #1
 8008c22:	e7c9      	b.n	8008bb8 <quorem+0x94>
 8008c24:	6812      	ldr	r2, [r2, #0]
 8008c26:	3b04      	subs	r3, #4
 8008c28:	2a00      	cmp	r2, #0
 8008c2a:	d1f0      	bne.n	8008c0e <quorem+0xea>
 8008c2c:	3c01      	subs	r4, #1
 8008c2e:	e7eb      	b.n	8008c08 <quorem+0xe4>
 8008c30:	2000      	movs	r0, #0
 8008c32:	e7ee      	b.n	8008c12 <quorem+0xee>
 8008c34:	0000      	movs	r0, r0
	...

08008c38 <_dtoa_r>:
 8008c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	ed2d 8b04 	vpush	{d8-d9}
 8008c40:	69c5      	ldr	r5, [r0, #28]
 8008c42:	b093      	sub	sp, #76	; 0x4c
 8008c44:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c48:	ec57 6b10 	vmov	r6, r7, d0
 8008c4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008c50:	9107      	str	r1, [sp, #28]
 8008c52:	4604      	mov	r4, r0
 8008c54:	920a      	str	r2, [sp, #40]	; 0x28
 8008c56:	930d      	str	r3, [sp, #52]	; 0x34
 8008c58:	b975      	cbnz	r5, 8008c78 <_dtoa_r+0x40>
 8008c5a:	2010      	movs	r0, #16
 8008c5c:	f000 fe2a 	bl	80098b4 <malloc>
 8008c60:	4602      	mov	r2, r0
 8008c62:	61e0      	str	r0, [r4, #28]
 8008c64:	b920      	cbnz	r0, 8008c70 <_dtoa_r+0x38>
 8008c66:	4bae      	ldr	r3, [pc, #696]	; (8008f20 <_dtoa_r+0x2e8>)
 8008c68:	21ef      	movs	r1, #239	; 0xef
 8008c6a:	48ae      	ldr	r0, [pc, #696]	; (8008f24 <_dtoa_r+0x2ec>)
 8008c6c:	f001 fb10 	bl	800a290 <__assert_func>
 8008c70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c74:	6005      	str	r5, [r0, #0]
 8008c76:	60c5      	str	r5, [r0, #12]
 8008c78:	69e3      	ldr	r3, [r4, #28]
 8008c7a:	6819      	ldr	r1, [r3, #0]
 8008c7c:	b151      	cbz	r1, 8008c94 <_dtoa_r+0x5c>
 8008c7e:	685a      	ldr	r2, [r3, #4]
 8008c80:	604a      	str	r2, [r1, #4]
 8008c82:	2301      	movs	r3, #1
 8008c84:	4093      	lsls	r3, r2
 8008c86:	608b      	str	r3, [r1, #8]
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f000 ff07 	bl	8009a9c <_Bfree>
 8008c8e:	69e3      	ldr	r3, [r4, #28]
 8008c90:	2200      	movs	r2, #0
 8008c92:	601a      	str	r2, [r3, #0]
 8008c94:	1e3b      	subs	r3, r7, #0
 8008c96:	bfbb      	ittet	lt
 8008c98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008c9c:	9303      	strlt	r3, [sp, #12]
 8008c9e:	2300      	movge	r3, #0
 8008ca0:	2201      	movlt	r2, #1
 8008ca2:	bfac      	ite	ge
 8008ca4:	f8c8 3000 	strge.w	r3, [r8]
 8008ca8:	f8c8 2000 	strlt.w	r2, [r8]
 8008cac:	4b9e      	ldr	r3, [pc, #632]	; (8008f28 <_dtoa_r+0x2f0>)
 8008cae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008cb2:	ea33 0308 	bics.w	r3, r3, r8
 8008cb6:	d11b      	bne.n	8008cf0 <_dtoa_r+0xb8>
 8008cb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008cba:	f242 730f 	movw	r3, #9999	; 0x270f
 8008cbe:	6013      	str	r3, [r2, #0]
 8008cc0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008cc4:	4333      	orrs	r3, r6
 8008cc6:	f000 8593 	beq.w	80097f0 <_dtoa_r+0xbb8>
 8008cca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ccc:	b963      	cbnz	r3, 8008ce8 <_dtoa_r+0xb0>
 8008cce:	4b97      	ldr	r3, [pc, #604]	; (8008f2c <_dtoa_r+0x2f4>)
 8008cd0:	e027      	b.n	8008d22 <_dtoa_r+0xea>
 8008cd2:	4b97      	ldr	r3, [pc, #604]	; (8008f30 <_dtoa_r+0x2f8>)
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	3308      	adds	r3, #8
 8008cd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cda:	6013      	str	r3, [r2, #0]
 8008cdc:	9800      	ldr	r0, [sp, #0]
 8008cde:	b013      	add	sp, #76	; 0x4c
 8008ce0:	ecbd 8b04 	vpop	{d8-d9}
 8008ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce8:	4b90      	ldr	r3, [pc, #576]	; (8008f2c <_dtoa_r+0x2f4>)
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	3303      	adds	r3, #3
 8008cee:	e7f3      	b.n	8008cd8 <_dtoa_r+0xa0>
 8008cf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	ec51 0b17 	vmov	r0, r1, d7
 8008cfa:	eeb0 8a47 	vmov.f32	s16, s14
 8008cfe:	eef0 8a67 	vmov.f32	s17, s15
 8008d02:	2300      	movs	r3, #0
 8008d04:	f7f7 fef0 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d08:	4681      	mov	r9, r0
 8008d0a:	b160      	cbz	r0, 8008d26 <_dtoa_r+0xee>
 8008d0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d0e:	2301      	movs	r3, #1
 8008d10:	6013      	str	r3, [r2, #0]
 8008d12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f000 8568 	beq.w	80097ea <_dtoa_r+0xbb2>
 8008d1a:	4b86      	ldr	r3, [pc, #536]	; (8008f34 <_dtoa_r+0x2fc>)
 8008d1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d1e:	6013      	str	r3, [r2, #0]
 8008d20:	3b01      	subs	r3, #1
 8008d22:	9300      	str	r3, [sp, #0]
 8008d24:	e7da      	b.n	8008cdc <_dtoa_r+0xa4>
 8008d26:	aa10      	add	r2, sp, #64	; 0x40
 8008d28:	a911      	add	r1, sp, #68	; 0x44
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	eeb0 0a48 	vmov.f32	s0, s16
 8008d30:	eef0 0a68 	vmov.f32	s1, s17
 8008d34:	f001 f994 	bl	800a060 <__d2b>
 8008d38:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008d3c:	4682      	mov	sl, r0
 8008d3e:	2d00      	cmp	r5, #0
 8008d40:	d07f      	beq.n	8008e42 <_dtoa_r+0x20a>
 8008d42:	ee18 3a90 	vmov	r3, s17
 8008d46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d4a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008d4e:	ec51 0b18 	vmov	r0, r1, d8
 8008d52:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008d56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d5a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008d5e:	4619      	mov	r1, r3
 8008d60:	2200      	movs	r2, #0
 8008d62:	4b75      	ldr	r3, [pc, #468]	; (8008f38 <_dtoa_r+0x300>)
 8008d64:	f7f7 faa0 	bl	80002a8 <__aeabi_dsub>
 8008d68:	a367      	add	r3, pc, #412	; (adr r3, 8008f08 <_dtoa_r+0x2d0>)
 8008d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6e:	f7f7 fc53 	bl	8000618 <__aeabi_dmul>
 8008d72:	a367      	add	r3, pc, #412	; (adr r3, 8008f10 <_dtoa_r+0x2d8>)
 8008d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d78:	f7f7 fa98 	bl	80002ac <__adddf3>
 8008d7c:	4606      	mov	r6, r0
 8008d7e:	4628      	mov	r0, r5
 8008d80:	460f      	mov	r7, r1
 8008d82:	f7f7 fbdf 	bl	8000544 <__aeabi_i2d>
 8008d86:	a364      	add	r3, pc, #400	; (adr r3, 8008f18 <_dtoa_r+0x2e0>)
 8008d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8c:	f7f7 fc44 	bl	8000618 <__aeabi_dmul>
 8008d90:	4602      	mov	r2, r0
 8008d92:	460b      	mov	r3, r1
 8008d94:	4630      	mov	r0, r6
 8008d96:	4639      	mov	r1, r7
 8008d98:	f7f7 fa88 	bl	80002ac <__adddf3>
 8008d9c:	4606      	mov	r6, r0
 8008d9e:	460f      	mov	r7, r1
 8008da0:	f7f7 feea 	bl	8000b78 <__aeabi_d2iz>
 8008da4:	2200      	movs	r2, #0
 8008da6:	4683      	mov	fp, r0
 8008da8:	2300      	movs	r3, #0
 8008daa:	4630      	mov	r0, r6
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 fea5 	bl	8000afc <__aeabi_dcmplt>
 8008db2:	b148      	cbz	r0, 8008dc8 <_dtoa_r+0x190>
 8008db4:	4658      	mov	r0, fp
 8008db6:	f7f7 fbc5 	bl	8000544 <__aeabi_i2d>
 8008dba:	4632      	mov	r2, r6
 8008dbc:	463b      	mov	r3, r7
 8008dbe:	f7f7 fe93 	bl	8000ae8 <__aeabi_dcmpeq>
 8008dc2:	b908      	cbnz	r0, 8008dc8 <_dtoa_r+0x190>
 8008dc4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dc8:	f1bb 0f16 	cmp.w	fp, #22
 8008dcc:	d857      	bhi.n	8008e7e <_dtoa_r+0x246>
 8008dce:	4b5b      	ldr	r3, [pc, #364]	; (8008f3c <_dtoa_r+0x304>)
 8008dd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd8:	ec51 0b18 	vmov	r0, r1, d8
 8008ddc:	f7f7 fe8e 	bl	8000afc <__aeabi_dcmplt>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	d04e      	beq.n	8008e82 <_dtoa_r+0x24a>
 8008de4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008de8:	2300      	movs	r3, #0
 8008dea:	930c      	str	r3, [sp, #48]	; 0x30
 8008dec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008dee:	1b5b      	subs	r3, r3, r5
 8008df0:	1e5a      	subs	r2, r3, #1
 8008df2:	bf45      	ittet	mi
 8008df4:	f1c3 0301 	rsbmi	r3, r3, #1
 8008df8:	9305      	strmi	r3, [sp, #20]
 8008dfa:	2300      	movpl	r3, #0
 8008dfc:	2300      	movmi	r3, #0
 8008dfe:	9206      	str	r2, [sp, #24]
 8008e00:	bf54      	ite	pl
 8008e02:	9305      	strpl	r3, [sp, #20]
 8008e04:	9306      	strmi	r3, [sp, #24]
 8008e06:	f1bb 0f00 	cmp.w	fp, #0
 8008e0a:	db3c      	blt.n	8008e86 <_dtoa_r+0x24e>
 8008e0c:	9b06      	ldr	r3, [sp, #24]
 8008e0e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008e12:	445b      	add	r3, fp
 8008e14:	9306      	str	r3, [sp, #24]
 8008e16:	2300      	movs	r3, #0
 8008e18:	9308      	str	r3, [sp, #32]
 8008e1a:	9b07      	ldr	r3, [sp, #28]
 8008e1c:	2b09      	cmp	r3, #9
 8008e1e:	d868      	bhi.n	8008ef2 <_dtoa_r+0x2ba>
 8008e20:	2b05      	cmp	r3, #5
 8008e22:	bfc4      	itt	gt
 8008e24:	3b04      	subgt	r3, #4
 8008e26:	9307      	strgt	r3, [sp, #28]
 8008e28:	9b07      	ldr	r3, [sp, #28]
 8008e2a:	f1a3 0302 	sub.w	r3, r3, #2
 8008e2e:	bfcc      	ite	gt
 8008e30:	2500      	movgt	r5, #0
 8008e32:	2501      	movle	r5, #1
 8008e34:	2b03      	cmp	r3, #3
 8008e36:	f200 8085 	bhi.w	8008f44 <_dtoa_r+0x30c>
 8008e3a:	e8df f003 	tbb	[pc, r3]
 8008e3e:	3b2e      	.short	0x3b2e
 8008e40:	5839      	.short	0x5839
 8008e42:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008e46:	441d      	add	r5, r3
 8008e48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e4c:	2b20      	cmp	r3, #32
 8008e4e:	bfc1      	itttt	gt
 8008e50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008e54:	fa08 f803 	lslgt.w	r8, r8, r3
 8008e58:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008e5c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008e60:	bfd6      	itet	le
 8008e62:	f1c3 0320 	rsble	r3, r3, #32
 8008e66:	ea48 0003 	orrgt.w	r0, r8, r3
 8008e6a:	fa06 f003 	lslle.w	r0, r6, r3
 8008e6e:	f7f7 fb59 	bl	8000524 <__aeabi_ui2d>
 8008e72:	2201      	movs	r2, #1
 8008e74:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008e78:	3d01      	subs	r5, #1
 8008e7a:	920e      	str	r2, [sp, #56]	; 0x38
 8008e7c:	e76f      	b.n	8008d5e <_dtoa_r+0x126>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e7b3      	b.n	8008dea <_dtoa_r+0x1b2>
 8008e82:	900c      	str	r0, [sp, #48]	; 0x30
 8008e84:	e7b2      	b.n	8008dec <_dtoa_r+0x1b4>
 8008e86:	9b05      	ldr	r3, [sp, #20]
 8008e88:	eba3 030b 	sub.w	r3, r3, fp
 8008e8c:	9305      	str	r3, [sp, #20]
 8008e8e:	f1cb 0300 	rsb	r3, fp, #0
 8008e92:	9308      	str	r3, [sp, #32]
 8008e94:	2300      	movs	r3, #0
 8008e96:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e98:	e7bf      	b.n	8008e1a <_dtoa_r+0x1e2>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8008e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	dc52      	bgt.n	8008f4a <_dtoa_r+0x312>
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	9301      	str	r3, [sp, #4]
 8008ea8:	9304      	str	r3, [sp, #16]
 8008eaa:	461a      	mov	r2, r3
 8008eac:	920a      	str	r2, [sp, #40]	; 0x28
 8008eae:	e00b      	b.n	8008ec8 <_dtoa_r+0x290>
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e7f3      	b.n	8008e9c <_dtoa_r+0x264>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eba:	445b      	add	r3, fp
 8008ebc:	9301      	str	r3, [sp, #4]
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	9304      	str	r3, [sp, #16]
 8008ec4:	bfb8      	it	lt
 8008ec6:	2301      	movlt	r3, #1
 8008ec8:	69e0      	ldr	r0, [r4, #28]
 8008eca:	2100      	movs	r1, #0
 8008ecc:	2204      	movs	r2, #4
 8008ece:	f102 0614 	add.w	r6, r2, #20
 8008ed2:	429e      	cmp	r6, r3
 8008ed4:	d93d      	bls.n	8008f52 <_dtoa_r+0x31a>
 8008ed6:	6041      	str	r1, [r0, #4]
 8008ed8:	4620      	mov	r0, r4
 8008eda:	f000 fd9f 	bl	8009a1c <_Balloc>
 8008ede:	9000      	str	r0, [sp, #0]
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d139      	bne.n	8008f58 <_dtoa_r+0x320>
 8008ee4:	4b16      	ldr	r3, [pc, #88]	; (8008f40 <_dtoa_r+0x308>)
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	f240 11af 	movw	r1, #431	; 0x1af
 8008eec:	e6bd      	b.n	8008c6a <_dtoa_r+0x32>
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e7e1      	b.n	8008eb6 <_dtoa_r+0x27e>
 8008ef2:	2501      	movs	r5, #1
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	9307      	str	r3, [sp, #28]
 8008ef8:	9509      	str	r5, [sp, #36]	; 0x24
 8008efa:	f04f 33ff 	mov.w	r3, #4294967295
 8008efe:	9301      	str	r3, [sp, #4]
 8008f00:	9304      	str	r3, [sp, #16]
 8008f02:	2200      	movs	r2, #0
 8008f04:	2312      	movs	r3, #18
 8008f06:	e7d1      	b.n	8008eac <_dtoa_r+0x274>
 8008f08:	636f4361 	.word	0x636f4361
 8008f0c:	3fd287a7 	.word	0x3fd287a7
 8008f10:	8b60c8b3 	.word	0x8b60c8b3
 8008f14:	3fc68a28 	.word	0x3fc68a28
 8008f18:	509f79fb 	.word	0x509f79fb
 8008f1c:	3fd34413 	.word	0x3fd34413
 8008f20:	0800aa01 	.word	0x0800aa01
 8008f24:	0800aa18 	.word	0x0800aa18
 8008f28:	7ff00000 	.word	0x7ff00000
 8008f2c:	0800a9fd 	.word	0x0800a9fd
 8008f30:	0800a9f4 	.word	0x0800a9f4
 8008f34:	0800a9d1 	.word	0x0800a9d1
 8008f38:	3ff80000 	.word	0x3ff80000
 8008f3c:	0800ab08 	.word	0x0800ab08
 8008f40:	0800aa70 	.word	0x0800aa70
 8008f44:	2301      	movs	r3, #1
 8008f46:	9309      	str	r3, [sp, #36]	; 0x24
 8008f48:	e7d7      	b.n	8008efa <_dtoa_r+0x2c2>
 8008f4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f4c:	9301      	str	r3, [sp, #4]
 8008f4e:	9304      	str	r3, [sp, #16]
 8008f50:	e7ba      	b.n	8008ec8 <_dtoa_r+0x290>
 8008f52:	3101      	adds	r1, #1
 8008f54:	0052      	lsls	r2, r2, #1
 8008f56:	e7ba      	b.n	8008ece <_dtoa_r+0x296>
 8008f58:	69e3      	ldr	r3, [r4, #28]
 8008f5a:	9a00      	ldr	r2, [sp, #0]
 8008f5c:	601a      	str	r2, [r3, #0]
 8008f5e:	9b04      	ldr	r3, [sp, #16]
 8008f60:	2b0e      	cmp	r3, #14
 8008f62:	f200 80a8 	bhi.w	80090b6 <_dtoa_r+0x47e>
 8008f66:	2d00      	cmp	r5, #0
 8008f68:	f000 80a5 	beq.w	80090b6 <_dtoa_r+0x47e>
 8008f6c:	f1bb 0f00 	cmp.w	fp, #0
 8008f70:	dd38      	ble.n	8008fe4 <_dtoa_r+0x3ac>
 8008f72:	4bc0      	ldr	r3, [pc, #768]	; (8009274 <_dtoa_r+0x63c>)
 8008f74:	f00b 020f 	and.w	r2, fp, #15
 8008f78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008f80:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008f84:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008f88:	d019      	beq.n	8008fbe <_dtoa_r+0x386>
 8008f8a:	4bbb      	ldr	r3, [pc, #748]	; (8009278 <_dtoa_r+0x640>)
 8008f8c:	ec51 0b18 	vmov	r0, r1, d8
 8008f90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f94:	f7f7 fc6a 	bl	800086c <__aeabi_ddiv>
 8008f98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f9c:	f008 080f 	and.w	r8, r8, #15
 8008fa0:	2503      	movs	r5, #3
 8008fa2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009278 <_dtoa_r+0x640>
 8008fa6:	f1b8 0f00 	cmp.w	r8, #0
 8008faa:	d10a      	bne.n	8008fc2 <_dtoa_r+0x38a>
 8008fac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fb0:	4632      	mov	r2, r6
 8008fb2:	463b      	mov	r3, r7
 8008fb4:	f7f7 fc5a 	bl	800086c <__aeabi_ddiv>
 8008fb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fbc:	e02b      	b.n	8009016 <_dtoa_r+0x3de>
 8008fbe:	2502      	movs	r5, #2
 8008fc0:	e7ef      	b.n	8008fa2 <_dtoa_r+0x36a>
 8008fc2:	f018 0f01 	tst.w	r8, #1
 8008fc6:	d008      	beq.n	8008fda <_dtoa_r+0x3a2>
 8008fc8:	4630      	mov	r0, r6
 8008fca:	4639      	mov	r1, r7
 8008fcc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008fd0:	f7f7 fb22 	bl	8000618 <__aeabi_dmul>
 8008fd4:	3501      	adds	r5, #1
 8008fd6:	4606      	mov	r6, r0
 8008fd8:	460f      	mov	r7, r1
 8008fda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008fde:	f109 0908 	add.w	r9, r9, #8
 8008fe2:	e7e0      	b.n	8008fa6 <_dtoa_r+0x36e>
 8008fe4:	f000 809f 	beq.w	8009126 <_dtoa_r+0x4ee>
 8008fe8:	f1cb 0600 	rsb	r6, fp, #0
 8008fec:	4ba1      	ldr	r3, [pc, #644]	; (8009274 <_dtoa_r+0x63c>)
 8008fee:	4fa2      	ldr	r7, [pc, #648]	; (8009278 <_dtoa_r+0x640>)
 8008ff0:	f006 020f 	and.w	r2, r6, #15
 8008ff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffc:	ec51 0b18 	vmov	r0, r1, d8
 8009000:	f7f7 fb0a 	bl	8000618 <__aeabi_dmul>
 8009004:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009008:	1136      	asrs	r6, r6, #4
 800900a:	2300      	movs	r3, #0
 800900c:	2502      	movs	r5, #2
 800900e:	2e00      	cmp	r6, #0
 8009010:	d17e      	bne.n	8009110 <_dtoa_r+0x4d8>
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1d0      	bne.n	8008fb8 <_dtoa_r+0x380>
 8009016:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009018:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800901c:	2b00      	cmp	r3, #0
 800901e:	f000 8084 	beq.w	800912a <_dtoa_r+0x4f2>
 8009022:	4b96      	ldr	r3, [pc, #600]	; (800927c <_dtoa_r+0x644>)
 8009024:	2200      	movs	r2, #0
 8009026:	4640      	mov	r0, r8
 8009028:	4649      	mov	r1, r9
 800902a:	f7f7 fd67 	bl	8000afc <__aeabi_dcmplt>
 800902e:	2800      	cmp	r0, #0
 8009030:	d07b      	beq.n	800912a <_dtoa_r+0x4f2>
 8009032:	9b04      	ldr	r3, [sp, #16]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d078      	beq.n	800912a <_dtoa_r+0x4f2>
 8009038:	9b01      	ldr	r3, [sp, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	dd39      	ble.n	80090b2 <_dtoa_r+0x47a>
 800903e:	4b90      	ldr	r3, [pc, #576]	; (8009280 <_dtoa_r+0x648>)
 8009040:	2200      	movs	r2, #0
 8009042:	4640      	mov	r0, r8
 8009044:	4649      	mov	r1, r9
 8009046:	f7f7 fae7 	bl	8000618 <__aeabi_dmul>
 800904a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800904e:	9e01      	ldr	r6, [sp, #4]
 8009050:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009054:	3501      	adds	r5, #1
 8009056:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800905a:	4628      	mov	r0, r5
 800905c:	f7f7 fa72 	bl	8000544 <__aeabi_i2d>
 8009060:	4642      	mov	r2, r8
 8009062:	464b      	mov	r3, r9
 8009064:	f7f7 fad8 	bl	8000618 <__aeabi_dmul>
 8009068:	4b86      	ldr	r3, [pc, #536]	; (8009284 <_dtoa_r+0x64c>)
 800906a:	2200      	movs	r2, #0
 800906c:	f7f7 f91e 	bl	80002ac <__adddf3>
 8009070:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009074:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009078:	9303      	str	r3, [sp, #12]
 800907a:	2e00      	cmp	r6, #0
 800907c:	d158      	bne.n	8009130 <_dtoa_r+0x4f8>
 800907e:	4b82      	ldr	r3, [pc, #520]	; (8009288 <_dtoa_r+0x650>)
 8009080:	2200      	movs	r2, #0
 8009082:	4640      	mov	r0, r8
 8009084:	4649      	mov	r1, r9
 8009086:	f7f7 f90f 	bl	80002a8 <__aeabi_dsub>
 800908a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800908e:	4680      	mov	r8, r0
 8009090:	4689      	mov	r9, r1
 8009092:	f7f7 fd51 	bl	8000b38 <__aeabi_dcmpgt>
 8009096:	2800      	cmp	r0, #0
 8009098:	f040 8296 	bne.w	80095c8 <_dtoa_r+0x990>
 800909c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80090a0:	4640      	mov	r0, r8
 80090a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80090a6:	4649      	mov	r1, r9
 80090a8:	f7f7 fd28 	bl	8000afc <__aeabi_dcmplt>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	f040 8289 	bne.w	80095c4 <_dtoa_r+0x98c>
 80090b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80090b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f2c0 814e 	blt.w	800935a <_dtoa_r+0x722>
 80090be:	f1bb 0f0e 	cmp.w	fp, #14
 80090c2:	f300 814a 	bgt.w	800935a <_dtoa_r+0x722>
 80090c6:	4b6b      	ldr	r3, [pc, #428]	; (8009274 <_dtoa_r+0x63c>)
 80090c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80090cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	f280 80dc 	bge.w	8009290 <_dtoa_r+0x658>
 80090d8:	9b04      	ldr	r3, [sp, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f300 80d8 	bgt.w	8009290 <_dtoa_r+0x658>
 80090e0:	f040 826f 	bne.w	80095c2 <_dtoa_r+0x98a>
 80090e4:	4b68      	ldr	r3, [pc, #416]	; (8009288 <_dtoa_r+0x650>)
 80090e6:	2200      	movs	r2, #0
 80090e8:	4640      	mov	r0, r8
 80090ea:	4649      	mov	r1, r9
 80090ec:	f7f7 fa94 	bl	8000618 <__aeabi_dmul>
 80090f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090f4:	f7f7 fd16 	bl	8000b24 <__aeabi_dcmpge>
 80090f8:	9e04      	ldr	r6, [sp, #16]
 80090fa:	4637      	mov	r7, r6
 80090fc:	2800      	cmp	r0, #0
 80090fe:	f040 8245 	bne.w	800958c <_dtoa_r+0x954>
 8009102:	9d00      	ldr	r5, [sp, #0]
 8009104:	2331      	movs	r3, #49	; 0x31
 8009106:	f805 3b01 	strb.w	r3, [r5], #1
 800910a:	f10b 0b01 	add.w	fp, fp, #1
 800910e:	e241      	b.n	8009594 <_dtoa_r+0x95c>
 8009110:	07f2      	lsls	r2, r6, #31
 8009112:	d505      	bpl.n	8009120 <_dtoa_r+0x4e8>
 8009114:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009118:	f7f7 fa7e 	bl	8000618 <__aeabi_dmul>
 800911c:	3501      	adds	r5, #1
 800911e:	2301      	movs	r3, #1
 8009120:	1076      	asrs	r6, r6, #1
 8009122:	3708      	adds	r7, #8
 8009124:	e773      	b.n	800900e <_dtoa_r+0x3d6>
 8009126:	2502      	movs	r5, #2
 8009128:	e775      	b.n	8009016 <_dtoa_r+0x3de>
 800912a:	9e04      	ldr	r6, [sp, #16]
 800912c:	465f      	mov	r7, fp
 800912e:	e792      	b.n	8009056 <_dtoa_r+0x41e>
 8009130:	9900      	ldr	r1, [sp, #0]
 8009132:	4b50      	ldr	r3, [pc, #320]	; (8009274 <_dtoa_r+0x63c>)
 8009134:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009138:	4431      	add	r1, r6
 800913a:	9102      	str	r1, [sp, #8]
 800913c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800913e:	eeb0 9a47 	vmov.f32	s18, s14
 8009142:	eef0 9a67 	vmov.f32	s19, s15
 8009146:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800914a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800914e:	2900      	cmp	r1, #0
 8009150:	d044      	beq.n	80091dc <_dtoa_r+0x5a4>
 8009152:	494e      	ldr	r1, [pc, #312]	; (800928c <_dtoa_r+0x654>)
 8009154:	2000      	movs	r0, #0
 8009156:	f7f7 fb89 	bl	800086c <__aeabi_ddiv>
 800915a:	ec53 2b19 	vmov	r2, r3, d9
 800915e:	f7f7 f8a3 	bl	80002a8 <__aeabi_dsub>
 8009162:	9d00      	ldr	r5, [sp, #0]
 8009164:	ec41 0b19 	vmov	d9, r0, r1
 8009168:	4649      	mov	r1, r9
 800916a:	4640      	mov	r0, r8
 800916c:	f7f7 fd04 	bl	8000b78 <__aeabi_d2iz>
 8009170:	4606      	mov	r6, r0
 8009172:	f7f7 f9e7 	bl	8000544 <__aeabi_i2d>
 8009176:	4602      	mov	r2, r0
 8009178:	460b      	mov	r3, r1
 800917a:	4640      	mov	r0, r8
 800917c:	4649      	mov	r1, r9
 800917e:	f7f7 f893 	bl	80002a8 <__aeabi_dsub>
 8009182:	3630      	adds	r6, #48	; 0x30
 8009184:	f805 6b01 	strb.w	r6, [r5], #1
 8009188:	ec53 2b19 	vmov	r2, r3, d9
 800918c:	4680      	mov	r8, r0
 800918e:	4689      	mov	r9, r1
 8009190:	f7f7 fcb4 	bl	8000afc <__aeabi_dcmplt>
 8009194:	2800      	cmp	r0, #0
 8009196:	d164      	bne.n	8009262 <_dtoa_r+0x62a>
 8009198:	4642      	mov	r2, r8
 800919a:	464b      	mov	r3, r9
 800919c:	4937      	ldr	r1, [pc, #220]	; (800927c <_dtoa_r+0x644>)
 800919e:	2000      	movs	r0, #0
 80091a0:	f7f7 f882 	bl	80002a8 <__aeabi_dsub>
 80091a4:	ec53 2b19 	vmov	r2, r3, d9
 80091a8:	f7f7 fca8 	bl	8000afc <__aeabi_dcmplt>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	f040 80b6 	bne.w	800931e <_dtoa_r+0x6e6>
 80091b2:	9b02      	ldr	r3, [sp, #8]
 80091b4:	429d      	cmp	r5, r3
 80091b6:	f43f af7c 	beq.w	80090b2 <_dtoa_r+0x47a>
 80091ba:	4b31      	ldr	r3, [pc, #196]	; (8009280 <_dtoa_r+0x648>)
 80091bc:	ec51 0b19 	vmov	r0, r1, d9
 80091c0:	2200      	movs	r2, #0
 80091c2:	f7f7 fa29 	bl	8000618 <__aeabi_dmul>
 80091c6:	4b2e      	ldr	r3, [pc, #184]	; (8009280 <_dtoa_r+0x648>)
 80091c8:	ec41 0b19 	vmov	d9, r0, r1
 80091cc:	2200      	movs	r2, #0
 80091ce:	4640      	mov	r0, r8
 80091d0:	4649      	mov	r1, r9
 80091d2:	f7f7 fa21 	bl	8000618 <__aeabi_dmul>
 80091d6:	4680      	mov	r8, r0
 80091d8:	4689      	mov	r9, r1
 80091da:	e7c5      	b.n	8009168 <_dtoa_r+0x530>
 80091dc:	ec51 0b17 	vmov	r0, r1, d7
 80091e0:	f7f7 fa1a 	bl	8000618 <__aeabi_dmul>
 80091e4:	9b02      	ldr	r3, [sp, #8]
 80091e6:	9d00      	ldr	r5, [sp, #0]
 80091e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80091ea:	ec41 0b19 	vmov	d9, r0, r1
 80091ee:	4649      	mov	r1, r9
 80091f0:	4640      	mov	r0, r8
 80091f2:	f7f7 fcc1 	bl	8000b78 <__aeabi_d2iz>
 80091f6:	4606      	mov	r6, r0
 80091f8:	f7f7 f9a4 	bl	8000544 <__aeabi_i2d>
 80091fc:	3630      	adds	r6, #48	; 0x30
 80091fe:	4602      	mov	r2, r0
 8009200:	460b      	mov	r3, r1
 8009202:	4640      	mov	r0, r8
 8009204:	4649      	mov	r1, r9
 8009206:	f7f7 f84f 	bl	80002a8 <__aeabi_dsub>
 800920a:	f805 6b01 	strb.w	r6, [r5], #1
 800920e:	9b02      	ldr	r3, [sp, #8]
 8009210:	429d      	cmp	r5, r3
 8009212:	4680      	mov	r8, r0
 8009214:	4689      	mov	r9, r1
 8009216:	f04f 0200 	mov.w	r2, #0
 800921a:	d124      	bne.n	8009266 <_dtoa_r+0x62e>
 800921c:	4b1b      	ldr	r3, [pc, #108]	; (800928c <_dtoa_r+0x654>)
 800921e:	ec51 0b19 	vmov	r0, r1, d9
 8009222:	f7f7 f843 	bl	80002ac <__adddf3>
 8009226:	4602      	mov	r2, r0
 8009228:	460b      	mov	r3, r1
 800922a:	4640      	mov	r0, r8
 800922c:	4649      	mov	r1, r9
 800922e:	f7f7 fc83 	bl	8000b38 <__aeabi_dcmpgt>
 8009232:	2800      	cmp	r0, #0
 8009234:	d173      	bne.n	800931e <_dtoa_r+0x6e6>
 8009236:	ec53 2b19 	vmov	r2, r3, d9
 800923a:	4914      	ldr	r1, [pc, #80]	; (800928c <_dtoa_r+0x654>)
 800923c:	2000      	movs	r0, #0
 800923e:	f7f7 f833 	bl	80002a8 <__aeabi_dsub>
 8009242:	4602      	mov	r2, r0
 8009244:	460b      	mov	r3, r1
 8009246:	4640      	mov	r0, r8
 8009248:	4649      	mov	r1, r9
 800924a:	f7f7 fc57 	bl	8000afc <__aeabi_dcmplt>
 800924e:	2800      	cmp	r0, #0
 8009250:	f43f af2f 	beq.w	80090b2 <_dtoa_r+0x47a>
 8009254:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009256:	1e6b      	subs	r3, r5, #1
 8009258:	930f      	str	r3, [sp, #60]	; 0x3c
 800925a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800925e:	2b30      	cmp	r3, #48	; 0x30
 8009260:	d0f8      	beq.n	8009254 <_dtoa_r+0x61c>
 8009262:	46bb      	mov	fp, r7
 8009264:	e04a      	b.n	80092fc <_dtoa_r+0x6c4>
 8009266:	4b06      	ldr	r3, [pc, #24]	; (8009280 <_dtoa_r+0x648>)
 8009268:	f7f7 f9d6 	bl	8000618 <__aeabi_dmul>
 800926c:	4680      	mov	r8, r0
 800926e:	4689      	mov	r9, r1
 8009270:	e7bd      	b.n	80091ee <_dtoa_r+0x5b6>
 8009272:	bf00      	nop
 8009274:	0800ab08 	.word	0x0800ab08
 8009278:	0800aae0 	.word	0x0800aae0
 800927c:	3ff00000 	.word	0x3ff00000
 8009280:	40240000 	.word	0x40240000
 8009284:	401c0000 	.word	0x401c0000
 8009288:	40140000 	.word	0x40140000
 800928c:	3fe00000 	.word	0x3fe00000
 8009290:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009294:	9d00      	ldr	r5, [sp, #0]
 8009296:	4642      	mov	r2, r8
 8009298:	464b      	mov	r3, r9
 800929a:	4630      	mov	r0, r6
 800929c:	4639      	mov	r1, r7
 800929e:	f7f7 fae5 	bl	800086c <__aeabi_ddiv>
 80092a2:	f7f7 fc69 	bl	8000b78 <__aeabi_d2iz>
 80092a6:	9001      	str	r0, [sp, #4]
 80092a8:	f7f7 f94c 	bl	8000544 <__aeabi_i2d>
 80092ac:	4642      	mov	r2, r8
 80092ae:	464b      	mov	r3, r9
 80092b0:	f7f7 f9b2 	bl	8000618 <__aeabi_dmul>
 80092b4:	4602      	mov	r2, r0
 80092b6:	460b      	mov	r3, r1
 80092b8:	4630      	mov	r0, r6
 80092ba:	4639      	mov	r1, r7
 80092bc:	f7f6 fff4 	bl	80002a8 <__aeabi_dsub>
 80092c0:	9e01      	ldr	r6, [sp, #4]
 80092c2:	9f04      	ldr	r7, [sp, #16]
 80092c4:	3630      	adds	r6, #48	; 0x30
 80092c6:	f805 6b01 	strb.w	r6, [r5], #1
 80092ca:	9e00      	ldr	r6, [sp, #0]
 80092cc:	1bae      	subs	r6, r5, r6
 80092ce:	42b7      	cmp	r7, r6
 80092d0:	4602      	mov	r2, r0
 80092d2:	460b      	mov	r3, r1
 80092d4:	d134      	bne.n	8009340 <_dtoa_r+0x708>
 80092d6:	f7f6 ffe9 	bl	80002ac <__adddf3>
 80092da:	4642      	mov	r2, r8
 80092dc:	464b      	mov	r3, r9
 80092de:	4606      	mov	r6, r0
 80092e0:	460f      	mov	r7, r1
 80092e2:	f7f7 fc29 	bl	8000b38 <__aeabi_dcmpgt>
 80092e6:	b9c8      	cbnz	r0, 800931c <_dtoa_r+0x6e4>
 80092e8:	4642      	mov	r2, r8
 80092ea:	464b      	mov	r3, r9
 80092ec:	4630      	mov	r0, r6
 80092ee:	4639      	mov	r1, r7
 80092f0:	f7f7 fbfa 	bl	8000ae8 <__aeabi_dcmpeq>
 80092f4:	b110      	cbz	r0, 80092fc <_dtoa_r+0x6c4>
 80092f6:	9b01      	ldr	r3, [sp, #4]
 80092f8:	07db      	lsls	r3, r3, #31
 80092fa:	d40f      	bmi.n	800931c <_dtoa_r+0x6e4>
 80092fc:	4651      	mov	r1, sl
 80092fe:	4620      	mov	r0, r4
 8009300:	f000 fbcc 	bl	8009a9c <_Bfree>
 8009304:	2300      	movs	r3, #0
 8009306:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009308:	702b      	strb	r3, [r5, #0]
 800930a:	f10b 0301 	add.w	r3, fp, #1
 800930e:	6013      	str	r3, [r2, #0]
 8009310:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009312:	2b00      	cmp	r3, #0
 8009314:	f43f ace2 	beq.w	8008cdc <_dtoa_r+0xa4>
 8009318:	601d      	str	r5, [r3, #0]
 800931a:	e4df      	b.n	8008cdc <_dtoa_r+0xa4>
 800931c:	465f      	mov	r7, fp
 800931e:	462b      	mov	r3, r5
 8009320:	461d      	mov	r5, r3
 8009322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009326:	2a39      	cmp	r2, #57	; 0x39
 8009328:	d106      	bne.n	8009338 <_dtoa_r+0x700>
 800932a:	9a00      	ldr	r2, [sp, #0]
 800932c:	429a      	cmp	r2, r3
 800932e:	d1f7      	bne.n	8009320 <_dtoa_r+0x6e8>
 8009330:	9900      	ldr	r1, [sp, #0]
 8009332:	2230      	movs	r2, #48	; 0x30
 8009334:	3701      	adds	r7, #1
 8009336:	700a      	strb	r2, [r1, #0]
 8009338:	781a      	ldrb	r2, [r3, #0]
 800933a:	3201      	adds	r2, #1
 800933c:	701a      	strb	r2, [r3, #0]
 800933e:	e790      	b.n	8009262 <_dtoa_r+0x62a>
 8009340:	4ba3      	ldr	r3, [pc, #652]	; (80095d0 <_dtoa_r+0x998>)
 8009342:	2200      	movs	r2, #0
 8009344:	f7f7 f968 	bl	8000618 <__aeabi_dmul>
 8009348:	2200      	movs	r2, #0
 800934a:	2300      	movs	r3, #0
 800934c:	4606      	mov	r6, r0
 800934e:	460f      	mov	r7, r1
 8009350:	f7f7 fbca 	bl	8000ae8 <__aeabi_dcmpeq>
 8009354:	2800      	cmp	r0, #0
 8009356:	d09e      	beq.n	8009296 <_dtoa_r+0x65e>
 8009358:	e7d0      	b.n	80092fc <_dtoa_r+0x6c4>
 800935a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800935c:	2a00      	cmp	r2, #0
 800935e:	f000 80ca 	beq.w	80094f6 <_dtoa_r+0x8be>
 8009362:	9a07      	ldr	r2, [sp, #28]
 8009364:	2a01      	cmp	r2, #1
 8009366:	f300 80ad 	bgt.w	80094c4 <_dtoa_r+0x88c>
 800936a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800936c:	2a00      	cmp	r2, #0
 800936e:	f000 80a5 	beq.w	80094bc <_dtoa_r+0x884>
 8009372:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009376:	9e08      	ldr	r6, [sp, #32]
 8009378:	9d05      	ldr	r5, [sp, #20]
 800937a:	9a05      	ldr	r2, [sp, #20]
 800937c:	441a      	add	r2, r3
 800937e:	9205      	str	r2, [sp, #20]
 8009380:	9a06      	ldr	r2, [sp, #24]
 8009382:	2101      	movs	r1, #1
 8009384:	441a      	add	r2, r3
 8009386:	4620      	mov	r0, r4
 8009388:	9206      	str	r2, [sp, #24]
 800938a:	f000 fc3d 	bl	8009c08 <__i2b>
 800938e:	4607      	mov	r7, r0
 8009390:	b165      	cbz	r5, 80093ac <_dtoa_r+0x774>
 8009392:	9b06      	ldr	r3, [sp, #24]
 8009394:	2b00      	cmp	r3, #0
 8009396:	dd09      	ble.n	80093ac <_dtoa_r+0x774>
 8009398:	42ab      	cmp	r3, r5
 800939a:	9a05      	ldr	r2, [sp, #20]
 800939c:	bfa8      	it	ge
 800939e:	462b      	movge	r3, r5
 80093a0:	1ad2      	subs	r2, r2, r3
 80093a2:	9205      	str	r2, [sp, #20]
 80093a4:	9a06      	ldr	r2, [sp, #24]
 80093a6:	1aed      	subs	r5, r5, r3
 80093a8:	1ad3      	subs	r3, r2, r3
 80093aa:	9306      	str	r3, [sp, #24]
 80093ac:	9b08      	ldr	r3, [sp, #32]
 80093ae:	b1f3      	cbz	r3, 80093ee <_dtoa_r+0x7b6>
 80093b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 80a3 	beq.w	80094fe <_dtoa_r+0x8c6>
 80093b8:	2e00      	cmp	r6, #0
 80093ba:	dd10      	ble.n	80093de <_dtoa_r+0x7a6>
 80093bc:	4639      	mov	r1, r7
 80093be:	4632      	mov	r2, r6
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 fce1 	bl	8009d88 <__pow5mult>
 80093c6:	4652      	mov	r2, sl
 80093c8:	4601      	mov	r1, r0
 80093ca:	4607      	mov	r7, r0
 80093cc:	4620      	mov	r0, r4
 80093ce:	f000 fc31 	bl	8009c34 <__multiply>
 80093d2:	4651      	mov	r1, sl
 80093d4:	4680      	mov	r8, r0
 80093d6:	4620      	mov	r0, r4
 80093d8:	f000 fb60 	bl	8009a9c <_Bfree>
 80093dc:	46c2      	mov	sl, r8
 80093de:	9b08      	ldr	r3, [sp, #32]
 80093e0:	1b9a      	subs	r2, r3, r6
 80093e2:	d004      	beq.n	80093ee <_dtoa_r+0x7b6>
 80093e4:	4651      	mov	r1, sl
 80093e6:	4620      	mov	r0, r4
 80093e8:	f000 fcce 	bl	8009d88 <__pow5mult>
 80093ec:	4682      	mov	sl, r0
 80093ee:	2101      	movs	r1, #1
 80093f0:	4620      	mov	r0, r4
 80093f2:	f000 fc09 	bl	8009c08 <__i2b>
 80093f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	4606      	mov	r6, r0
 80093fc:	f340 8081 	ble.w	8009502 <_dtoa_r+0x8ca>
 8009400:	461a      	mov	r2, r3
 8009402:	4601      	mov	r1, r0
 8009404:	4620      	mov	r0, r4
 8009406:	f000 fcbf 	bl	8009d88 <__pow5mult>
 800940a:	9b07      	ldr	r3, [sp, #28]
 800940c:	2b01      	cmp	r3, #1
 800940e:	4606      	mov	r6, r0
 8009410:	dd7a      	ble.n	8009508 <_dtoa_r+0x8d0>
 8009412:	f04f 0800 	mov.w	r8, #0
 8009416:	6933      	ldr	r3, [r6, #16]
 8009418:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800941c:	6918      	ldr	r0, [r3, #16]
 800941e:	f000 fba5 	bl	8009b6c <__hi0bits>
 8009422:	f1c0 0020 	rsb	r0, r0, #32
 8009426:	9b06      	ldr	r3, [sp, #24]
 8009428:	4418      	add	r0, r3
 800942a:	f010 001f 	ands.w	r0, r0, #31
 800942e:	f000 8094 	beq.w	800955a <_dtoa_r+0x922>
 8009432:	f1c0 0320 	rsb	r3, r0, #32
 8009436:	2b04      	cmp	r3, #4
 8009438:	f340 8085 	ble.w	8009546 <_dtoa_r+0x90e>
 800943c:	9b05      	ldr	r3, [sp, #20]
 800943e:	f1c0 001c 	rsb	r0, r0, #28
 8009442:	4403      	add	r3, r0
 8009444:	9305      	str	r3, [sp, #20]
 8009446:	9b06      	ldr	r3, [sp, #24]
 8009448:	4403      	add	r3, r0
 800944a:	4405      	add	r5, r0
 800944c:	9306      	str	r3, [sp, #24]
 800944e:	9b05      	ldr	r3, [sp, #20]
 8009450:	2b00      	cmp	r3, #0
 8009452:	dd05      	ble.n	8009460 <_dtoa_r+0x828>
 8009454:	4651      	mov	r1, sl
 8009456:	461a      	mov	r2, r3
 8009458:	4620      	mov	r0, r4
 800945a:	f000 fcef 	bl	8009e3c <__lshift>
 800945e:	4682      	mov	sl, r0
 8009460:	9b06      	ldr	r3, [sp, #24]
 8009462:	2b00      	cmp	r3, #0
 8009464:	dd05      	ble.n	8009472 <_dtoa_r+0x83a>
 8009466:	4631      	mov	r1, r6
 8009468:	461a      	mov	r2, r3
 800946a:	4620      	mov	r0, r4
 800946c:	f000 fce6 	bl	8009e3c <__lshift>
 8009470:	4606      	mov	r6, r0
 8009472:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009474:	2b00      	cmp	r3, #0
 8009476:	d072      	beq.n	800955e <_dtoa_r+0x926>
 8009478:	4631      	mov	r1, r6
 800947a:	4650      	mov	r0, sl
 800947c:	f000 fd4a 	bl	8009f14 <__mcmp>
 8009480:	2800      	cmp	r0, #0
 8009482:	da6c      	bge.n	800955e <_dtoa_r+0x926>
 8009484:	2300      	movs	r3, #0
 8009486:	4651      	mov	r1, sl
 8009488:	220a      	movs	r2, #10
 800948a:	4620      	mov	r0, r4
 800948c:	f000 fb28 	bl	8009ae0 <__multadd>
 8009490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009492:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009496:	4682      	mov	sl, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	f000 81b0 	beq.w	80097fe <_dtoa_r+0xbc6>
 800949e:	2300      	movs	r3, #0
 80094a0:	4639      	mov	r1, r7
 80094a2:	220a      	movs	r2, #10
 80094a4:	4620      	mov	r0, r4
 80094a6:	f000 fb1b 	bl	8009ae0 <__multadd>
 80094aa:	9b01      	ldr	r3, [sp, #4]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	4607      	mov	r7, r0
 80094b0:	f300 8096 	bgt.w	80095e0 <_dtoa_r+0x9a8>
 80094b4:	9b07      	ldr	r3, [sp, #28]
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	dc59      	bgt.n	800956e <_dtoa_r+0x936>
 80094ba:	e091      	b.n	80095e0 <_dtoa_r+0x9a8>
 80094bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80094c2:	e758      	b.n	8009376 <_dtoa_r+0x73e>
 80094c4:	9b04      	ldr	r3, [sp, #16]
 80094c6:	1e5e      	subs	r6, r3, #1
 80094c8:	9b08      	ldr	r3, [sp, #32]
 80094ca:	42b3      	cmp	r3, r6
 80094cc:	bfbf      	itttt	lt
 80094ce:	9b08      	ldrlt	r3, [sp, #32]
 80094d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80094d2:	9608      	strlt	r6, [sp, #32]
 80094d4:	1af3      	sublt	r3, r6, r3
 80094d6:	bfb4      	ite	lt
 80094d8:	18d2      	addlt	r2, r2, r3
 80094da:	1b9e      	subge	r6, r3, r6
 80094dc:	9b04      	ldr	r3, [sp, #16]
 80094de:	bfbc      	itt	lt
 80094e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80094e2:	2600      	movlt	r6, #0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	bfb7      	itett	lt
 80094e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80094ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80094f0:	1a9d      	sublt	r5, r3, r2
 80094f2:	2300      	movlt	r3, #0
 80094f4:	e741      	b.n	800937a <_dtoa_r+0x742>
 80094f6:	9e08      	ldr	r6, [sp, #32]
 80094f8:	9d05      	ldr	r5, [sp, #20]
 80094fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80094fc:	e748      	b.n	8009390 <_dtoa_r+0x758>
 80094fe:	9a08      	ldr	r2, [sp, #32]
 8009500:	e770      	b.n	80093e4 <_dtoa_r+0x7ac>
 8009502:	9b07      	ldr	r3, [sp, #28]
 8009504:	2b01      	cmp	r3, #1
 8009506:	dc19      	bgt.n	800953c <_dtoa_r+0x904>
 8009508:	9b02      	ldr	r3, [sp, #8]
 800950a:	b9bb      	cbnz	r3, 800953c <_dtoa_r+0x904>
 800950c:	9b03      	ldr	r3, [sp, #12]
 800950e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009512:	b99b      	cbnz	r3, 800953c <_dtoa_r+0x904>
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800951a:	0d1b      	lsrs	r3, r3, #20
 800951c:	051b      	lsls	r3, r3, #20
 800951e:	b183      	cbz	r3, 8009542 <_dtoa_r+0x90a>
 8009520:	9b05      	ldr	r3, [sp, #20]
 8009522:	3301      	adds	r3, #1
 8009524:	9305      	str	r3, [sp, #20]
 8009526:	9b06      	ldr	r3, [sp, #24]
 8009528:	3301      	adds	r3, #1
 800952a:	9306      	str	r3, [sp, #24]
 800952c:	f04f 0801 	mov.w	r8, #1
 8009530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009532:	2b00      	cmp	r3, #0
 8009534:	f47f af6f 	bne.w	8009416 <_dtoa_r+0x7de>
 8009538:	2001      	movs	r0, #1
 800953a:	e774      	b.n	8009426 <_dtoa_r+0x7ee>
 800953c:	f04f 0800 	mov.w	r8, #0
 8009540:	e7f6      	b.n	8009530 <_dtoa_r+0x8f8>
 8009542:	4698      	mov	r8, r3
 8009544:	e7f4      	b.n	8009530 <_dtoa_r+0x8f8>
 8009546:	d082      	beq.n	800944e <_dtoa_r+0x816>
 8009548:	9a05      	ldr	r2, [sp, #20]
 800954a:	331c      	adds	r3, #28
 800954c:	441a      	add	r2, r3
 800954e:	9205      	str	r2, [sp, #20]
 8009550:	9a06      	ldr	r2, [sp, #24]
 8009552:	441a      	add	r2, r3
 8009554:	441d      	add	r5, r3
 8009556:	9206      	str	r2, [sp, #24]
 8009558:	e779      	b.n	800944e <_dtoa_r+0x816>
 800955a:	4603      	mov	r3, r0
 800955c:	e7f4      	b.n	8009548 <_dtoa_r+0x910>
 800955e:	9b04      	ldr	r3, [sp, #16]
 8009560:	2b00      	cmp	r3, #0
 8009562:	dc37      	bgt.n	80095d4 <_dtoa_r+0x99c>
 8009564:	9b07      	ldr	r3, [sp, #28]
 8009566:	2b02      	cmp	r3, #2
 8009568:	dd34      	ble.n	80095d4 <_dtoa_r+0x99c>
 800956a:	9b04      	ldr	r3, [sp, #16]
 800956c:	9301      	str	r3, [sp, #4]
 800956e:	9b01      	ldr	r3, [sp, #4]
 8009570:	b963      	cbnz	r3, 800958c <_dtoa_r+0x954>
 8009572:	4631      	mov	r1, r6
 8009574:	2205      	movs	r2, #5
 8009576:	4620      	mov	r0, r4
 8009578:	f000 fab2 	bl	8009ae0 <__multadd>
 800957c:	4601      	mov	r1, r0
 800957e:	4606      	mov	r6, r0
 8009580:	4650      	mov	r0, sl
 8009582:	f000 fcc7 	bl	8009f14 <__mcmp>
 8009586:	2800      	cmp	r0, #0
 8009588:	f73f adbb 	bgt.w	8009102 <_dtoa_r+0x4ca>
 800958c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800958e:	9d00      	ldr	r5, [sp, #0]
 8009590:	ea6f 0b03 	mvn.w	fp, r3
 8009594:	f04f 0800 	mov.w	r8, #0
 8009598:	4631      	mov	r1, r6
 800959a:	4620      	mov	r0, r4
 800959c:	f000 fa7e 	bl	8009a9c <_Bfree>
 80095a0:	2f00      	cmp	r7, #0
 80095a2:	f43f aeab 	beq.w	80092fc <_dtoa_r+0x6c4>
 80095a6:	f1b8 0f00 	cmp.w	r8, #0
 80095aa:	d005      	beq.n	80095b8 <_dtoa_r+0x980>
 80095ac:	45b8      	cmp	r8, r7
 80095ae:	d003      	beq.n	80095b8 <_dtoa_r+0x980>
 80095b0:	4641      	mov	r1, r8
 80095b2:	4620      	mov	r0, r4
 80095b4:	f000 fa72 	bl	8009a9c <_Bfree>
 80095b8:	4639      	mov	r1, r7
 80095ba:	4620      	mov	r0, r4
 80095bc:	f000 fa6e 	bl	8009a9c <_Bfree>
 80095c0:	e69c      	b.n	80092fc <_dtoa_r+0x6c4>
 80095c2:	2600      	movs	r6, #0
 80095c4:	4637      	mov	r7, r6
 80095c6:	e7e1      	b.n	800958c <_dtoa_r+0x954>
 80095c8:	46bb      	mov	fp, r7
 80095ca:	4637      	mov	r7, r6
 80095cc:	e599      	b.n	8009102 <_dtoa_r+0x4ca>
 80095ce:	bf00      	nop
 80095d0:	40240000 	.word	0x40240000
 80095d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	f000 80c8 	beq.w	800976c <_dtoa_r+0xb34>
 80095dc:	9b04      	ldr	r3, [sp, #16]
 80095de:	9301      	str	r3, [sp, #4]
 80095e0:	2d00      	cmp	r5, #0
 80095e2:	dd05      	ble.n	80095f0 <_dtoa_r+0x9b8>
 80095e4:	4639      	mov	r1, r7
 80095e6:	462a      	mov	r2, r5
 80095e8:	4620      	mov	r0, r4
 80095ea:	f000 fc27 	bl	8009e3c <__lshift>
 80095ee:	4607      	mov	r7, r0
 80095f0:	f1b8 0f00 	cmp.w	r8, #0
 80095f4:	d05b      	beq.n	80096ae <_dtoa_r+0xa76>
 80095f6:	6879      	ldr	r1, [r7, #4]
 80095f8:	4620      	mov	r0, r4
 80095fa:	f000 fa0f 	bl	8009a1c <_Balloc>
 80095fe:	4605      	mov	r5, r0
 8009600:	b928      	cbnz	r0, 800960e <_dtoa_r+0x9d6>
 8009602:	4b83      	ldr	r3, [pc, #524]	; (8009810 <_dtoa_r+0xbd8>)
 8009604:	4602      	mov	r2, r0
 8009606:	f240 21ef 	movw	r1, #751	; 0x2ef
 800960a:	f7ff bb2e 	b.w	8008c6a <_dtoa_r+0x32>
 800960e:	693a      	ldr	r2, [r7, #16]
 8009610:	3202      	adds	r2, #2
 8009612:	0092      	lsls	r2, r2, #2
 8009614:	f107 010c 	add.w	r1, r7, #12
 8009618:	300c      	adds	r0, #12
 800961a:	f7ff fa75 	bl	8008b08 <memcpy>
 800961e:	2201      	movs	r2, #1
 8009620:	4629      	mov	r1, r5
 8009622:	4620      	mov	r0, r4
 8009624:	f000 fc0a 	bl	8009e3c <__lshift>
 8009628:	9b00      	ldr	r3, [sp, #0]
 800962a:	3301      	adds	r3, #1
 800962c:	9304      	str	r3, [sp, #16]
 800962e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009632:	4413      	add	r3, r2
 8009634:	9308      	str	r3, [sp, #32]
 8009636:	9b02      	ldr	r3, [sp, #8]
 8009638:	f003 0301 	and.w	r3, r3, #1
 800963c:	46b8      	mov	r8, r7
 800963e:	9306      	str	r3, [sp, #24]
 8009640:	4607      	mov	r7, r0
 8009642:	9b04      	ldr	r3, [sp, #16]
 8009644:	4631      	mov	r1, r6
 8009646:	3b01      	subs	r3, #1
 8009648:	4650      	mov	r0, sl
 800964a:	9301      	str	r3, [sp, #4]
 800964c:	f7ff fa6a 	bl	8008b24 <quorem>
 8009650:	4641      	mov	r1, r8
 8009652:	9002      	str	r0, [sp, #8]
 8009654:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009658:	4650      	mov	r0, sl
 800965a:	f000 fc5b 	bl	8009f14 <__mcmp>
 800965e:	463a      	mov	r2, r7
 8009660:	9005      	str	r0, [sp, #20]
 8009662:	4631      	mov	r1, r6
 8009664:	4620      	mov	r0, r4
 8009666:	f000 fc71 	bl	8009f4c <__mdiff>
 800966a:	68c2      	ldr	r2, [r0, #12]
 800966c:	4605      	mov	r5, r0
 800966e:	bb02      	cbnz	r2, 80096b2 <_dtoa_r+0xa7a>
 8009670:	4601      	mov	r1, r0
 8009672:	4650      	mov	r0, sl
 8009674:	f000 fc4e 	bl	8009f14 <__mcmp>
 8009678:	4602      	mov	r2, r0
 800967a:	4629      	mov	r1, r5
 800967c:	4620      	mov	r0, r4
 800967e:	9209      	str	r2, [sp, #36]	; 0x24
 8009680:	f000 fa0c 	bl	8009a9c <_Bfree>
 8009684:	9b07      	ldr	r3, [sp, #28]
 8009686:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009688:	9d04      	ldr	r5, [sp, #16]
 800968a:	ea43 0102 	orr.w	r1, r3, r2
 800968e:	9b06      	ldr	r3, [sp, #24]
 8009690:	4319      	orrs	r1, r3
 8009692:	d110      	bne.n	80096b6 <_dtoa_r+0xa7e>
 8009694:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009698:	d029      	beq.n	80096ee <_dtoa_r+0xab6>
 800969a:	9b05      	ldr	r3, [sp, #20]
 800969c:	2b00      	cmp	r3, #0
 800969e:	dd02      	ble.n	80096a6 <_dtoa_r+0xa6e>
 80096a0:	9b02      	ldr	r3, [sp, #8]
 80096a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80096a6:	9b01      	ldr	r3, [sp, #4]
 80096a8:	f883 9000 	strb.w	r9, [r3]
 80096ac:	e774      	b.n	8009598 <_dtoa_r+0x960>
 80096ae:	4638      	mov	r0, r7
 80096b0:	e7ba      	b.n	8009628 <_dtoa_r+0x9f0>
 80096b2:	2201      	movs	r2, #1
 80096b4:	e7e1      	b.n	800967a <_dtoa_r+0xa42>
 80096b6:	9b05      	ldr	r3, [sp, #20]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	db04      	blt.n	80096c6 <_dtoa_r+0xa8e>
 80096bc:	9907      	ldr	r1, [sp, #28]
 80096be:	430b      	orrs	r3, r1
 80096c0:	9906      	ldr	r1, [sp, #24]
 80096c2:	430b      	orrs	r3, r1
 80096c4:	d120      	bne.n	8009708 <_dtoa_r+0xad0>
 80096c6:	2a00      	cmp	r2, #0
 80096c8:	dded      	ble.n	80096a6 <_dtoa_r+0xa6e>
 80096ca:	4651      	mov	r1, sl
 80096cc:	2201      	movs	r2, #1
 80096ce:	4620      	mov	r0, r4
 80096d0:	f000 fbb4 	bl	8009e3c <__lshift>
 80096d4:	4631      	mov	r1, r6
 80096d6:	4682      	mov	sl, r0
 80096d8:	f000 fc1c 	bl	8009f14 <__mcmp>
 80096dc:	2800      	cmp	r0, #0
 80096de:	dc03      	bgt.n	80096e8 <_dtoa_r+0xab0>
 80096e0:	d1e1      	bne.n	80096a6 <_dtoa_r+0xa6e>
 80096e2:	f019 0f01 	tst.w	r9, #1
 80096e6:	d0de      	beq.n	80096a6 <_dtoa_r+0xa6e>
 80096e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80096ec:	d1d8      	bne.n	80096a0 <_dtoa_r+0xa68>
 80096ee:	9a01      	ldr	r2, [sp, #4]
 80096f0:	2339      	movs	r3, #57	; 0x39
 80096f2:	7013      	strb	r3, [r2, #0]
 80096f4:	462b      	mov	r3, r5
 80096f6:	461d      	mov	r5, r3
 80096f8:	3b01      	subs	r3, #1
 80096fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096fe:	2a39      	cmp	r2, #57	; 0x39
 8009700:	d06c      	beq.n	80097dc <_dtoa_r+0xba4>
 8009702:	3201      	adds	r2, #1
 8009704:	701a      	strb	r2, [r3, #0]
 8009706:	e747      	b.n	8009598 <_dtoa_r+0x960>
 8009708:	2a00      	cmp	r2, #0
 800970a:	dd07      	ble.n	800971c <_dtoa_r+0xae4>
 800970c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009710:	d0ed      	beq.n	80096ee <_dtoa_r+0xab6>
 8009712:	9a01      	ldr	r2, [sp, #4]
 8009714:	f109 0301 	add.w	r3, r9, #1
 8009718:	7013      	strb	r3, [r2, #0]
 800971a:	e73d      	b.n	8009598 <_dtoa_r+0x960>
 800971c:	9b04      	ldr	r3, [sp, #16]
 800971e:	9a08      	ldr	r2, [sp, #32]
 8009720:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009724:	4293      	cmp	r3, r2
 8009726:	d043      	beq.n	80097b0 <_dtoa_r+0xb78>
 8009728:	4651      	mov	r1, sl
 800972a:	2300      	movs	r3, #0
 800972c:	220a      	movs	r2, #10
 800972e:	4620      	mov	r0, r4
 8009730:	f000 f9d6 	bl	8009ae0 <__multadd>
 8009734:	45b8      	cmp	r8, r7
 8009736:	4682      	mov	sl, r0
 8009738:	f04f 0300 	mov.w	r3, #0
 800973c:	f04f 020a 	mov.w	r2, #10
 8009740:	4641      	mov	r1, r8
 8009742:	4620      	mov	r0, r4
 8009744:	d107      	bne.n	8009756 <_dtoa_r+0xb1e>
 8009746:	f000 f9cb 	bl	8009ae0 <__multadd>
 800974a:	4680      	mov	r8, r0
 800974c:	4607      	mov	r7, r0
 800974e:	9b04      	ldr	r3, [sp, #16]
 8009750:	3301      	adds	r3, #1
 8009752:	9304      	str	r3, [sp, #16]
 8009754:	e775      	b.n	8009642 <_dtoa_r+0xa0a>
 8009756:	f000 f9c3 	bl	8009ae0 <__multadd>
 800975a:	4639      	mov	r1, r7
 800975c:	4680      	mov	r8, r0
 800975e:	2300      	movs	r3, #0
 8009760:	220a      	movs	r2, #10
 8009762:	4620      	mov	r0, r4
 8009764:	f000 f9bc 	bl	8009ae0 <__multadd>
 8009768:	4607      	mov	r7, r0
 800976a:	e7f0      	b.n	800974e <_dtoa_r+0xb16>
 800976c:	9b04      	ldr	r3, [sp, #16]
 800976e:	9301      	str	r3, [sp, #4]
 8009770:	9d00      	ldr	r5, [sp, #0]
 8009772:	4631      	mov	r1, r6
 8009774:	4650      	mov	r0, sl
 8009776:	f7ff f9d5 	bl	8008b24 <quorem>
 800977a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800977e:	9b00      	ldr	r3, [sp, #0]
 8009780:	f805 9b01 	strb.w	r9, [r5], #1
 8009784:	1aea      	subs	r2, r5, r3
 8009786:	9b01      	ldr	r3, [sp, #4]
 8009788:	4293      	cmp	r3, r2
 800978a:	dd07      	ble.n	800979c <_dtoa_r+0xb64>
 800978c:	4651      	mov	r1, sl
 800978e:	2300      	movs	r3, #0
 8009790:	220a      	movs	r2, #10
 8009792:	4620      	mov	r0, r4
 8009794:	f000 f9a4 	bl	8009ae0 <__multadd>
 8009798:	4682      	mov	sl, r0
 800979a:	e7ea      	b.n	8009772 <_dtoa_r+0xb3a>
 800979c:	9b01      	ldr	r3, [sp, #4]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	bfc8      	it	gt
 80097a2:	461d      	movgt	r5, r3
 80097a4:	9b00      	ldr	r3, [sp, #0]
 80097a6:	bfd8      	it	le
 80097a8:	2501      	movle	r5, #1
 80097aa:	441d      	add	r5, r3
 80097ac:	f04f 0800 	mov.w	r8, #0
 80097b0:	4651      	mov	r1, sl
 80097b2:	2201      	movs	r2, #1
 80097b4:	4620      	mov	r0, r4
 80097b6:	f000 fb41 	bl	8009e3c <__lshift>
 80097ba:	4631      	mov	r1, r6
 80097bc:	4682      	mov	sl, r0
 80097be:	f000 fba9 	bl	8009f14 <__mcmp>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	dc96      	bgt.n	80096f4 <_dtoa_r+0xabc>
 80097c6:	d102      	bne.n	80097ce <_dtoa_r+0xb96>
 80097c8:	f019 0f01 	tst.w	r9, #1
 80097cc:	d192      	bne.n	80096f4 <_dtoa_r+0xabc>
 80097ce:	462b      	mov	r3, r5
 80097d0:	461d      	mov	r5, r3
 80097d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097d6:	2a30      	cmp	r2, #48	; 0x30
 80097d8:	d0fa      	beq.n	80097d0 <_dtoa_r+0xb98>
 80097da:	e6dd      	b.n	8009598 <_dtoa_r+0x960>
 80097dc:	9a00      	ldr	r2, [sp, #0]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d189      	bne.n	80096f6 <_dtoa_r+0xabe>
 80097e2:	f10b 0b01 	add.w	fp, fp, #1
 80097e6:	2331      	movs	r3, #49	; 0x31
 80097e8:	e796      	b.n	8009718 <_dtoa_r+0xae0>
 80097ea:	4b0a      	ldr	r3, [pc, #40]	; (8009814 <_dtoa_r+0xbdc>)
 80097ec:	f7ff ba99 	b.w	8008d22 <_dtoa_r+0xea>
 80097f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f47f aa6d 	bne.w	8008cd2 <_dtoa_r+0x9a>
 80097f8:	4b07      	ldr	r3, [pc, #28]	; (8009818 <_dtoa_r+0xbe0>)
 80097fa:	f7ff ba92 	b.w	8008d22 <_dtoa_r+0xea>
 80097fe:	9b01      	ldr	r3, [sp, #4]
 8009800:	2b00      	cmp	r3, #0
 8009802:	dcb5      	bgt.n	8009770 <_dtoa_r+0xb38>
 8009804:	9b07      	ldr	r3, [sp, #28]
 8009806:	2b02      	cmp	r3, #2
 8009808:	f73f aeb1 	bgt.w	800956e <_dtoa_r+0x936>
 800980c:	e7b0      	b.n	8009770 <_dtoa_r+0xb38>
 800980e:	bf00      	nop
 8009810:	0800aa70 	.word	0x0800aa70
 8009814:	0800a9d0 	.word	0x0800a9d0
 8009818:	0800a9f4 	.word	0x0800a9f4

0800981c <_free_r>:
 800981c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800981e:	2900      	cmp	r1, #0
 8009820:	d044      	beq.n	80098ac <_free_r+0x90>
 8009822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009826:	9001      	str	r0, [sp, #4]
 8009828:	2b00      	cmp	r3, #0
 800982a:	f1a1 0404 	sub.w	r4, r1, #4
 800982e:	bfb8      	it	lt
 8009830:	18e4      	addlt	r4, r4, r3
 8009832:	f000 f8e7 	bl	8009a04 <__malloc_lock>
 8009836:	4a1e      	ldr	r2, [pc, #120]	; (80098b0 <_free_r+0x94>)
 8009838:	9801      	ldr	r0, [sp, #4]
 800983a:	6813      	ldr	r3, [r2, #0]
 800983c:	b933      	cbnz	r3, 800984c <_free_r+0x30>
 800983e:	6063      	str	r3, [r4, #4]
 8009840:	6014      	str	r4, [r2, #0]
 8009842:	b003      	add	sp, #12
 8009844:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009848:	f000 b8e2 	b.w	8009a10 <__malloc_unlock>
 800984c:	42a3      	cmp	r3, r4
 800984e:	d908      	bls.n	8009862 <_free_r+0x46>
 8009850:	6825      	ldr	r5, [r4, #0]
 8009852:	1961      	adds	r1, r4, r5
 8009854:	428b      	cmp	r3, r1
 8009856:	bf01      	itttt	eq
 8009858:	6819      	ldreq	r1, [r3, #0]
 800985a:	685b      	ldreq	r3, [r3, #4]
 800985c:	1949      	addeq	r1, r1, r5
 800985e:	6021      	streq	r1, [r4, #0]
 8009860:	e7ed      	b.n	800983e <_free_r+0x22>
 8009862:	461a      	mov	r2, r3
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	b10b      	cbz	r3, 800986c <_free_r+0x50>
 8009868:	42a3      	cmp	r3, r4
 800986a:	d9fa      	bls.n	8009862 <_free_r+0x46>
 800986c:	6811      	ldr	r1, [r2, #0]
 800986e:	1855      	adds	r5, r2, r1
 8009870:	42a5      	cmp	r5, r4
 8009872:	d10b      	bne.n	800988c <_free_r+0x70>
 8009874:	6824      	ldr	r4, [r4, #0]
 8009876:	4421      	add	r1, r4
 8009878:	1854      	adds	r4, r2, r1
 800987a:	42a3      	cmp	r3, r4
 800987c:	6011      	str	r1, [r2, #0]
 800987e:	d1e0      	bne.n	8009842 <_free_r+0x26>
 8009880:	681c      	ldr	r4, [r3, #0]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	6053      	str	r3, [r2, #4]
 8009886:	440c      	add	r4, r1
 8009888:	6014      	str	r4, [r2, #0]
 800988a:	e7da      	b.n	8009842 <_free_r+0x26>
 800988c:	d902      	bls.n	8009894 <_free_r+0x78>
 800988e:	230c      	movs	r3, #12
 8009890:	6003      	str	r3, [r0, #0]
 8009892:	e7d6      	b.n	8009842 <_free_r+0x26>
 8009894:	6825      	ldr	r5, [r4, #0]
 8009896:	1961      	adds	r1, r4, r5
 8009898:	428b      	cmp	r3, r1
 800989a:	bf04      	itt	eq
 800989c:	6819      	ldreq	r1, [r3, #0]
 800989e:	685b      	ldreq	r3, [r3, #4]
 80098a0:	6063      	str	r3, [r4, #4]
 80098a2:	bf04      	itt	eq
 80098a4:	1949      	addeq	r1, r1, r5
 80098a6:	6021      	streq	r1, [r4, #0]
 80098a8:	6054      	str	r4, [r2, #4]
 80098aa:	e7ca      	b.n	8009842 <_free_r+0x26>
 80098ac:	b003      	add	sp, #12
 80098ae:	bd30      	pop	{r4, r5, pc}
 80098b0:	200045c0 	.word	0x200045c0

080098b4 <malloc>:
 80098b4:	4b02      	ldr	r3, [pc, #8]	; (80098c0 <malloc+0xc>)
 80098b6:	4601      	mov	r1, r0
 80098b8:	6818      	ldr	r0, [r3, #0]
 80098ba:	f000 b823 	b.w	8009904 <_malloc_r>
 80098be:	bf00      	nop
 80098c0:	20000074 	.word	0x20000074

080098c4 <sbrk_aligned>:
 80098c4:	b570      	push	{r4, r5, r6, lr}
 80098c6:	4e0e      	ldr	r6, [pc, #56]	; (8009900 <sbrk_aligned+0x3c>)
 80098c8:	460c      	mov	r4, r1
 80098ca:	6831      	ldr	r1, [r6, #0]
 80098cc:	4605      	mov	r5, r0
 80098ce:	b911      	cbnz	r1, 80098d6 <sbrk_aligned+0x12>
 80098d0:	f000 fcce 	bl	800a270 <_sbrk_r>
 80098d4:	6030      	str	r0, [r6, #0]
 80098d6:	4621      	mov	r1, r4
 80098d8:	4628      	mov	r0, r5
 80098da:	f000 fcc9 	bl	800a270 <_sbrk_r>
 80098de:	1c43      	adds	r3, r0, #1
 80098e0:	d00a      	beq.n	80098f8 <sbrk_aligned+0x34>
 80098e2:	1cc4      	adds	r4, r0, #3
 80098e4:	f024 0403 	bic.w	r4, r4, #3
 80098e8:	42a0      	cmp	r0, r4
 80098ea:	d007      	beq.n	80098fc <sbrk_aligned+0x38>
 80098ec:	1a21      	subs	r1, r4, r0
 80098ee:	4628      	mov	r0, r5
 80098f0:	f000 fcbe 	bl	800a270 <_sbrk_r>
 80098f4:	3001      	adds	r0, #1
 80098f6:	d101      	bne.n	80098fc <sbrk_aligned+0x38>
 80098f8:	f04f 34ff 	mov.w	r4, #4294967295
 80098fc:	4620      	mov	r0, r4
 80098fe:	bd70      	pop	{r4, r5, r6, pc}
 8009900:	200045c4 	.word	0x200045c4

08009904 <_malloc_r>:
 8009904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009908:	1ccd      	adds	r5, r1, #3
 800990a:	f025 0503 	bic.w	r5, r5, #3
 800990e:	3508      	adds	r5, #8
 8009910:	2d0c      	cmp	r5, #12
 8009912:	bf38      	it	cc
 8009914:	250c      	movcc	r5, #12
 8009916:	2d00      	cmp	r5, #0
 8009918:	4607      	mov	r7, r0
 800991a:	db01      	blt.n	8009920 <_malloc_r+0x1c>
 800991c:	42a9      	cmp	r1, r5
 800991e:	d905      	bls.n	800992c <_malloc_r+0x28>
 8009920:	230c      	movs	r3, #12
 8009922:	603b      	str	r3, [r7, #0]
 8009924:	2600      	movs	r6, #0
 8009926:	4630      	mov	r0, r6
 8009928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800992c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009a00 <_malloc_r+0xfc>
 8009930:	f000 f868 	bl	8009a04 <__malloc_lock>
 8009934:	f8d8 3000 	ldr.w	r3, [r8]
 8009938:	461c      	mov	r4, r3
 800993a:	bb5c      	cbnz	r4, 8009994 <_malloc_r+0x90>
 800993c:	4629      	mov	r1, r5
 800993e:	4638      	mov	r0, r7
 8009940:	f7ff ffc0 	bl	80098c4 <sbrk_aligned>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	4604      	mov	r4, r0
 8009948:	d155      	bne.n	80099f6 <_malloc_r+0xf2>
 800994a:	f8d8 4000 	ldr.w	r4, [r8]
 800994e:	4626      	mov	r6, r4
 8009950:	2e00      	cmp	r6, #0
 8009952:	d145      	bne.n	80099e0 <_malloc_r+0xdc>
 8009954:	2c00      	cmp	r4, #0
 8009956:	d048      	beq.n	80099ea <_malloc_r+0xe6>
 8009958:	6823      	ldr	r3, [r4, #0]
 800995a:	4631      	mov	r1, r6
 800995c:	4638      	mov	r0, r7
 800995e:	eb04 0903 	add.w	r9, r4, r3
 8009962:	f000 fc85 	bl	800a270 <_sbrk_r>
 8009966:	4581      	cmp	r9, r0
 8009968:	d13f      	bne.n	80099ea <_malloc_r+0xe6>
 800996a:	6821      	ldr	r1, [r4, #0]
 800996c:	1a6d      	subs	r5, r5, r1
 800996e:	4629      	mov	r1, r5
 8009970:	4638      	mov	r0, r7
 8009972:	f7ff ffa7 	bl	80098c4 <sbrk_aligned>
 8009976:	3001      	adds	r0, #1
 8009978:	d037      	beq.n	80099ea <_malloc_r+0xe6>
 800997a:	6823      	ldr	r3, [r4, #0]
 800997c:	442b      	add	r3, r5
 800997e:	6023      	str	r3, [r4, #0]
 8009980:	f8d8 3000 	ldr.w	r3, [r8]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d038      	beq.n	80099fa <_malloc_r+0xf6>
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	42a2      	cmp	r2, r4
 800998c:	d12b      	bne.n	80099e6 <_malloc_r+0xe2>
 800998e:	2200      	movs	r2, #0
 8009990:	605a      	str	r2, [r3, #4]
 8009992:	e00f      	b.n	80099b4 <_malloc_r+0xb0>
 8009994:	6822      	ldr	r2, [r4, #0]
 8009996:	1b52      	subs	r2, r2, r5
 8009998:	d41f      	bmi.n	80099da <_malloc_r+0xd6>
 800999a:	2a0b      	cmp	r2, #11
 800999c:	d917      	bls.n	80099ce <_malloc_r+0xca>
 800999e:	1961      	adds	r1, r4, r5
 80099a0:	42a3      	cmp	r3, r4
 80099a2:	6025      	str	r5, [r4, #0]
 80099a4:	bf18      	it	ne
 80099a6:	6059      	strne	r1, [r3, #4]
 80099a8:	6863      	ldr	r3, [r4, #4]
 80099aa:	bf08      	it	eq
 80099ac:	f8c8 1000 	streq.w	r1, [r8]
 80099b0:	5162      	str	r2, [r4, r5]
 80099b2:	604b      	str	r3, [r1, #4]
 80099b4:	4638      	mov	r0, r7
 80099b6:	f104 060b 	add.w	r6, r4, #11
 80099ba:	f000 f829 	bl	8009a10 <__malloc_unlock>
 80099be:	f026 0607 	bic.w	r6, r6, #7
 80099c2:	1d23      	adds	r3, r4, #4
 80099c4:	1af2      	subs	r2, r6, r3
 80099c6:	d0ae      	beq.n	8009926 <_malloc_r+0x22>
 80099c8:	1b9b      	subs	r3, r3, r6
 80099ca:	50a3      	str	r3, [r4, r2]
 80099cc:	e7ab      	b.n	8009926 <_malloc_r+0x22>
 80099ce:	42a3      	cmp	r3, r4
 80099d0:	6862      	ldr	r2, [r4, #4]
 80099d2:	d1dd      	bne.n	8009990 <_malloc_r+0x8c>
 80099d4:	f8c8 2000 	str.w	r2, [r8]
 80099d8:	e7ec      	b.n	80099b4 <_malloc_r+0xb0>
 80099da:	4623      	mov	r3, r4
 80099dc:	6864      	ldr	r4, [r4, #4]
 80099de:	e7ac      	b.n	800993a <_malloc_r+0x36>
 80099e0:	4634      	mov	r4, r6
 80099e2:	6876      	ldr	r6, [r6, #4]
 80099e4:	e7b4      	b.n	8009950 <_malloc_r+0x4c>
 80099e6:	4613      	mov	r3, r2
 80099e8:	e7cc      	b.n	8009984 <_malloc_r+0x80>
 80099ea:	230c      	movs	r3, #12
 80099ec:	603b      	str	r3, [r7, #0]
 80099ee:	4638      	mov	r0, r7
 80099f0:	f000 f80e 	bl	8009a10 <__malloc_unlock>
 80099f4:	e797      	b.n	8009926 <_malloc_r+0x22>
 80099f6:	6025      	str	r5, [r4, #0]
 80099f8:	e7dc      	b.n	80099b4 <_malloc_r+0xb0>
 80099fa:	605b      	str	r3, [r3, #4]
 80099fc:	deff      	udf	#255	; 0xff
 80099fe:	bf00      	nop
 8009a00:	200045c0 	.word	0x200045c0

08009a04 <__malloc_lock>:
 8009a04:	4801      	ldr	r0, [pc, #4]	; (8009a0c <__malloc_lock+0x8>)
 8009a06:	f7ff b87d 	b.w	8008b04 <__retarget_lock_acquire_recursive>
 8009a0a:	bf00      	nop
 8009a0c:	200045bc 	.word	0x200045bc

08009a10 <__malloc_unlock>:
 8009a10:	4801      	ldr	r0, [pc, #4]	; (8009a18 <__malloc_unlock+0x8>)
 8009a12:	f7ff b878 	b.w	8008b06 <__retarget_lock_release_recursive>
 8009a16:	bf00      	nop
 8009a18:	200045bc 	.word	0x200045bc

08009a1c <_Balloc>:
 8009a1c:	b570      	push	{r4, r5, r6, lr}
 8009a1e:	69c6      	ldr	r6, [r0, #28]
 8009a20:	4604      	mov	r4, r0
 8009a22:	460d      	mov	r5, r1
 8009a24:	b976      	cbnz	r6, 8009a44 <_Balloc+0x28>
 8009a26:	2010      	movs	r0, #16
 8009a28:	f7ff ff44 	bl	80098b4 <malloc>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	61e0      	str	r0, [r4, #28]
 8009a30:	b920      	cbnz	r0, 8009a3c <_Balloc+0x20>
 8009a32:	4b18      	ldr	r3, [pc, #96]	; (8009a94 <_Balloc+0x78>)
 8009a34:	4818      	ldr	r0, [pc, #96]	; (8009a98 <_Balloc+0x7c>)
 8009a36:	216b      	movs	r1, #107	; 0x6b
 8009a38:	f000 fc2a 	bl	800a290 <__assert_func>
 8009a3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a40:	6006      	str	r6, [r0, #0]
 8009a42:	60c6      	str	r6, [r0, #12]
 8009a44:	69e6      	ldr	r6, [r4, #28]
 8009a46:	68f3      	ldr	r3, [r6, #12]
 8009a48:	b183      	cbz	r3, 8009a6c <_Balloc+0x50>
 8009a4a:	69e3      	ldr	r3, [r4, #28]
 8009a4c:	68db      	ldr	r3, [r3, #12]
 8009a4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a52:	b9b8      	cbnz	r0, 8009a84 <_Balloc+0x68>
 8009a54:	2101      	movs	r1, #1
 8009a56:	fa01 f605 	lsl.w	r6, r1, r5
 8009a5a:	1d72      	adds	r2, r6, #5
 8009a5c:	0092      	lsls	r2, r2, #2
 8009a5e:	4620      	mov	r0, r4
 8009a60:	f000 fc34 	bl	800a2cc <_calloc_r>
 8009a64:	b160      	cbz	r0, 8009a80 <_Balloc+0x64>
 8009a66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a6a:	e00e      	b.n	8009a8a <_Balloc+0x6e>
 8009a6c:	2221      	movs	r2, #33	; 0x21
 8009a6e:	2104      	movs	r1, #4
 8009a70:	4620      	mov	r0, r4
 8009a72:	f000 fc2b 	bl	800a2cc <_calloc_r>
 8009a76:	69e3      	ldr	r3, [r4, #28]
 8009a78:	60f0      	str	r0, [r6, #12]
 8009a7a:	68db      	ldr	r3, [r3, #12]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d1e4      	bne.n	8009a4a <_Balloc+0x2e>
 8009a80:	2000      	movs	r0, #0
 8009a82:	bd70      	pop	{r4, r5, r6, pc}
 8009a84:	6802      	ldr	r2, [r0, #0]
 8009a86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a90:	e7f7      	b.n	8009a82 <_Balloc+0x66>
 8009a92:	bf00      	nop
 8009a94:	0800aa01 	.word	0x0800aa01
 8009a98:	0800aa81 	.word	0x0800aa81

08009a9c <_Bfree>:
 8009a9c:	b570      	push	{r4, r5, r6, lr}
 8009a9e:	69c6      	ldr	r6, [r0, #28]
 8009aa0:	4605      	mov	r5, r0
 8009aa2:	460c      	mov	r4, r1
 8009aa4:	b976      	cbnz	r6, 8009ac4 <_Bfree+0x28>
 8009aa6:	2010      	movs	r0, #16
 8009aa8:	f7ff ff04 	bl	80098b4 <malloc>
 8009aac:	4602      	mov	r2, r0
 8009aae:	61e8      	str	r0, [r5, #28]
 8009ab0:	b920      	cbnz	r0, 8009abc <_Bfree+0x20>
 8009ab2:	4b09      	ldr	r3, [pc, #36]	; (8009ad8 <_Bfree+0x3c>)
 8009ab4:	4809      	ldr	r0, [pc, #36]	; (8009adc <_Bfree+0x40>)
 8009ab6:	218f      	movs	r1, #143	; 0x8f
 8009ab8:	f000 fbea 	bl	800a290 <__assert_func>
 8009abc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ac0:	6006      	str	r6, [r0, #0]
 8009ac2:	60c6      	str	r6, [r0, #12]
 8009ac4:	b13c      	cbz	r4, 8009ad6 <_Bfree+0x3a>
 8009ac6:	69eb      	ldr	r3, [r5, #28]
 8009ac8:	6862      	ldr	r2, [r4, #4]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ad0:	6021      	str	r1, [r4, #0]
 8009ad2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	0800aa01 	.word	0x0800aa01
 8009adc:	0800aa81 	.word	0x0800aa81

08009ae0 <__multadd>:
 8009ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae4:	690d      	ldr	r5, [r1, #16]
 8009ae6:	4607      	mov	r7, r0
 8009ae8:	460c      	mov	r4, r1
 8009aea:	461e      	mov	r6, r3
 8009aec:	f101 0c14 	add.w	ip, r1, #20
 8009af0:	2000      	movs	r0, #0
 8009af2:	f8dc 3000 	ldr.w	r3, [ip]
 8009af6:	b299      	uxth	r1, r3
 8009af8:	fb02 6101 	mla	r1, r2, r1, r6
 8009afc:	0c1e      	lsrs	r6, r3, #16
 8009afe:	0c0b      	lsrs	r3, r1, #16
 8009b00:	fb02 3306 	mla	r3, r2, r6, r3
 8009b04:	b289      	uxth	r1, r1
 8009b06:	3001      	adds	r0, #1
 8009b08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b0c:	4285      	cmp	r5, r0
 8009b0e:	f84c 1b04 	str.w	r1, [ip], #4
 8009b12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b16:	dcec      	bgt.n	8009af2 <__multadd+0x12>
 8009b18:	b30e      	cbz	r6, 8009b5e <__multadd+0x7e>
 8009b1a:	68a3      	ldr	r3, [r4, #8]
 8009b1c:	42ab      	cmp	r3, r5
 8009b1e:	dc19      	bgt.n	8009b54 <__multadd+0x74>
 8009b20:	6861      	ldr	r1, [r4, #4]
 8009b22:	4638      	mov	r0, r7
 8009b24:	3101      	adds	r1, #1
 8009b26:	f7ff ff79 	bl	8009a1c <_Balloc>
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	b928      	cbnz	r0, 8009b3a <__multadd+0x5a>
 8009b2e:	4602      	mov	r2, r0
 8009b30:	4b0c      	ldr	r3, [pc, #48]	; (8009b64 <__multadd+0x84>)
 8009b32:	480d      	ldr	r0, [pc, #52]	; (8009b68 <__multadd+0x88>)
 8009b34:	21ba      	movs	r1, #186	; 0xba
 8009b36:	f000 fbab 	bl	800a290 <__assert_func>
 8009b3a:	6922      	ldr	r2, [r4, #16]
 8009b3c:	3202      	adds	r2, #2
 8009b3e:	f104 010c 	add.w	r1, r4, #12
 8009b42:	0092      	lsls	r2, r2, #2
 8009b44:	300c      	adds	r0, #12
 8009b46:	f7fe ffdf 	bl	8008b08 <memcpy>
 8009b4a:	4621      	mov	r1, r4
 8009b4c:	4638      	mov	r0, r7
 8009b4e:	f7ff ffa5 	bl	8009a9c <_Bfree>
 8009b52:	4644      	mov	r4, r8
 8009b54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b58:	3501      	adds	r5, #1
 8009b5a:	615e      	str	r6, [r3, #20]
 8009b5c:	6125      	str	r5, [r4, #16]
 8009b5e:	4620      	mov	r0, r4
 8009b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b64:	0800aa70 	.word	0x0800aa70
 8009b68:	0800aa81 	.word	0x0800aa81

08009b6c <__hi0bits>:
 8009b6c:	0c03      	lsrs	r3, r0, #16
 8009b6e:	041b      	lsls	r3, r3, #16
 8009b70:	b9d3      	cbnz	r3, 8009ba8 <__hi0bits+0x3c>
 8009b72:	0400      	lsls	r0, r0, #16
 8009b74:	2310      	movs	r3, #16
 8009b76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009b7a:	bf04      	itt	eq
 8009b7c:	0200      	lsleq	r0, r0, #8
 8009b7e:	3308      	addeq	r3, #8
 8009b80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b84:	bf04      	itt	eq
 8009b86:	0100      	lsleq	r0, r0, #4
 8009b88:	3304      	addeq	r3, #4
 8009b8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b8e:	bf04      	itt	eq
 8009b90:	0080      	lsleq	r0, r0, #2
 8009b92:	3302      	addeq	r3, #2
 8009b94:	2800      	cmp	r0, #0
 8009b96:	db05      	blt.n	8009ba4 <__hi0bits+0x38>
 8009b98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009b9c:	f103 0301 	add.w	r3, r3, #1
 8009ba0:	bf08      	it	eq
 8009ba2:	2320      	moveq	r3, #32
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	4770      	bx	lr
 8009ba8:	2300      	movs	r3, #0
 8009baa:	e7e4      	b.n	8009b76 <__hi0bits+0xa>

08009bac <__lo0bits>:
 8009bac:	6803      	ldr	r3, [r0, #0]
 8009bae:	f013 0207 	ands.w	r2, r3, #7
 8009bb2:	d00c      	beq.n	8009bce <__lo0bits+0x22>
 8009bb4:	07d9      	lsls	r1, r3, #31
 8009bb6:	d422      	bmi.n	8009bfe <__lo0bits+0x52>
 8009bb8:	079a      	lsls	r2, r3, #30
 8009bba:	bf49      	itett	mi
 8009bbc:	085b      	lsrmi	r3, r3, #1
 8009bbe:	089b      	lsrpl	r3, r3, #2
 8009bc0:	6003      	strmi	r3, [r0, #0]
 8009bc2:	2201      	movmi	r2, #1
 8009bc4:	bf5c      	itt	pl
 8009bc6:	6003      	strpl	r3, [r0, #0]
 8009bc8:	2202      	movpl	r2, #2
 8009bca:	4610      	mov	r0, r2
 8009bcc:	4770      	bx	lr
 8009bce:	b299      	uxth	r1, r3
 8009bd0:	b909      	cbnz	r1, 8009bd6 <__lo0bits+0x2a>
 8009bd2:	0c1b      	lsrs	r3, r3, #16
 8009bd4:	2210      	movs	r2, #16
 8009bd6:	b2d9      	uxtb	r1, r3
 8009bd8:	b909      	cbnz	r1, 8009bde <__lo0bits+0x32>
 8009bda:	3208      	adds	r2, #8
 8009bdc:	0a1b      	lsrs	r3, r3, #8
 8009bde:	0719      	lsls	r1, r3, #28
 8009be0:	bf04      	itt	eq
 8009be2:	091b      	lsreq	r3, r3, #4
 8009be4:	3204      	addeq	r2, #4
 8009be6:	0799      	lsls	r1, r3, #30
 8009be8:	bf04      	itt	eq
 8009bea:	089b      	lsreq	r3, r3, #2
 8009bec:	3202      	addeq	r2, #2
 8009bee:	07d9      	lsls	r1, r3, #31
 8009bf0:	d403      	bmi.n	8009bfa <__lo0bits+0x4e>
 8009bf2:	085b      	lsrs	r3, r3, #1
 8009bf4:	f102 0201 	add.w	r2, r2, #1
 8009bf8:	d003      	beq.n	8009c02 <__lo0bits+0x56>
 8009bfa:	6003      	str	r3, [r0, #0]
 8009bfc:	e7e5      	b.n	8009bca <__lo0bits+0x1e>
 8009bfe:	2200      	movs	r2, #0
 8009c00:	e7e3      	b.n	8009bca <__lo0bits+0x1e>
 8009c02:	2220      	movs	r2, #32
 8009c04:	e7e1      	b.n	8009bca <__lo0bits+0x1e>
	...

08009c08 <__i2b>:
 8009c08:	b510      	push	{r4, lr}
 8009c0a:	460c      	mov	r4, r1
 8009c0c:	2101      	movs	r1, #1
 8009c0e:	f7ff ff05 	bl	8009a1c <_Balloc>
 8009c12:	4602      	mov	r2, r0
 8009c14:	b928      	cbnz	r0, 8009c22 <__i2b+0x1a>
 8009c16:	4b05      	ldr	r3, [pc, #20]	; (8009c2c <__i2b+0x24>)
 8009c18:	4805      	ldr	r0, [pc, #20]	; (8009c30 <__i2b+0x28>)
 8009c1a:	f240 1145 	movw	r1, #325	; 0x145
 8009c1e:	f000 fb37 	bl	800a290 <__assert_func>
 8009c22:	2301      	movs	r3, #1
 8009c24:	6144      	str	r4, [r0, #20]
 8009c26:	6103      	str	r3, [r0, #16]
 8009c28:	bd10      	pop	{r4, pc}
 8009c2a:	bf00      	nop
 8009c2c:	0800aa70 	.word	0x0800aa70
 8009c30:	0800aa81 	.word	0x0800aa81

08009c34 <__multiply>:
 8009c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c38:	4691      	mov	r9, r2
 8009c3a:	690a      	ldr	r2, [r1, #16]
 8009c3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	bfb8      	it	lt
 8009c44:	460b      	movlt	r3, r1
 8009c46:	460c      	mov	r4, r1
 8009c48:	bfbc      	itt	lt
 8009c4a:	464c      	movlt	r4, r9
 8009c4c:	4699      	movlt	r9, r3
 8009c4e:	6927      	ldr	r7, [r4, #16]
 8009c50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c54:	68a3      	ldr	r3, [r4, #8]
 8009c56:	6861      	ldr	r1, [r4, #4]
 8009c58:	eb07 060a 	add.w	r6, r7, sl
 8009c5c:	42b3      	cmp	r3, r6
 8009c5e:	b085      	sub	sp, #20
 8009c60:	bfb8      	it	lt
 8009c62:	3101      	addlt	r1, #1
 8009c64:	f7ff feda 	bl	8009a1c <_Balloc>
 8009c68:	b930      	cbnz	r0, 8009c78 <__multiply+0x44>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	4b44      	ldr	r3, [pc, #272]	; (8009d80 <__multiply+0x14c>)
 8009c6e:	4845      	ldr	r0, [pc, #276]	; (8009d84 <__multiply+0x150>)
 8009c70:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009c74:	f000 fb0c 	bl	800a290 <__assert_func>
 8009c78:	f100 0514 	add.w	r5, r0, #20
 8009c7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c80:	462b      	mov	r3, r5
 8009c82:	2200      	movs	r2, #0
 8009c84:	4543      	cmp	r3, r8
 8009c86:	d321      	bcc.n	8009ccc <__multiply+0x98>
 8009c88:	f104 0314 	add.w	r3, r4, #20
 8009c8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c90:	f109 0314 	add.w	r3, r9, #20
 8009c94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009c98:	9202      	str	r2, [sp, #8]
 8009c9a:	1b3a      	subs	r2, r7, r4
 8009c9c:	3a15      	subs	r2, #21
 8009c9e:	f022 0203 	bic.w	r2, r2, #3
 8009ca2:	3204      	adds	r2, #4
 8009ca4:	f104 0115 	add.w	r1, r4, #21
 8009ca8:	428f      	cmp	r7, r1
 8009caa:	bf38      	it	cc
 8009cac:	2204      	movcc	r2, #4
 8009cae:	9201      	str	r2, [sp, #4]
 8009cb0:	9a02      	ldr	r2, [sp, #8]
 8009cb2:	9303      	str	r3, [sp, #12]
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d80c      	bhi.n	8009cd2 <__multiply+0x9e>
 8009cb8:	2e00      	cmp	r6, #0
 8009cba:	dd03      	ble.n	8009cc4 <__multiply+0x90>
 8009cbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d05b      	beq.n	8009d7c <__multiply+0x148>
 8009cc4:	6106      	str	r6, [r0, #16]
 8009cc6:	b005      	add	sp, #20
 8009cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ccc:	f843 2b04 	str.w	r2, [r3], #4
 8009cd0:	e7d8      	b.n	8009c84 <__multiply+0x50>
 8009cd2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009cd6:	f1ba 0f00 	cmp.w	sl, #0
 8009cda:	d024      	beq.n	8009d26 <__multiply+0xf2>
 8009cdc:	f104 0e14 	add.w	lr, r4, #20
 8009ce0:	46a9      	mov	r9, r5
 8009ce2:	f04f 0c00 	mov.w	ip, #0
 8009ce6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009cea:	f8d9 1000 	ldr.w	r1, [r9]
 8009cee:	fa1f fb82 	uxth.w	fp, r2
 8009cf2:	b289      	uxth	r1, r1
 8009cf4:	fb0a 110b 	mla	r1, sl, fp, r1
 8009cf8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009cfc:	f8d9 2000 	ldr.w	r2, [r9]
 8009d00:	4461      	add	r1, ip
 8009d02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d06:	fb0a c20b 	mla	r2, sl, fp, ip
 8009d0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d0e:	b289      	uxth	r1, r1
 8009d10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d14:	4577      	cmp	r7, lr
 8009d16:	f849 1b04 	str.w	r1, [r9], #4
 8009d1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d1e:	d8e2      	bhi.n	8009ce6 <__multiply+0xb2>
 8009d20:	9a01      	ldr	r2, [sp, #4]
 8009d22:	f845 c002 	str.w	ip, [r5, r2]
 8009d26:	9a03      	ldr	r2, [sp, #12]
 8009d28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009d2c:	3304      	adds	r3, #4
 8009d2e:	f1b9 0f00 	cmp.w	r9, #0
 8009d32:	d021      	beq.n	8009d78 <__multiply+0x144>
 8009d34:	6829      	ldr	r1, [r5, #0]
 8009d36:	f104 0c14 	add.w	ip, r4, #20
 8009d3a:	46ae      	mov	lr, r5
 8009d3c:	f04f 0a00 	mov.w	sl, #0
 8009d40:	f8bc b000 	ldrh.w	fp, [ip]
 8009d44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009d48:	fb09 220b 	mla	r2, r9, fp, r2
 8009d4c:	4452      	add	r2, sl
 8009d4e:	b289      	uxth	r1, r1
 8009d50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d54:	f84e 1b04 	str.w	r1, [lr], #4
 8009d58:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009d5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d60:	f8be 1000 	ldrh.w	r1, [lr]
 8009d64:	fb09 110a 	mla	r1, r9, sl, r1
 8009d68:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009d6c:	4567      	cmp	r7, ip
 8009d6e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d72:	d8e5      	bhi.n	8009d40 <__multiply+0x10c>
 8009d74:	9a01      	ldr	r2, [sp, #4]
 8009d76:	50a9      	str	r1, [r5, r2]
 8009d78:	3504      	adds	r5, #4
 8009d7a:	e799      	b.n	8009cb0 <__multiply+0x7c>
 8009d7c:	3e01      	subs	r6, #1
 8009d7e:	e79b      	b.n	8009cb8 <__multiply+0x84>
 8009d80:	0800aa70 	.word	0x0800aa70
 8009d84:	0800aa81 	.word	0x0800aa81

08009d88 <__pow5mult>:
 8009d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d8c:	4615      	mov	r5, r2
 8009d8e:	f012 0203 	ands.w	r2, r2, #3
 8009d92:	4606      	mov	r6, r0
 8009d94:	460f      	mov	r7, r1
 8009d96:	d007      	beq.n	8009da8 <__pow5mult+0x20>
 8009d98:	4c25      	ldr	r4, [pc, #148]	; (8009e30 <__pow5mult+0xa8>)
 8009d9a:	3a01      	subs	r2, #1
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009da2:	f7ff fe9d 	bl	8009ae0 <__multadd>
 8009da6:	4607      	mov	r7, r0
 8009da8:	10ad      	asrs	r5, r5, #2
 8009daa:	d03d      	beq.n	8009e28 <__pow5mult+0xa0>
 8009dac:	69f4      	ldr	r4, [r6, #28]
 8009dae:	b97c      	cbnz	r4, 8009dd0 <__pow5mult+0x48>
 8009db0:	2010      	movs	r0, #16
 8009db2:	f7ff fd7f 	bl	80098b4 <malloc>
 8009db6:	4602      	mov	r2, r0
 8009db8:	61f0      	str	r0, [r6, #28]
 8009dba:	b928      	cbnz	r0, 8009dc8 <__pow5mult+0x40>
 8009dbc:	4b1d      	ldr	r3, [pc, #116]	; (8009e34 <__pow5mult+0xac>)
 8009dbe:	481e      	ldr	r0, [pc, #120]	; (8009e38 <__pow5mult+0xb0>)
 8009dc0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009dc4:	f000 fa64 	bl	800a290 <__assert_func>
 8009dc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009dcc:	6004      	str	r4, [r0, #0]
 8009dce:	60c4      	str	r4, [r0, #12]
 8009dd0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009dd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009dd8:	b94c      	cbnz	r4, 8009dee <__pow5mult+0x66>
 8009dda:	f240 2171 	movw	r1, #625	; 0x271
 8009dde:	4630      	mov	r0, r6
 8009de0:	f7ff ff12 	bl	8009c08 <__i2b>
 8009de4:	2300      	movs	r3, #0
 8009de6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009dea:	4604      	mov	r4, r0
 8009dec:	6003      	str	r3, [r0, #0]
 8009dee:	f04f 0900 	mov.w	r9, #0
 8009df2:	07eb      	lsls	r3, r5, #31
 8009df4:	d50a      	bpl.n	8009e0c <__pow5mult+0x84>
 8009df6:	4639      	mov	r1, r7
 8009df8:	4622      	mov	r2, r4
 8009dfa:	4630      	mov	r0, r6
 8009dfc:	f7ff ff1a 	bl	8009c34 <__multiply>
 8009e00:	4639      	mov	r1, r7
 8009e02:	4680      	mov	r8, r0
 8009e04:	4630      	mov	r0, r6
 8009e06:	f7ff fe49 	bl	8009a9c <_Bfree>
 8009e0a:	4647      	mov	r7, r8
 8009e0c:	106d      	asrs	r5, r5, #1
 8009e0e:	d00b      	beq.n	8009e28 <__pow5mult+0xa0>
 8009e10:	6820      	ldr	r0, [r4, #0]
 8009e12:	b938      	cbnz	r0, 8009e24 <__pow5mult+0x9c>
 8009e14:	4622      	mov	r2, r4
 8009e16:	4621      	mov	r1, r4
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7ff ff0b 	bl	8009c34 <__multiply>
 8009e1e:	6020      	str	r0, [r4, #0]
 8009e20:	f8c0 9000 	str.w	r9, [r0]
 8009e24:	4604      	mov	r4, r0
 8009e26:	e7e4      	b.n	8009df2 <__pow5mult+0x6a>
 8009e28:	4638      	mov	r0, r7
 8009e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e2e:	bf00      	nop
 8009e30:	0800abd0 	.word	0x0800abd0
 8009e34:	0800aa01 	.word	0x0800aa01
 8009e38:	0800aa81 	.word	0x0800aa81

08009e3c <__lshift>:
 8009e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e40:	460c      	mov	r4, r1
 8009e42:	6849      	ldr	r1, [r1, #4]
 8009e44:	6923      	ldr	r3, [r4, #16]
 8009e46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e4a:	68a3      	ldr	r3, [r4, #8]
 8009e4c:	4607      	mov	r7, r0
 8009e4e:	4691      	mov	r9, r2
 8009e50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e54:	f108 0601 	add.w	r6, r8, #1
 8009e58:	42b3      	cmp	r3, r6
 8009e5a:	db0b      	blt.n	8009e74 <__lshift+0x38>
 8009e5c:	4638      	mov	r0, r7
 8009e5e:	f7ff fddd 	bl	8009a1c <_Balloc>
 8009e62:	4605      	mov	r5, r0
 8009e64:	b948      	cbnz	r0, 8009e7a <__lshift+0x3e>
 8009e66:	4602      	mov	r2, r0
 8009e68:	4b28      	ldr	r3, [pc, #160]	; (8009f0c <__lshift+0xd0>)
 8009e6a:	4829      	ldr	r0, [pc, #164]	; (8009f10 <__lshift+0xd4>)
 8009e6c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009e70:	f000 fa0e 	bl	800a290 <__assert_func>
 8009e74:	3101      	adds	r1, #1
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	e7ee      	b.n	8009e58 <__lshift+0x1c>
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	f100 0114 	add.w	r1, r0, #20
 8009e80:	f100 0210 	add.w	r2, r0, #16
 8009e84:	4618      	mov	r0, r3
 8009e86:	4553      	cmp	r3, sl
 8009e88:	db33      	blt.n	8009ef2 <__lshift+0xb6>
 8009e8a:	6920      	ldr	r0, [r4, #16]
 8009e8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e90:	f104 0314 	add.w	r3, r4, #20
 8009e94:	f019 091f 	ands.w	r9, r9, #31
 8009e98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ea0:	d02b      	beq.n	8009efa <__lshift+0xbe>
 8009ea2:	f1c9 0e20 	rsb	lr, r9, #32
 8009ea6:	468a      	mov	sl, r1
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	6818      	ldr	r0, [r3, #0]
 8009eac:	fa00 f009 	lsl.w	r0, r0, r9
 8009eb0:	4310      	orrs	r0, r2
 8009eb2:	f84a 0b04 	str.w	r0, [sl], #4
 8009eb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eba:	459c      	cmp	ip, r3
 8009ebc:	fa22 f20e 	lsr.w	r2, r2, lr
 8009ec0:	d8f3      	bhi.n	8009eaa <__lshift+0x6e>
 8009ec2:	ebac 0304 	sub.w	r3, ip, r4
 8009ec6:	3b15      	subs	r3, #21
 8009ec8:	f023 0303 	bic.w	r3, r3, #3
 8009ecc:	3304      	adds	r3, #4
 8009ece:	f104 0015 	add.w	r0, r4, #21
 8009ed2:	4584      	cmp	ip, r0
 8009ed4:	bf38      	it	cc
 8009ed6:	2304      	movcc	r3, #4
 8009ed8:	50ca      	str	r2, [r1, r3]
 8009eda:	b10a      	cbz	r2, 8009ee0 <__lshift+0xa4>
 8009edc:	f108 0602 	add.w	r6, r8, #2
 8009ee0:	3e01      	subs	r6, #1
 8009ee2:	4638      	mov	r0, r7
 8009ee4:	612e      	str	r6, [r5, #16]
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	f7ff fdd8 	bl	8009a9c <_Bfree>
 8009eec:	4628      	mov	r0, r5
 8009eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ef2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	e7c5      	b.n	8009e86 <__lshift+0x4a>
 8009efa:	3904      	subs	r1, #4
 8009efc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f00:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f04:	459c      	cmp	ip, r3
 8009f06:	d8f9      	bhi.n	8009efc <__lshift+0xc0>
 8009f08:	e7ea      	b.n	8009ee0 <__lshift+0xa4>
 8009f0a:	bf00      	nop
 8009f0c:	0800aa70 	.word	0x0800aa70
 8009f10:	0800aa81 	.word	0x0800aa81

08009f14 <__mcmp>:
 8009f14:	b530      	push	{r4, r5, lr}
 8009f16:	6902      	ldr	r2, [r0, #16]
 8009f18:	690c      	ldr	r4, [r1, #16]
 8009f1a:	1b12      	subs	r2, r2, r4
 8009f1c:	d10e      	bne.n	8009f3c <__mcmp+0x28>
 8009f1e:	f100 0314 	add.w	r3, r0, #20
 8009f22:	3114      	adds	r1, #20
 8009f24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009f28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009f2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009f30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009f34:	42a5      	cmp	r5, r4
 8009f36:	d003      	beq.n	8009f40 <__mcmp+0x2c>
 8009f38:	d305      	bcc.n	8009f46 <__mcmp+0x32>
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	4610      	mov	r0, r2
 8009f3e:	bd30      	pop	{r4, r5, pc}
 8009f40:	4283      	cmp	r3, r0
 8009f42:	d3f3      	bcc.n	8009f2c <__mcmp+0x18>
 8009f44:	e7fa      	b.n	8009f3c <__mcmp+0x28>
 8009f46:	f04f 32ff 	mov.w	r2, #4294967295
 8009f4a:	e7f7      	b.n	8009f3c <__mcmp+0x28>

08009f4c <__mdiff>:
 8009f4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f50:	460c      	mov	r4, r1
 8009f52:	4606      	mov	r6, r0
 8009f54:	4611      	mov	r1, r2
 8009f56:	4620      	mov	r0, r4
 8009f58:	4690      	mov	r8, r2
 8009f5a:	f7ff ffdb 	bl	8009f14 <__mcmp>
 8009f5e:	1e05      	subs	r5, r0, #0
 8009f60:	d110      	bne.n	8009f84 <__mdiff+0x38>
 8009f62:	4629      	mov	r1, r5
 8009f64:	4630      	mov	r0, r6
 8009f66:	f7ff fd59 	bl	8009a1c <_Balloc>
 8009f6a:	b930      	cbnz	r0, 8009f7a <__mdiff+0x2e>
 8009f6c:	4b3a      	ldr	r3, [pc, #232]	; (800a058 <__mdiff+0x10c>)
 8009f6e:	4602      	mov	r2, r0
 8009f70:	f240 2137 	movw	r1, #567	; 0x237
 8009f74:	4839      	ldr	r0, [pc, #228]	; (800a05c <__mdiff+0x110>)
 8009f76:	f000 f98b 	bl	800a290 <__assert_func>
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f84:	bfa4      	itt	ge
 8009f86:	4643      	movge	r3, r8
 8009f88:	46a0      	movge	r8, r4
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f90:	bfa6      	itte	ge
 8009f92:	461c      	movge	r4, r3
 8009f94:	2500      	movge	r5, #0
 8009f96:	2501      	movlt	r5, #1
 8009f98:	f7ff fd40 	bl	8009a1c <_Balloc>
 8009f9c:	b920      	cbnz	r0, 8009fa8 <__mdiff+0x5c>
 8009f9e:	4b2e      	ldr	r3, [pc, #184]	; (800a058 <__mdiff+0x10c>)
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	f240 2145 	movw	r1, #581	; 0x245
 8009fa6:	e7e5      	b.n	8009f74 <__mdiff+0x28>
 8009fa8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009fac:	6926      	ldr	r6, [r4, #16]
 8009fae:	60c5      	str	r5, [r0, #12]
 8009fb0:	f104 0914 	add.w	r9, r4, #20
 8009fb4:	f108 0514 	add.w	r5, r8, #20
 8009fb8:	f100 0e14 	add.w	lr, r0, #20
 8009fbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009fc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009fc4:	f108 0210 	add.w	r2, r8, #16
 8009fc8:	46f2      	mov	sl, lr
 8009fca:	2100      	movs	r1, #0
 8009fcc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009fd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009fd4:	fa11 f88b 	uxtah	r8, r1, fp
 8009fd8:	b299      	uxth	r1, r3
 8009fda:	0c1b      	lsrs	r3, r3, #16
 8009fdc:	eba8 0801 	sub.w	r8, r8, r1
 8009fe0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009fe4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009fe8:	fa1f f888 	uxth.w	r8, r8
 8009fec:	1419      	asrs	r1, r3, #16
 8009fee:	454e      	cmp	r6, r9
 8009ff0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009ff4:	f84a 3b04 	str.w	r3, [sl], #4
 8009ff8:	d8e8      	bhi.n	8009fcc <__mdiff+0x80>
 8009ffa:	1b33      	subs	r3, r6, r4
 8009ffc:	3b15      	subs	r3, #21
 8009ffe:	f023 0303 	bic.w	r3, r3, #3
 800a002:	3304      	adds	r3, #4
 800a004:	3415      	adds	r4, #21
 800a006:	42a6      	cmp	r6, r4
 800a008:	bf38      	it	cc
 800a00a:	2304      	movcc	r3, #4
 800a00c:	441d      	add	r5, r3
 800a00e:	4473      	add	r3, lr
 800a010:	469e      	mov	lr, r3
 800a012:	462e      	mov	r6, r5
 800a014:	4566      	cmp	r6, ip
 800a016:	d30e      	bcc.n	800a036 <__mdiff+0xea>
 800a018:	f10c 0203 	add.w	r2, ip, #3
 800a01c:	1b52      	subs	r2, r2, r5
 800a01e:	f022 0203 	bic.w	r2, r2, #3
 800a022:	3d03      	subs	r5, #3
 800a024:	45ac      	cmp	ip, r5
 800a026:	bf38      	it	cc
 800a028:	2200      	movcc	r2, #0
 800a02a:	4413      	add	r3, r2
 800a02c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a030:	b17a      	cbz	r2, 800a052 <__mdiff+0x106>
 800a032:	6107      	str	r7, [r0, #16]
 800a034:	e7a4      	b.n	8009f80 <__mdiff+0x34>
 800a036:	f856 8b04 	ldr.w	r8, [r6], #4
 800a03a:	fa11 f288 	uxtah	r2, r1, r8
 800a03e:	1414      	asrs	r4, r2, #16
 800a040:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a044:	b292      	uxth	r2, r2
 800a046:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a04a:	f84e 2b04 	str.w	r2, [lr], #4
 800a04e:	1421      	asrs	r1, r4, #16
 800a050:	e7e0      	b.n	800a014 <__mdiff+0xc8>
 800a052:	3f01      	subs	r7, #1
 800a054:	e7ea      	b.n	800a02c <__mdiff+0xe0>
 800a056:	bf00      	nop
 800a058:	0800aa70 	.word	0x0800aa70
 800a05c:	0800aa81 	.word	0x0800aa81

0800a060 <__d2b>:
 800a060:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a064:	460f      	mov	r7, r1
 800a066:	2101      	movs	r1, #1
 800a068:	ec59 8b10 	vmov	r8, r9, d0
 800a06c:	4616      	mov	r6, r2
 800a06e:	f7ff fcd5 	bl	8009a1c <_Balloc>
 800a072:	4604      	mov	r4, r0
 800a074:	b930      	cbnz	r0, 800a084 <__d2b+0x24>
 800a076:	4602      	mov	r2, r0
 800a078:	4b24      	ldr	r3, [pc, #144]	; (800a10c <__d2b+0xac>)
 800a07a:	4825      	ldr	r0, [pc, #148]	; (800a110 <__d2b+0xb0>)
 800a07c:	f240 310f 	movw	r1, #783	; 0x30f
 800a080:	f000 f906 	bl	800a290 <__assert_func>
 800a084:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a088:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a08c:	bb2d      	cbnz	r5, 800a0da <__d2b+0x7a>
 800a08e:	9301      	str	r3, [sp, #4]
 800a090:	f1b8 0300 	subs.w	r3, r8, #0
 800a094:	d026      	beq.n	800a0e4 <__d2b+0x84>
 800a096:	4668      	mov	r0, sp
 800a098:	9300      	str	r3, [sp, #0]
 800a09a:	f7ff fd87 	bl	8009bac <__lo0bits>
 800a09e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a0a2:	b1e8      	cbz	r0, 800a0e0 <__d2b+0x80>
 800a0a4:	f1c0 0320 	rsb	r3, r0, #32
 800a0a8:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ac:	430b      	orrs	r3, r1
 800a0ae:	40c2      	lsrs	r2, r0
 800a0b0:	6163      	str	r3, [r4, #20]
 800a0b2:	9201      	str	r2, [sp, #4]
 800a0b4:	9b01      	ldr	r3, [sp, #4]
 800a0b6:	61a3      	str	r3, [r4, #24]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	bf14      	ite	ne
 800a0bc:	2202      	movne	r2, #2
 800a0be:	2201      	moveq	r2, #1
 800a0c0:	6122      	str	r2, [r4, #16]
 800a0c2:	b1bd      	cbz	r5, 800a0f4 <__d2b+0x94>
 800a0c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a0c8:	4405      	add	r5, r0
 800a0ca:	603d      	str	r5, [r7, #0]
 800a0cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a0d0:	6030      	str	r0, [r6, #0]
 800a0d2:	4620      	mov	r0, r4
 800a0d4:	b003      	add	sp, #12
 800a0d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0de:	e7d6      	b.n	800a08e <__d2b+0x2e>
 800a0e0:	6161      	str	r1, [r4, #20]
 800a0e2:	e7e7      	b.n	800a0b4 <__d2b+0x54>
 800a0e4:	a801      	add	r0, sp, #4
 800a0e6:	f7ff fd61 	bl	8009bac <__lo0bits>
 800a0ea:	9b01      	ldr	r3, [sp, #4]
 800a0ec:	6163      	str	r3, [r4, #20]
 800a0ee:	3020      	adds	r0, #32
 800a0f0:	2201      	movs	r2, #1
 800a0f2:	e7e5      	b.n	800a0c0 <__d2b+0x60>
 800a0f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a0fc:	6038      	str	r0, [r7, #0]
 800a0fe:	6918      	ldr	r0, [r3, #16]
 800a100:	f7ff fd34 	bl	8009b6c <__hi0bits>
 800a104:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a108:	e7e2      	b.n	800a0d0 <__d2b+0x70>
 800a10a:	bf00      	nop
 800a10c:	0800aa70 	.word	0x0800aa70
 800a110:	0800aa81 	.word	0x0800aa81

0800a114 <__sflush_r>:
 800a114:	898a      	ldrh	r2, [r1, #12]
 800a116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a11a:	4605      	mov	r5, r0
 800a11c:	0710      	lsls	r0, r2, #28
 800a11e:	460c      	mov	r4, r1
 800a120:	d458      	bmi.n	800a1d4 <__sflush_r+0xc0>
 800a122:	684b      	ldr	r3, [r1, #4]
 800a124:	2b00      	cmp	r3, #0
 800a126:	dc05      	bgt.n	800a134 <__sflush_r+0x20>
 800a128:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	dc02      	bgt.n	800a134 <__sflush_r+0x20>
 800a12e:	2000      	movs	r0, #0
 800a130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a136:	2e00      	cmp	r6, #0
 800a138:	d0f9      	beq.n	800a12e <__sflush_r+0x1a>
 800a13a:	2300      	movs	r3, #0
 800a13c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a140:	682f      	ldr	r7, [r5, #0]
 800a142:	6a21      	ldr	r1, [r4, #32]
 800a144:	602b      	str	r3, [r5, #0]
 800a146:	d032      	beq.n	800a1ae <__sflush_r+0x9a>
 800a148:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a14a:	89a3      	ldrh	r3, [r4, #12]
 800a14c:	075a      	lsls	r2, r3, #29
 800a14e:	d505      	bpl.n	800a15c <__sflush_r+0x48>
 800a150:	6863      	ldr	r3, [r4, #4]
 800a152:	1ac0      	subs	r0, r0, r3
 800a154:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a156:	b10b      	cbz	r3, 800a15c <__sflush_r+0x48>
 800a158:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a15a:	1ac0      	subs	r0, r0, r3
 800a15c:	2300      	movs	r3, #0
 800a15e:	4602      	mov	r2, r0
 800a160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a162:	6a21      	ldr	r1, [r4, #32]
 800a164:	4628      	mov	r0, r5
 800a166:	47b0      	blx	r6
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	89a3      	ldrh	r3, [r4, #12]
 800a16c:	d106      	bne.n	800a17c <__sflush_r+0x68>
 800a16e:	6829      	ldr	r1, [r5, #0]
 800a170:	291d      	cmp	r1, #29
 800a172:	d82b      	bhi.n	800a1cc <__sflush_r+0xb8>
 800a174:	4a29      	ldr	r2, [pc, #164]	; (800a21c <__sflush_r+0x108>)
 800a176:	410a      	asrs	r2, r1
 800a178:	07d6      	lsls	r6, r2, #31
 800a17a:	d427      	bmi.n	800a1cc <__sflush_r+0xb8>
 800a17c:	2200      	movs	r2, #0
 800a17e:	6062      	str	r2, [r4, #4]
 800a180:	04d9      	lsls	r1, r3, #19
 800a182:	6922      	ldr	r2, [r4, #16]
 800a184:	6022      	str	r2, [r4, #0]
 800a186:	d504      	bpl.n	800a192 <__sflush_r+0x7e>
 800a188:	1c42      	adds	r2, r0, #1
 800a18a:	d101      	bne.n	800a190 <__sflush_r+0x7c>
 800a18c:	682b      	ldr	r3, [r5, #0]
 800a18e:	b903      	cbnz	r3, 800a192 <__sflush_r+0x7e>
 800a190:	6560      	str	r0, [r4, #84]	; 0x54
 800a192:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a194:	602f      	str	r7, [r5, #0]
 800a196:	2900      	cmp	r1, #0
 800a198:	d0c9      	beq.n	800a12e <__sflush_r+0x1a>
 800a19a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a19e:	4299      	cmp	r1, r3
 800a1a0:	d002      	beq.n	800a1a8 <__sflush_r+0x94>
 800a1a2:	4628      	mov	r0, r5
 800a1a4:	f7ff fb3a 	bl	800981c <_free_r>
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	6360      	str	r0, [r4, #52]	; 0x34
 800a1ac:	e7c0      	b.n	800a130 <__sflush_r+0x1c>
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	47b0      	blx	r6
 800a1b4:	1c41      	adds	r1, r0, #1
 800a1b6:	d1c8      	bne.n	800a14a <__sflush_r+0x36>
 800a1b8:	682b      	ldr	r3, [r5, #0]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0c5      	beq.n	800a14a <__sflush_r+0x36>
 800a1be:	2b1d      	cmp	r3, #29
 800a1c0:	d001      	beq.n	800a1c6 <__sflush_r+0xb2>
 800a1c2:	2b16      	cmp	r3, #22
 800a1c4:	d101      	bne.n	800a1ca <__sflush_r+0xb6>
 800a1c6:	602f      	str	r7, [r5, #0]
 800a1c8:	e7b1      	b.n	800a12e <__sflush_r+0x1a>
 800a1ca:	89a3      	ldrh	r3, [r4, #12]
 800a1cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1d0:	81a3      	strh	r3, [r4, #12]
 800a1d2:	e7ad      	b.n	800a130 <__sflush_r+0x1c>
 800a1d4:	690f      	ldr	r7, [r1, #16]
 800a1d6:	2f00      	cmp	r7, #0
 800a1d8:	d0a9      	beq.n	800a12e <__sflush_r+0x1a>
 800a1da:	0793      	lsls	r3, r2, #30
 800a1dc:	680e      	ldr	r6, [r1, #0]
 800a1de:	bf08      	it	eq
 800a1e0:	694b      	ldreq	r3, [r1, #20]
 800a1e2:	600f      	str	r7, [r1, #0]
 800a1e4:	bf18      	it	ne
 800a1e6:	2300      	movne	r3, #0
 800a1e8:	eba6 0807 	sub.w	r8, r6, r7
 800a1ec:	608b      	str	r3, [r1, #8]
 800a1ee:	f1b8 0f00 	cmp.w	r8, #0
 800a1f2:	dd9c      	ble.n	800a12e <__sflush_r+0x1a>
 800a1f4:	6a21      	ldr	r1, [r4, #32]
 800a1f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1f8:	4643      	mov	r3, r8
 800a1fa:	463a      	mov	r2, r7
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	47b0      	blx	r6
 800a200:	2800      	cmp	r0, #0
 800a202:	dc06      	bgt.n	800a212 <__sflush_r+0xfe>
 800a204:	89a3      	ldrh	r3, [r4, #12]
 800a206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a20a:	81a3      	strh	r3, [r4, #12]
 800a20c:	f04f 30ff 	mov.w	r0, #4294967295
 800a210:	e78e      	b.n	800a130 <__sflush_r+0x1c>
 800a212:	4407      	add	r7, r0
 800a214:	eba8 0800 	sub.w	r8, r8, r0
 800a218:	e7e9      	b.n	800a1ee <__sflush_r+0xda>
 800a21a:	bf00      	nop
 800a21c:	dfbffffe 	.word	0xdfbffffe

0800a220 <_fflush_r>:
 800a220:	b538      	push	{r3, r4, r5, lr}
 800a222:	690b      	ldr	r3, [r1, #16]
 800a224:	4605      	mov	r5, r0
 800a226:	460c      	mov	r4, r1
 800a228:	b913      	cbnz	r3, 800a230 <_fflush_r+0x10>
 800a22a:	2500      	movs	r5, #0
 800a22c:	4628      	mov	r0, r5
 800a22e:	bd38      	pop	{r3, r4, r5, pc}
 800a230:	b118      	cbz	r0, 800a23a <_fflush_r+0x1a>
 800a232:	6a03      	ldr	r3, [r0, #32]
 800a234:	b90b      	cbnz	r3, 800a23a <_fflush_r+0x1a>
 800a236:	f7fe fb19 	bl	800886c <__sinit>
 800a23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d0f3      	beq.n	800a22a <_fflush_r+0xa>
 800a242:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a244:	07d0      	lsls	r0, r2, #31
 800a246:	d404      	bmi.n	800a252 <_fflush_r+0x32>
 800a248:	0599      	lsls	r1, r3, #22
 800a24a:	d402      	bmi.n	800a252 <_fflush_r+0x32>
 800a24c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a24e:	f7fe fc59 	bl	8008b04 <__retarget_lock_acquire_recursive>
 800a252:	4628      	mov	r0, r5
 800a254:	4621      	mov	r1, r4
 800a256:	f7ff ff5d 	bl	800a114 <__sflush_r>
 800a25a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a25c:	07da      	lsls	r2, r3, #31
 800a25e:	4605      	mov	r5, r0
 800a260:	d4e4      	bmi.n	800a22c <_fflush_r+0xc>
 800a262:	89a3      	ldrh	r3, [r4, #12]
 800a264:	059b      	lsls	r3, r3, #22
 800a266:	d4e1      	bmi.n	800a22c <_fflush_r+0xc>
 800a268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a26a:	f7fe fc4c 	bl	8008b06 <__retarget_lock_release_recursive>
 800a26e:	e7dd      	b.n	800a22c <_fflush_r+0xc>

0800a270 <_sbrk_r>:
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	4d06      	ldr	r5, [pc, #24]	; (800a28c <_sbrk_r+0x1c>)
 800a274:	2300      	movs	r3, #0
 800a276:	4604      	mov	r4, r0
 800a278:	4608      	mov	r0, r1
 800a27a:	602b      	str	r3, [r5, #0]
 800a27c:	f7f8 f9ce 	bl	800261c <_sbrk>
 800a280:	1c43      	adds	r3, r0, #1
 800a282:	d102      	bne.n	800a28a <_sbrk_r+0x1a>
 800a284:	682b      	ldr	r3, [r5, #0]
 800a286:	b103      	cbz	r3, 800a28a <_sbrk_r+0x1a>
 800a288:	6023      	str	r3, [r4, #0]
 800a28a:	bd38      	pop	{r3, r4, r5, pc}
 800a28c:	200045b8 	.word	0x200045b8

0800a290 <__assert_func>:
 800a290:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a292:	4614      	mov	r4, r2
 800a294:	461a      	mov	r2, r3
 800a296:	4b09      	ldr	r3, [pc, #36]	; (800a2bc <__assert_func+0x2c>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4605      	mov	r5, r0
 800a29c:	68d8      	ldr	r0, [r3, #12]
 800a29e:	b14c      	cbz	r4, 800a2b4 <__assert_func+0x24>
 800a2a0:	4b07      	ldr	r3, [pc, #28]	; (800a2c0 <__assert_func+0x30>)
 800a2a2:	9100      	str	r1, [sp, #0]
 800a2a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2a8:	4906      	ldr	r1, [pc, #24]	; (800a2c4 <__assert_func+0x34>)
 800a2aa:	462b      	mov	r3, r5
 800a2ac:	f000 f844 	bl	800a338 <fiprintf>
 800a2b0:	f000 f854 	bl	800a35c <abort>
 800a2b4:	4b04      	ldr	r3, [pc, #16]	; (800a2c8 <__assert_func+0x38>)
 800a2b6:	461c      	mov	r4, r3
 800a2b8:	e7f3      	b.n	800a2a2 <__assert_func+0x12>
 800a2ba:	bf00      	nop
 800a2bc:	20000074 	.word	0x20000074
 800a2c0:	0800abe6 	.word	0x0800abe6
 800a2c4:	0800abf3 	.word	0x0800abf3
 800a2c8:	0800ac21 	.word	0x0800ac21

0800a2cc <_calloc_r>:
 800a2cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2ce:	fba1 2402 	umull	r2, r4, r1, r2
 800a2d2:	b94c      	cbnz	r4, 800a2e8 <_calloc_r+0x1c>
 800a2d4:	4611      	mov	r1, r2
 800a2d6:	9201      	str	r2, [sp, #4]
 800a2d8:	f7ff fb14 	bl	8009904 <_malloc_r>
 800a2dc:	9a01      	ldr	r2, [sp, #4]
 800a2de:	4605      	mov	r5, r0
 800a2e0:	b930      	cbnz	r0, 800a2f0 <_calloc_r+0x24>
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	b003      	add	sp, #12
 800a2e6:	bd30      	pop	{r4, r5, pc}
 800a2e8:	220c      	movs	r2, #12
 800a2ea:	6002      	str	r2, [r0, #0]
 800a2ec:	2500      	movs	r5, #0
 800a2ee:	e7f8      	b.n	800a2e2 <_calloc_r+0x16>
 800a2f0:	4621      	mov	r1, r4
 800a2f2:	f7fe fb34 	bl	800895e <memset>
 800a2f6:	e7f4      	b.n	800a2e2 <_calloc_r+0x16>

0800a2f8 <__ascii_mbtowc>:
 800a2f8:	b082      	sub	sp, #8
 800a2fa:	b901      	cbnz	r1, 800a2fe <__ascii_mbtowc+0x6>
 800a2fc:	a901      	add	r1, sp, #4
 800a2fe:	b142      	cbz	r2, 800a312 <__ascii_mbtowc+0x1a>
 800a300:	b14b      	cbz	r3, 800a316 <__ascii_mbtowc+0x1e>
 800a302:	7813      	ldrb	r3, [r2, #0]
 800a304:	600b      	str	r3, [r1, #0]
 800a306:	7812      	ldrb	r2, [r2, #0]
 800a308:	1e10      	subs	r0, r2, #0
 800a30a:	bf18      	it	ne
 800a30c:	2001      	movne	r0, #1
 800a30e:	b002      	add	sp, #8
 800a310:	4770      	bx	lr
 800a312:	4610      	mov	r0, r2
 800a314:	e7fb      	b.n	800a30e <__ascii_mbtowc+0x16>
 800a316:	f06f 0001 	mvn.w	r0, #1
 800a31a:	e7f8      	b.n	800a30e <__ascii_mbtowc+0x16>

0800a31c <__ascii_wctomb>:
 800a31c:	b149      	cbz	r1, 800a332 <__ascii_wctomb+0x16>
 800a31e:	2aff      	cmp	r2, #255	; 0xff
 800a320:	bf85      	ittet	hi
 800a322:	238a      	movhi	r3, #138	; 0x8a
 800a324:	6003      	strhi	r3, [r0, #0]
 800a326:	700a      	strbls	r2, [r1, #0]
 800a328:	f04f 30ff 	movhi.w	r0, #4294967295
 800a32c:	bf98      	it	ls
 800a32e:	2001      	movls	r0, #1
 800a330:	4770      	bx	lr
 800a332:	4608      	mov	r0, r1
 800a334:	4770      	bx	lr
	...

0800a338 <fiprintf>:
 800a338:	b40e      	push	{r1, r2, r3}
 800a33a:	b503      	push	{r0, r1, lr}
 800a33c:	4601      	mov	r1, r0
 800a33e:	ab03      	add	r3, sp, #12
 800a340:	4805      	ldr	r0, [pc, #20]	; (800a358 <fiprintf+0x20>)
 800a342:	f853 2b04 	ldr.w	r2, [r3], #4
 800a346:	6800      	ldr	r0, [r0, #0]
 800a348:	9301      	str	r3, [sp, #4]
 800a34a:	f000 f837 	bl	800a3bc <_vfiprintf_r>
 800a34e:	b002      	add	sp, #8
 800a350:	f85d eb04 	ldr.w	lr, [sp], #4
 800a354:	b003      	add	sp, #12
 800a356:	4770      	bx	lr
 800a358:	20000074 	.word	0x20000074

0800a35c <abort>:
 800a35c:	b508      	push	{r3, lr}
 800a35e:	2006      	movs	r0, #6
 800a360:	f000 fa04 	bl	800a76c <raise>
 800a364:	2001      	movs	r0, #1
 800a366:	f7f8 f8e1 	bl	800252c <_exit>

0800a36a <__sfputc_r>:
 800a36a:	6893      	ldr	r3, [r2, #8]
 800a36c:	3b01      	subs	r3, #1
 800a36e:	2b00      	cmp	r3, #0
 800a370:	b410      	push	{r4}
 800a372:	6093      	str	r3, [r2, #8]
 800a374:	da08      	bge.n	800a388 <__sfputc_r+0x1e>
 800a376:	6994      	ldr	r4, [r2, #24]
 800a378:	42a3      	cmp	r3, r4
 800a37a:	db01      	blt.n	800a380 <__sfputc_r+0x16>
 800a37c:	290a      	cmp	r1, #10
 800a37e:	d103      	bne.n	800a388 <__sfputc_r+0x1e>
 800a380:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a384:	f000 b934 	b.w	800a5f0 <__swbuf_r>
 800a388:	6813      	ldr	r3, [r2, #0]
 800a38a:	1c58      	adds	r0, r3, #1
 800a38c:	6010      	str	r0, [r2, #0]
 800a38e:	7019      	strb	r1, [r3, #0]
 800a390:	4608      	mov	r0, r1
 800a392:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <__sfputs_r>:
 800a398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a39a:	4606      	mov	r6, r0
 800a39c:	460f      	mov	r7, r1
 800a39e:	4614      	mov	r4, r2
 800a3a0:	18d5      	adds	r5, r2, r3
 800a3a2:	42ac      	cmp	r4, r5
 800a3a4:	d101      	bne.n	800a3aa <__sfputs_r+0x12>
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	e007      	b.n	800a3ba <__sfputs_r+0x22>
 800a3aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3ae:	463a      	mov	r2, r7
 800a3b0:	4630      	mov	r0, r6
 800a3b2:	f7ff ffda 	bl	800a36a <__sfputc_r>
 800a3b6:	1c43      	adds	r3, r0, #1
 800a3b8:	d1f3      	bne.n	800a3a2 <__sfputs_r+0xa>
 800a3ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a3bc <_vfiprintf_r>:
 800a3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c0:	460d      	mov	r5, r1
 800a3c2:	b09d      	sub	sp, #116	; 0x74
 800a3c4:	4614      	mov	r4, r2
 800a3c6:	4698      	mov	r8, r3
 800a3c8:	4606      	mov	r6, r0
 800a3ca:	b118      	cbz	r0, 800a3d4 <_vfiprintf_r+0x18>
 800a3cc:	6a03      	ldr	r3, [r0, #32]
 800a3ce:	b90b      	cbnz	r3, 800a3d4 <_vfiprintf_r+0x18>
 800a3d0:	f7fe fa4c 	bl	800886c <__sinit>
 800a3d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3d6:	07d9      	lsls	r1, r3, #31
 800a3d8:	d405      	bmi.n	800a3e6 <_vfiprintf_r+0x2a>
 800a3da:	89ab      	ldrh	r3, [r5, #12]
 800a3dc:	059a      	lsls	r2, r3, #22
 800a3de:	d402      	bmi.n	800a3e6 <_vfiprintf_r+0x2a>
 800a3e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3e2:	f7fe fb8f 	bl	8008b04 <__retarget_lock_acquire_recursive>
 800a3e6:	89ab      	ldrh	r3, [r5, #12]
 800a3e8:	071b      	lsls	r3, r3, #28
 800a3ea:	d501      	bpl.n	800a3f0 <_vfiprintf_r+0x34>
 800a3ec:	692b      	ldr	r3, [r5, #16]
 800a3ee:	b99b      	cbnz	r3, 800a418 <_vfiprintf_r+0x5c>
 800a3f0:	4629      	mov	r1, r5
 800a3f2:	4630      	mov	r0, r6
 800a3f4:	f000 f93a 	bl	800a66c <__swsetup_r>
 800a3f8:	b170      	cbz	r0, 800a418 <_vfiprintf_r+0x5c>
 800a3fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3fc:	07dc      	lsls	r4, r3, #31
 800a3fe:	d504      	bpl.n	800a40a <_vfiprintf_r+0x4e>
 800a400:	f04f 30ff 	mov.w	r0, #4294967295
 800a404:	b01d      	add	sp, #116	; 0x74
 800a406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a40a:	89ab      	ldrh	r3, [r5, #12]
 800a40c:	0598      	lsls	r0, r3, #22
 800a40e:	d4f7      	bmi.n	800a400 <_vfiprintf_r+0x44>
 800a410:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a412:	f7fe fb78 	bl	8008b06 <__retarget_lock_release_recursive>
 800a416:	e7f3      	b.n	800a400 <_vfiprintf_r+0x44>
 800a418:	2300      	movs	r3, #0
 800a41a:	9309      	str	r3, [sp, #36]	; 0x24
 800a41c:	2320      	movs	r3, #32
 800a41e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a422:	f8cd 800c 	str.w	r8, [sp, #12]
 800a426:	2330      	movs	r3, #48	; 0x30
 800a428:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a5dc <_vfiprintf_r+0x220>
 800a42c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a430:	f04f 0901 	mov.w	r9, #1
 800a434:	4623      	mov	r3, r4
 800a436:	469a      	mov	sl, r3
 800a438:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a43c:	b10a      	cbz	r2, 800a442 <_vfiprintf_r+0x86>
 800a43e:	2a25      	cmp	r2, #37	; 0x25
 800a440:	d1f9      	bne.n	800a436 <_vfiprintf_r+0x7a>
 800a442:	ebba 0b04 	subs.w	fp, sl, r4
 800a446:	d00b      	beq.n	800a460 <_vfiprintf_r+0xa4>
 800a448:	465b      	mov	r3, fp
 800a44a:	4622      	mov	r2, r4
 800a44c:	4629      	mov	r1, r5
 800a44e:	4630      	mov	r0, r6
 800a450:	f7ff ffa2 	bl	800a398 <__sfputs_r>
 800a454:	3001      	adds	r0, #1
 800a456:	f000 80a9 	beq.w	800a5ac <_vfiprintf_r+0x1f0>
 800a45a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a45c:	445a      	add	r2, fp
 800a45e:	9209      	str	r2, [sp, #36]	; 0x24
 800a460:	f89a 3000 	ldrb.w	r3, [sl]
 800a464:	2b00      	cmp	r3, #0
 800a466:	f000 80a1 	beq.w	800a5ac <_vfiprintf_r+0x1f0>
 800a46a:	2300      	movs	r3, #0
 800a46c:	f04f 32ff 	mov.w	r2, #4294967295
 800a470:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a474:	f10a 0a01 	add.w	sl, sl, #1
 800a478:	9304      	str	r3, [sp, #16]
 800a47a:	9307      	str	r3, [sp, #28]
 800a47c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a480:	931a      	str	r3, [sp, #104]	; 0x68
 800a482:	4654      	mov	r4, sl
 800a484:	2205      	movs	r2, #5
 800a486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48a:	4854      	ldr	r0, [pc, #336]	; (800a5dc <_vfiprintf_r+0x220>)
 800a48c:	f7f5 feb0 	bl	80001f0 <memchr>
 800a490:	9a04      	ldr	r2, [sp, #16]
 800a492:	b9d8      	cbnz	r0, 800a4cc <_vfiprintf_r+0x110>
 800a494:	06d1      	lsls	r1, r2, #27
 800a496:	bf44      	itt	mi
 800a498:	2320      	movmi	r3, #32
 800a49a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a49e:	0713      	lsls	r3, r2, #28
 800a4a0:	bf44      	itt	mi
 800a4a2:	232b      	movmi	r3, #43	; 0x2b
 800a4a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a4ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a4ae:	d015      	beq.n	800a4dc <_vfiprintf_r+0x120>
 800a4b0:	9a07      	ldr	r2, [sp, #28]
 800a4b2:	4654      	mov	r4, sl
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	f04f 0c0a 	mov.w	ip, #10
 800a4ba:	4621      	mov	r1, r4
 800a4bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4c0:	3b30      	subs	r3, #48	; 0x30
 800a4c2:	2b09      	cmp	r3, #9
 800a4c4:	d94d      	bls.n	800a562 <_vfiprintf_r+0x1a6>
 800a4c6:	b1b0      	cbz	r0, 800a4f6 <_vfiprintf_r+0x13a>
 800a4c8:	9207      	str	r2, [sp, #28]
 800a4ca:	e014      	b.n	800a4f6 <_vfiprintf_r+0x13a>
 800a4cc:	eba0 0308 	sub.w	r3, r0, r8
 800a4d0:	fa09 f303 	lsl.w	r3, r9, r3
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	9304      	str	r3, [sp, #16]
 800a4d8:	46a2      	mov	sl, r4
 800a4da:	e7d2      	b.n	800a482 <_vfiprintf_r+0xc6>
 800a4dc:	9b03      	ldr	r3, [sp, #12]
 800a4de:	1d19      	adds	r1, r3, #4
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	9103      	str	r1, [sp, #12]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	bfbb      	ittet	lt
 800a4e8:	425b      	neglt	r3, r3
 800a4ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a4ee:	9307      	strge	r3, [sp, #28]
 800a4f0:	9307      	strlt	r3, [sp, #28]
 800a4f2:	bfb8      	it	lt
 800a4f4:	9204      	strlt	r2, [sp, #16]
 800a4f6:	7823      	ldrb	r3, [r4, #0]
 800a4f8:	2b2e      	cmp	r3, #46	; 0x2e
 800a4fa:	d10c      	bne.n	800a516 <_vfiprintf_r+0x15a>
 800a4fc:	7863      	ldrb	r3, [r4, #1]
 800a4fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a500:	d134      	bne.n	800a56c <_vfiprintf_r+0x1b0>
 800a502:	9b03      	ldr	r3, [sp, #12]
 800a504:	1d1a      	adds	r2, r3, #4
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	9203      	str	r2, [sp, #12]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	bfb8      	it	lt
 800a50e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a512:	3402      	adds	r4, #2
 800a514:	9305      	str	r3, [sp, #20]
 800a516:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a5ec <_vfiprintf_r+0x230>
 800a51a:	7821      	ldrb	r1, [r4, #0]
 800a51c:	2203      	movs	r2, #3
 800a51e:	4650      	mov	r0, sl
 800a520:	f7f5 fe66 	bl	80001f0 <memchr>
 800a524:	b138      	cbz	r0, 800a536 <_vfiprintf_r+0x17a>
 800a526:	9b04      	ldr	r3, [sp, #16]
 800a528:	eba0 000a 	sub.w	r0, r0, sl
 800a52c:	2240      	movs	r2, #64	; 0x40
 800a52e:	4082      	lsls	r2, r0
 800a530:	4313      	orrs	r3, r2
 800a532:	3401      	adds	r4, #1
 800a534:	9304      	str	r3, [sp, #16]
 800a536:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a53a:	4829      	ldr	r0, [pc, #164]	; (800a5e0 <_vfiprintf_r+0x224>)
 800a53c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a540:	2206      	movs	r2, #6
 800a542:	f7f5 fe55 	bl	80001f0 <memchr>
 800a546:	2800      	cmp	r0, #0
 800a548:	d03f      	beq.n	800a5ca <_vfiprintf_r+0x20e>
 800a54a:	4b26      	ldr	r3, [pc, #152]	; (800a5e4 <_vfiprintf_r+0x228>)
 800a54c:	bb1b      	cbnz	r3, 800a596 <_vfiprintf_r+0x1da>
 800a54e:	9b03      	ldr	r3, [sp, #12]
 800a550:	3307      	adds	r3, #7
 800a552:	f023 0307 	bic.w	r3, r3, #7
 800a556:	3308      	adds	r3, #8
 800a558:	9303      	str	r3, [sp, #12]
 800a55a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a55c:	443b      	add	r3, r7
 800a55e:	9309      	str	r3, [sp, #36]	; 0x24
 800a560:	e768      	b.n	800a434 <_vfiprintf_r+0x78>
 800a562:	fb0c 3202 	mla	r2, ip, r2, r3
 800a566:	460c      	mov	r4, r1
 800a568:	2001      	movs	r0, #1
 800a56a:	e7a6      	b.n	800a4ba <_vfiprintf_r+0xfe>
 800a56c:	2300      	movs	r3, #0
 800a56e:	3401      	adds	r4, #1
 800a570:	9305      	str	r3, [sp, #20]
 800a572:	4619      	mov	r1, r3
 800a574:	f04f 0c0a 	mov.w	ip, #10
 800a578:	4620      	mov	r0, r4
 800a57a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a57e:	3a30      	subs	r2, #48	; 0x30
 800a580:	2a09      	cmp	r2, #9
 800a582:	d903      	bls.n	800a58c <_vfiprintf_r+0x1d0>
 800a584:	2b00      	cmp	r3, #0
 800a586:	d0c6      	beq.n	800a516 <_vfiprintf_r+0x15a>
 800a588:	9105      	str	r1, [sp, #20]
 800a58a:	e7c4      	b.n	800a516 <_vfiprintf_r+0x15a>
 800a58c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a590:	4604      	mov	r4, r0
 800a592:	2301      	movs	r3, #1
 800a594:	e7f0      	b.n	800a578 <_vfiprintf_r+0x1bc>
 800a596:	ab03      	add	r3, sp, #12
 800a598:	9300      	str	r3, [sp, #0]
 800a59a:	462a      	mov	r2, r5
 800a59c:	4b12      	ldr	r3, [pc, #72]	; (800a5e8 <_vfiprintf_r+0x22c>)
 800a59e:	a904      	add	r1, sp, #16
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	f7fd fd23 	bl	8007fec <_printf_float>
 800a5a6:	4607      	mov	r7, r0
 800a5a8:	1c78      	adds	r0, r7, #1
 800a5aa:	d1d6      	bne.n	800a55a <_vfiprintf_r+0x19e>
 800a5ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5ae:	07d9      	lsls	r1, r3, #31
 800a5b0:	d405      	bmi.n	800a5be <_vfiprintf_r+0x202>
 800a5b2:	89ab      	ldrh	r3, [r5, #12]
 800a5b4:	059a      	lsls	r2, r3, #22
 800a5b6:	d402      	bmi.n	800a5be <_vfiprintf_r+0x202>
 800a5b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5ba:	f7fe faa4 	bl	8008b06 <__retarget_lock_release_recursive>
 800a5be:	89ab      	ldrh	r3, [r5, #12]
 800a5c0:	065b      	lsls	r3, r3, #25
 800a5c2:	f53f af1d 	bmi.w	800a400 <_vfiprintf_r+0x44>
 800a5c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5c8:	e71c      	b.n	800a404 <_vfiprintf_r+0x48>
 800a5ca:	ab03      	add	r3, sp, #12
 800a5cc:	9300      	str	r3, [sp, #0]
 800a5ce:	462a      	mov	r2, r5
 800a5d0:	4b05      	ldr	r3, [pc, #20]	; (800a5e8 <_vfiprintf_r+0x22c>)
 800a5d2:	a904      	add	r1, sp, #16
 800a5d4:	4630      	mov	r0, r6
 800a5d6:	f7fd ffad 	bl	8008534 <_printf_i>
 800a5da:	e7e4      	b.n	800a5a6 <_vfiprintf_r+0x1ea>
 800a5dc:	0800ad23 	.word	0x0800ad23
 800a5e0:	0800ad2d 	.word	0x0800ad2d
 800a5e4:	08007fed 	.word	0x08007fed
 800a5e8:	0800a399 	.word	0x0800a399
 800a5ec:	0800ad29 	.word	0x0800ad29

0800a5f0 <__swbuf_r>:
 800a5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5f2:	460e      	mov	r6, r1
 800a5f4:	4614      	mov	r4, r2
 800a5f6:	4605      	mov	r5, r0
 800a5f8:	b118      	cbz	r0, 800a602 <__swbuf_r+0x12>
 800a5fa:	6a03      	ldr	r3, [r0, #32]
 800a5fc:	b90b      	cbnz	r3, 800a602 <__swbuf_r+0x12>
 800a5fe:	f7fe f935 	bl	800886c <__sinit>
 800a602:	69a3      	ldr	r3, [r4, #24]
 800a604:	60a3      	str	r3, [r4, #8]
 800a606:	89a3      	ldrh	r3, [r4, #12]
 800a608:	071a      	lsls	r2, r3, #28
 800a60a:	d525      	bpl.n	800a658 <__swbuf_r+0x68>
 800a60c:	6923      	ldr	r3, [r4, #16]
 800a60e:	b31b      	cbz	r3, 800a658 <__swbuf_r+0x68>
 800a610:	6823      	ldr	r3, [r4, #0]
 800a612:	6922      	ldr	r2, [r4, #16]
 800a614:	1a98      	subs	r0, r3, r2
 800a616:	6963      	ldr	r3, [r4, #20]
 800a618:	b2f6      	uxtb	r6, r6
 800a61a:	4283      	cmp	r3, r0
 800a61c:	4637      	mov	r7, r6
 800a61e:	dc04      	bgt.n	800a62a <__swbuf_r+0x3a>
 800a620:	4621      	mov	r1, r4
 800a622:	4628      	mov	r0, r5
 800a624:	f7ff fdfc 	bl	800a220 <_fflush_r>
 800a628:	b9e0      	cbnz	r0, 800a664 <__swbuf_r+0x74>
 800a62a:	68a3      	ldr	r3, [r4, #8]
 800a62c:	3b01      	subs	r3, #1
 800a62e:	60a3      	str	r3, [r4, #8]
 800a630:	6823      	ldr	r3, [r4, #0]
 800a632:	1c5a      	adds	r2, r3, #1
 800a634:	6022      	str	r2, [r4, #0]
 800a636:	701e      	strb	r6, [r3, #0]
 800a638:	6962      	ldr	r2, [r4, #20]
 800a63a:	1c43      	adds	r3, r0, #1
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d004      	beq.n	800a64a <__swbuf_r+0x5a>
 800a640:	89a3      	ldrh	r3, [r4, #12]
 800a642:	07db      	lsls	r3, r3, #31
 800a644:	d506      	bpl.n	800a654 <__swbuf_r+0x64>
 800a646:	2e0a      	cmp	r6, #10
 800a648:	d104      	bne.n	800a654 <__swbuf_r+0x64>
 800a64a:	4621      	mov	r1, r4
 800a64c:	4628      	mov	r0, r5
 800a64e:	f7ff fde7 	bl	800a220 <_fflush_r>
 800a652:	b938      	cbnz	r0, 800a664 <__swbuf_r+0x74>
 800a654:	4638      	mov	r0, r7
 800a656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a658:	4621      	mov	r1, r4
 800a65a:	4628      	mov	r0, r5
 800a65c:	f000 f806 	bl	800a66c <__swsetup_r>
 800a660:	2800      	cmp	r0, #0
 800a662:	d0d5      	beq.n	800a610 <__swbuf_r+0x20>
 800a664:	f04f 37ff 	mov.w	r7, #4294967295
 800a668:	e7f4      	b.n	800a654 <__swbuf_r+0x64>
	...

0800a66c <__swsetup_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4b2a      	ldr	r3, [pc, #168]	; (800a718 <__swsetup_r+0xac>)
 800a670:	4605      	mov	r5, r0
 800a672:	6818      	ldr	r0, [r3, #0]
 800a674:	460c      	mov	r4, r1
 800a676:	b118      	cbz	r0, 800a680 <__swsetup_r+0x14>
 800a678:	6a03      	ldr	r3, [r0, #32]
 800a67a:	b90b      	cbnz	r3, 800a680 <__swsetup_r+0x14>
 800a67c:	f7fe f8f6 	bl	800886c <__sinit>
 800a680:	89a3      	ldrh	r3, [r4, #12]
 800a682:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a686:	0718      	lsls	r0, r3, #28
 800a688:	d422      	bmi.n	800a6d0 <__swsetup_r+0x64>
 800a68a:	06d9      	lsls	r1, r3, #27
 800a68c:	d407      	bmi.n	800a69e <__swsetup_r+0x32>
 800a68e:	2309      	movs	r3, #9
 800a690:	602b      	str	r3, [r5, #0]
 800a692:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a696:	81a3      	strh	r3, [r4, #12]
 800a698:	f04f 30ff 	mov.w	r0, #4294967295
 800a69c:	e034      	b.n	800a708 <__swsetup_r+0x9c>
 800a69e:	0758      	lsls	r0, r3, #29
 800a6a0:	d512      	bpl.n	800a6c8 <__swsetup_r+0x5c>
 800a6a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6a4:	b141      	cbz	r1, 800a6b8 <__swsetup_r+0x4c>
 800a6a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6aa:	4299      	cmp	r1, r3
 800a6ac:	d002      	beq.n	800a6b4 <__swsetup_r+0x48>
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	f7ff f8b4 	bl	800981c <_free_r>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	6363      	str	r3, [r4, #52]	; 0x34
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a6be:	81a3      	strh	r3, [r4, #12]
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	6063      	str	r3, [r4, #4]
 800a6c4:	6923      	ldr	r3, [r4, #16]
 800a6c6:	6023      	str	r3, [r4, #0]
 800a6c8:	89a3      	ldrh	r3, [r4, #12]
 800a6ca:	f043 0308 	orr.w	r3, r3, #8
 800a6ce:	81a3      	strh	r3, [r4, #12]
 800a6d0:	6923      	ldr	r3, [r4, #16]
 800a6d2:	b94b      	cbnz	r3, 800a6e8 <__swsetup_r+0x7c>
 800a6d4:	89a3      	ldrh	r3, [r4, #12]
 800a6d6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6de:	d003      	beq.n	800a6e8 <__swsetup_r+0x7c>
 800a6e0:	4621      	mov	r1, r4
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	f000 f884 	bl	800a7f0 <__smakebuf_r>
 800a6e8:	89a0      	ldrh	r0, [r4, #12]
 800a6ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6ee:	f010 0301 	ands.w	r3, r0, #1
 800a6f2:	d00a      	beq.n	800a70a <__swsetup_r+0x9e>
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	60a3      	str	r3, [r4, #8]
 800a6f8:	6963      	ldr	r3, [r4, #20]
 800a6fa:	425b      	negs	r3, r3
 800a6fc:	61a3      	str	r3, [r4, #24]
 800a6fe:	6923      	ldr	r3, [r4, #16]
 800a700:	b943      	cbnz	r3, 800a714 <__swsetup_r+0xa8>
 800a702:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a706:	d1c4      	bne.n	800a692 <__swsetup_r+0x26>
 800a708:	bd38      	pop	{r3, r4, r5, pc}
 800a70a:	0781      	lsls	r1, r0, #30
 800a70c:	bf58      	it	pl
 800a70e:	6963      	ldrpl	r3, [r4, #20]
 800a710:	60a3      	str	r3, [r4, #8]
 800a712:	e7f4      	b.n	800a6fe <__swsetup_r+0x92>
 800a714:	2000      	movs	r0, #0
 800a716:	e7f7      	b.n	800a708 <__swsetup_r+0x9c>
 800a718:	20000074 	.word	0x20000074

0800a71c <_raise_r>:
 800a71c:	291f      	cmp	r1, #31
 800a71e:	b538      	push	{r3, r4, r5, lr}
 800a720:	4604      	mov	r4, r0
 800a722:	460d      	mov	r5, r1
 800a724:	d904      	bls.n	800a730 <_raise_r+0x14>
 800a726:	2316      	movs	r3, #22
 800a728:	6003      	str	r3, [r0, #0]
 800a72a:	f04f 30ff 	mov.w	r0, #4294967295
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a732:	b112      	cbz	r2, 800a73a <_raise_r+0x1e>
 800a734:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a738:	b94b      	cbnz	r3, 800a74e <_raise_r+0x32>
 800a73a:	4620      	mov	r0, r4
 800a73c:	f000 f830 	bl	800a7a0 <_getpid_r>
 800a740:	462a      	mov	r2, r5
 800a742:	4601      	mov	r1, r0
 800a744:	4620      	mov	r0, r4
 800a746:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a74a:	f000 b817 	b.w	800a77c <_kill_r>
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d00a      	beq.n	800a768 <_raise_r+0x4c>
 800a752:	1c59      	adds	r1, r3, #1
 800a754:	d103      	bne.n	800a75e <_raise_r+0x42>
 800a756:	2316      	movs	r3, #22
 800a758:	6003      	str	r3, [r0, #0]
 800a75a:	2001      	movs	r0, #1
 800a75c:	e7e7      	b.n	800a72e <_raise_r+0x12>
 800a75e:	2400      	movs	r4, #0
 800a760:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a764:	4628      	mov	r0, r5
 800a766:	4798      	blx	r3
 800a768:	2000      	movs	r0, #0
 800a76a:	e7e0      	b.n	800a72e <_raise_r+0x12>

0800a76c <raise>:
 800a76c:	4b02      	ldr	r3, [pc, #8]	; (800a778 <raise+0xc>)
 800a76e:	4601      	mov	r1, r0
 800a770:	6818      	ldr	r0, [r3, #0]
 800a772:	f7ff bfd3 	b.w	800a71c <_raise_r>
 800a776:	bf00      	nop
 800a778:	20000074 	.word	0x20000074

0800a77c <_kill_r>:
 800a77c:	b538      	push	{r3, r4, r5, lr}
 800a77e:	4d07      	ldr	r5, [pc, #28]	; (800a79c <_kill_r+0x20>)
 800a780:	2300      	movs	r3, #0
 800a782:	4604      	mov	r4, r0
 800a784:	4608      	mov	r0, r1
 800a786:	4611      	mov	r1, r2
 800a788:	602b      	str	r3, [r5, #0]
 800a78a:	f7f7 febf 	bl	800250c <_kill>
 800a78e:	1c43      	adds	r3, r0, #1
 800a790:	d102      	bne.n	800a798 <_kill_r+0x1c>
 800a792:	682b      	ldr	r3, [r5, #0]
 800a794:	b103      	cbz	r3, 800a798 <_kill_r+0x1c>
 800a796:	6023      	str	r3, [r4, #0]
 800a798:	bd38      	pop	{r3, r4, r5, pc}
 800a79a:	bf00      	nop
 800a79c:	200045b8 	.word	0x200045b8

0800a7a0 <_getpid_r>:
 800a7a0:	f7f7 beac 	b.w	80024fc <_getpid>

0800a7a4 <__swhatbuf_r>:
 800a7a4:	b570      	push	{r4, r5, r6, lr}
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7ac:	2900      	cmp	r1, #0
 800a7ae:	b096      	sub	sp, #88	; 0x58
 800a7b0:	4615      	mov	r5, r2
 800a7b2:	461e      	mov	r6, r3
 800a7b4:	da0d      	bge.n	800a7d2 <__swhatbuf_r+0x2e>
 800a7b6:	89a3      	ldrh	r3, [r4, #12]
 800a7b8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a7bc:	f04f 0100 	mov.w	r1, #0
 800a7c0:	bf0c      	ite	eq
 800a7c2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a7c6:	2340      	movne	r3, #64	; 0x40
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	6031      	str	r1, [r6, #0]
 800a7cc:	602b      	str	r3, [r5, #0]
 800a7ce:	b016      	add	sp, #88	; 0x58
 800a7d0:	bd70      	pop	{r4, r5, r6, pc}
 800a7d2:	466a      	mov	r2, sp
 800a7d4:	f000 f848 	bl	800a868 <_fstat_r>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	dbec      	blt.n	800a7b6 <__swhatbuf_r+0x12>
 800a7dc:	9901      	ldr	r1, [sp, #4]
 800a7de:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a7e2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a7e6:	4259      	negs	r1, r3
 800a7e8:	4159      	adcs	r1, r3
 800a7ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7ee:	e7eb      	b.n	800a7c8 <__swhatbuf_r+0x24>

0800a7f0 <__smakebuf_r>:
 800a7f0:	898b      	ldrh	r3, [r1, #12]
 800a7f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7f4:	079d      	lsls	r5, r3, #30
 800a7f6:	4606      	mov	r6, r0
 800a7f8:	460c      	mov	r4, r1
 800a7fa:	d507      	bpl.n	800a80c <__smakebuf_r+0x1c>
 800a7fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a800:	6023      	str	r3, [r4, #0]
 800a802:	6123      	str	r3, [r4, #16]
 800a804:	2301      	movs	r3, #1
 800a806:	6163      	str	r3, [r4, #20]
 800a808:	b002      	add	sp, #8
 800a80a:	bd70      	pop	{r4, r5, r6, pc}
 800a80c:	ab01      	add	r3, sp, #4
 800a80e:	466a      	mov	r2, sp
 800a810:	f7ff ffc8 	bl	800a7a4 <__swhatbuf_r>
 800a814:	9900      	ldr	r1, [sp, #0]
 800a816:	4605      	mov	r5, r0
 800a818:	4630      	mov	r0, r6
 800a81a:	f7ff f873 	bl	8009904 <_malloc_r>
 800a81e:	b948      	cbnz	r0, 800a834 <__smakebuf_r+0x44>
 800a820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a824:	059a      	lsls	r2, r3, #22
 800a826:	d4ef      	bmi.n	800a808 <__smakebuf_r+0x18>
 800a828:	f023 0303 	bic.w	r3, r3, #3
 800a82c:	f043 0302 	orr.w	r3, r3, #2
 800a830:	81a3      	strh	r3, [r4, #12]
 800a832:	e7e3      	b.n	800a7fc <__smakebuf_r+0xc>
 800a834:	89a3      	ldrh	r3, [r4, #12]
 800a836:	6020      	str	r0, [r4, #0]
 800a838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a83c:	81a3      	strh	r3, [r4, #12]
 800a83e:	9b00      	ldr	r3, [sp, #0]
 800a840:	6163      	str	r3, [r4, #20]
 800a842:	9b01      	ldr	r3, [sp, #4]
 800a844:	6120      	str	r0, [r4, #16]
 800a846:	b15b      	cbz	r3, 800a860 <__smakebuf_r+0x70>
 800a848:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a84c:	4630      	mov	r0, r6
 800a84e:	f000 f81d 	bl	800a88c <_isatty_r>
 800a852:	b128      	cbz	r0, 800a860 <__smakebuf_r+0x70>
 800a854:	89a3      	ldrh	r3, [r4, #12]
 800a856:	f023 0303 	bic.w	r3, r3, #3
 800a85a:	f043 0301 	orr.w	r3, r3, #1
 800a85e:	81a3      	strh	r3, [r4, #12]
 800a860:	89a3      	ldrh	r3, [r4, #12]
 800a862:	431d      	orrs	r5, r3
 800a864:	81a5      	strh	r5, [r4, #12]
 800a866:	e7cf      	b.n	800a808 <__smakebuf_r+0x18>

0800a868 <_fstat_r>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4d07      	ldr	r5, [pc, #28]	; (800a888 <_fstat_r+0x20>)
 800a86c:	2300      	movs	r3, #0
 800a86e:	4604      	mov	r4, r0
 800a870:	4608      	mov	r0, r1
 800a872:	4611      	mov	r1, r2
 800a874:	602b      	str	r3, [r5, #0]
 800a876:	f7f7 fea8 	bl	80025ca <_fstat>
 800a87a:	1c43      	adds	r3, r0, #1
 800a87c:	d102      	bne.n	800a884 <_fstat_r+0x1c>
 800a87e:	682b      	ldr	r3, [r5, #0]
 800a880:	b103      	cbz	r3, 800a884 <_fstat_r+0x1c>
 800a882:	6023      	str	r3, [r4, #0]
 800a884:	bd38      	pop	{r3, r4, r5, pc}
 800a886:	bf00      	nop
 800a888:	200045b8 	.word	0x200045b8

0800a88c <_isatty_r>:
 800a88c:	b538      	push	{r3, r4, r5, lr}
 800a88e:	4d06      	ldr	r5, [pc, #24]	; (800a8a8 <_isatty_r+0x1c>)
 800a890:	2300      	movs	r3, #0
 800a892:	4604      	mov	r4, r0
 800a894:	4608      	mov	r0, r1
 800a896:	602b      	str	r3, [r5, #0]
 800a898:	f7f7 fea7 	bl	80025ea <_isatty>
 800a89c:	1c43      	adds	r3, r0, #1
 800a89e:	d102      	bne.n	800a8a6 <_isatty_r+0x1a>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	b103      	cbz	r3, 800a8a6 <_isatty_r+0x1a>
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	bd38      	pop	{r3, r4, r5, pc}
 800a8a8:	200045b8 	.word	0x200045b8

0800a8ac <_init>:
 800a8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ae:	bf00      	nop
 800a8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8b2:	bc08      	pop	{r3}
 800a8b4:	469e      	mov	lr, r3
 800a8b6:	4770      	bx	lr

0800a8b8 <_fini>:
 800a8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ba:	bf00      	nop
 800a8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8be:	bc08      	pop	{r3}
 800a8c0:	469e      	mov	lr, r3
 800a8c2:	4770      	bx	lr
