#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
	VCLK_VDD_MIF = DFS_VCLK_TYPE,
	VCLK_VDD_G3D1,
	VCLK_VDD_CPUCL0,
	VCLK_VDD_CPUCL1,
	VCLK_VDD_G3D00,
	VCLK_VDD_G3D01,
	VCLK_VDD_AUD,
	VCLK_VDD_INT_CMU,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_MUX_CLK_AUD_UAIF3 = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_MUX_BUSC_CMUREF,
	VCLK_MUX_BUSMC_CMUREF,
	VCLK_MUX_CMU_CMUREF,
	VCLK_MUX_CPUCL1_CMUREF,
	VCLK_MUX_MIF_CMUREF,
	VCLK_DIV_CLK_AUD_MCLK,
	VCLK_CLK_CMU_PLLCLKOUT,
	VCLK_CLKCMU_HPM,
	VCLK_DIV_CLK_CPUCL0_SHORTSTOP,
	VCLK_MUX_CLKCMU_CPUCL0_SWITCH,
	VCLK_DIV_CLK_CLUSTER0_PERIPHCLK,
	VCLK_DIV_CLK_CPUCL1_SHORTSTOP,
	VCLK_MUX_CLKCMU_CPUCL1_SWITCH,
	VCLK_DIV_CLK_CLUSTER1_PERIPHCLK,
	VCLK_DIV_CLK_FSYS1_MMC_CARD,
	VCLK_DIV_CLK_PERIC0_USI00_USI,
	VCLK_DIV_CLK_PERIC1_USI_I2C,
	VCLK_CLK_SFI_PLLCLKOUT,
	VCLK_DIV_CLK_SFI_USI14,
	VCLK_DIV_CLK_SFI_USI13,
	VCLK_DIV_CLK_SFI_CPU_PCLKDBG,
	VCLK_DIV_CLK_SFI_CAN0,
	VCLK_DIV_CLK_SFI_CAN1,
	VCLK_DIV_CLK_SFI_USI15,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_BLK_CMU = (MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_BLK_S2D,
	VCLK_BLK_SFI,
	VCLK_BLK_APM,
	VCLK_BLK_CPUCL0,
	VCLK_BLK_CPUCL1,
	VCLK_BLK_FSYS0,
	VCLK_BLK_FSYS2,
	VCLK_BLK_ACC,
	VCLK_BLK_AUD,
	VCLK_BLK_BUSC,
	VCLK_BLK_BUSMC,
	VCLK_BLK_CORE,
	VCLK_BLK_DNC,
	VCLK_BLK_DPUM,
	VCLK_BLK_DPUS,
	VCLK_BLK_DPUS1,
	VCLK_BLK_G2D,
	VCLK_BLK_G3D00,
	VCLK_BLK_G3D01,
	VCLK_BLK_G3D1,
	VCLK_BLK_ISPB,
	VCLK_BLK_MFC,
	VCLK_BLK_NPU,
	VCLK_BLK_TAA,
	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_IP_LHM_AXI_P_ACC = (MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_IP_LHS_AXI_D0_ACC,
	VCLK_IP_BTM_ACC,
	VCLK_IP_SYSREG_ACC,
	VCLK_IP_LHS_AST_C2C_ACCTAA0,
	VCLK_IP_LHS_AST_OTF_ACCTAA1,
	VCLK_IP_D_TZPC_ACC,
	VCLK_IP_LHS_AST_OTF_ACCTAA0,
	VCLK_IP_XIU_D_ACC_KITT,
	VCLK_IP_VGEN_LITE_ACC,
	VCLK_IP_PPMU_ACC,
	VCLK_IP_QE_GDC0,
	VCLK_IP_QE_GDC1,
	VCLK_IP_QE_ISPPRE,
	VCLK_IP_QE_VRA,
	VCLK_IP_SYSMMU_ACC,
	VCLK_IP_APB_ASYNC_CSIS0,
	VCLK_IP_HUB,
	VCLK_IP_LHS_AST_C2C_ACCTAA1,
	VCLK_IP_LHM_AST_C2C_ISPB0ACC,
	VCLK_IP_LHM_AST_C2C_ISPB1ACC,
	VCLK_IP_LHS_AST_D0_ACCDPUM,
	VCLK_IP_LHS_AST_D1_ACCDPUM,
	VCLK_IP_LHM_AST_OTF_ISPB0ACC,
	VCLK_IP_LHM_AST_OTF_ISPB1ACC,
	VCLK_IP_CSIS_LINK_MUX3X6,
	VCLK_IP_VGEN_ISPPRE,
	VCLK_IP_SYSMMU_ISPPRE,
	VCLK_IP_PPMU_ISPPRE,
	VCLK_IP_ACC_CMU_ACC,
	VCLK_IP_LHS_AXI_D1_ACC,
	VCLK_IP_BTM_ISPPRE,
	VCLK_IP_LHS_AXI_D_APM,
	VCLK_IP_LHM_AXI_P_APM,
	VCLK_IP_WDT_APM,
	VCLK_IP_SYSREG_APM,
	VCLK_IP_MAILBOX_APM_AP,
	VCLK_IP_APBIF_PMU_ALIVE,
	VCLK_IP_INTMEM,
	VCLK_IP_LHS_AXI_G_SCAN2DRAM,
	VCLK_IP_PMU_INTR_GEN,
	VCLK_IP_SPEEDY_APM,
	VCLK_IP_XIU_DP_APM,
	VCLK_IP_APM_CMU_APM,
	VCLK_IP_GREBEINTEGRATION,
	VCLK_IP_APBIF_GPIO_ALIVE,
	VCLK_IP_APBIF_TOP_RTC,
	VCLK_IP_SS_DBGCORE,
	VCLK_IP_D_TZPC_APM,
	VCLK_IP_MAILBOX_AP_DBGCORE,
	VCLK_IP_LHS_AXI_G_DBGCORE,
	VCLK_IP_APBIF_RTC,
	VCLK_IP_ROM_CRC32_HCU,
	VCLK_IP_ROM_CRC32_HOST,
	VCLK_IP_MAILBOX_APM_SFI0,
	VCLK_IP_LHM_AXI_P_SFIAPM,
	VCLK_IP_SPEEDY_SUB0_APM,
	VCLK_IP_MAILBOX_APM_SFI1,
	VCLK_IP_AUD_CMU_AUD,
	VCLK_IP_LHS_AXI_D_AUD,
	VCLK_IP_PPMU_D_AUD,
	VCLK_IP_SYSREG_AUD,
	VCLK_IP_ABOX,
	VCLK_IP_GPIO_AUD,
	VCLK_IP_AXI_US_32TO128,
	VCLK_IP_BTM_D_AUD,
	VCLK_IP_PERI_AXI_ASB,
	VCLK_IP_LHM_AXI_P_AUD,
	VCLK_IP_WDT_AUD0,
	VCLK_IP_DFTMUX_AUD,
	VCLK_IP_SYSMMU_AXI_D_AUD,
	VCLK_IP_AD_APB_SMMU_AUD_S1_NS,
	VCLK_IP_AD_APB_SMMU_AUD_S1_S,
	VCLK_IP_AD_APB_SMMU_AUD_S2,
	VCLK_IP_WDT_AUD1,
	VCLK_IP_WDT_AUD2,
	VCLK_IP_WDT_AUD3,
	VCLK_IP_AD_APB_VGEN_AUD0,
	VCLK_IP_VGEN_AUD0,
	VCLK_IP_VGEN_AUD1,
	VCLK_IP_VGEN_LITE_AUD,
	VCLK_IP_AD_APB_VGEN_AUD1,
	VCLK_IP_D_TZPC_AUD,
	VCLK_IP_TREX_D_BUSC,
	VCLK_IP_SYSREG_BUSC,
	VCLK_IP_D_TZPC_BUSC,
	VCLK_IP_LHM_ACEL_D_FSYS1,
	VCLK_IP_LHM_AXI_D0_DPUM,
	VCLK_IP_LHM_AXI_D0_DPUS0,
	VCLK_IP_LHM_AXI_D0_DPUS1,
	VCLK_IP_LHM_ACEL_D1_G2D,
	VCLK_IP_LHM_AXI_D0_MFC,
	VCLK_IP_LHM_AXI_D1_DPUM,
	VCLK_IP_LHM_AXI_D1_DPUS0,
	VCLK_IP_LHM_AXI_D1_DPUS1,
	VCLK_IP_LHM_ACEL_D0_G2D,
	VCLK_IP_LHM_AXI_D1_MFC,
	VCLK_IP_LHM_AXI_D2_DPUM,
	VCLK_IP_LHM_AXI_D2_DPUS0,
	VCLK_IP_LHM_AXI_D2_DPUS1,
	VCLK_IP_LHM_ACEL_D2_G2D,
	VCLK_IP_LHM_AXI_D3_DPUM,
	VCLK_IP_LHM_AXI_D3_DPUS0,
	VCLK_IP_LHM_AXI_D3_DPUS1,
	VCLK_IP_LHM_AXI_D0_ACC,
	VCLK_IP_LHM_AXI_D_ISPB0,
	VCLK_IP_LHM_AXI_D_ISPB1,
	VCLK_IP_LHM_AXI_D_TAA0,
	VCLK_IP_LHM_AXI_D_TAA1,
	VCLK_IP_LHS_DBG_G_BUSC,
	VCLK_IP_LHM_AXI_D1_ACC,
	VCLK_IP_TREX_P_BUSMC,
	VCLK_IP_ADM_AHB_SSS,
	VCLK_IP_AD_APB_PUF,
	VCLK_IP_BAAW_D_SSS,
	VCLK_IP_BAAW_P_SFI_BUSC,
	VCLK_IP_LHM_AXI_D_BUSMC_DP,
	VCLK_IP_LHM_AXI_D_SSS,
	VCLK_IP_LHS_AXI_D_SSS,
	VCLK_IP_LHS_AXI_D0_PCIE,
	VCLK_IP_LHS_AXI_D1_PCIE,
	VCLK_IP_LHS_AXI_P_ACC,
	VCLK_IP_LHS_AXI_P_AUD,
	VCLK_IP_LHS_AXI_P_BUSMC,
	VCLK_IP_LHS_AXI_P_DPTX,
	VCLK_IP_LHS_AXI_P_DPUM,
	VCLK_IP_LHS_AXI_P_DPUS0,
	VCLK_IP_LHS_AXI_P_DPUS1,
	VCLK_IP_LHS_AXI_P_FSYS2,
	VCLK_IP_LHS_AXI_P_FSYS0,
	VCLK_IP_LHS_AXI_P_FSYS1,
	VCLK_IP_LHS_AXI_P_G2D,
	VCLK_IP_LHS_AXI_P_ISPB0,
	VCLK_IP_LHS_AXI_P_ISPB1,
	VCLK_IP_LHS_AXI_P_MFC,
	VCLK_IP_LHS_AXI_P_MIF0,
	VCLK_IP_LHS_AXI_P_MIF1,
	VCLK_IP_LHS_AXI_P_MIF2,
	VCLK_IP_LHS_AXI_P_MIF3,
	VCLK_IP_LHS_AXI_P_PERIC0,
	VCLK_IP_LHS_AXI_P_PERIC1,
	VCLK_IP_LHS_AXI_P_PERIS,
	VCLK_IP_LHS_AXI_P_TAA0,
	VCLK_IP_LHS_AXI_P_TAA1,
	VCLK_IP_PUF,
	VCLK_IP_XIU_D_BUSC,
	VCLK_IP_VGEN_LITE_BUSC,
	VCLK_IP_SSS,
	VCLK_IP_SIREX,
	VCLK_IP_RTIC,
	VCLK_IP_QE_SSS,
	VCLK_IP_QE_RTIC,
	VCLK_IP_BUSC_CMU_BUSC,
	VCLK_IP_LHS_AXI_P_DNC,
	VCLK_IP_LHS_AXI_P_NPU00,
	VCLK_IP_LHS_AXI_P_NPU01,
	VCLK_IP_LHS_AXI_P_NPU10,
	VCLK_IP_LHS_AXI_P_NPU11,
	VCLK_IP_LHM_ACEL_D_FSYS2,
	VCLK_IP_SYSMMU_BUSC,
	VCLK_IP_LHS_AXI_P_SFI,
	VCLK_IP_LHS_AXI_D_DNCSRAM,
	VCLK_IP_AD_APB_SYSMMU_BUSC,
	VCLK_IP_BUSMC_CMU_BUSMC,
	VCLK_IP_SYSREG_BUSMC,
	VCLK_IP_BUSIF_CMUTOPC,
	VCLK_IP_TREX_D0_BUSMC,
	VCLK_IP_LHM_ACEL_D0_FSYS0,
	VCLK_IP_LHM_ACEL_D7_DNC,
	VCLK_IP_LHM_ACEL_D1_FSYS0,
	VCLK_IP_LHM_AXI_D_APM,
	VCLK_IP_TREX_RB_BUSMC,
	VCLK_IP_WRAP2_CONV_BUSMC,
	VCLK_IP_VGEN_PDMA0,
	VCLK_IP_PDMA0,
	VCLK_IP_SPDMA,
	VCLK_IP_D_TZPC_BUSMC,
	VCLK_IP_MMCACHE0,
	VCLK_IP_TREX_D1_BUSMC,
	VCLK_IP_LHS_DBG_G_BUSMC,
	VCLK_IP_QE_SPDMA,
	VCLK_IP_QE_PDMA0,
	VCLK_IP_XIU_D0_BUSMC,
	VCLK_IP_AD_APB_MMCACHE0_NS,
	VCLK_IP_LHM_ACEL_DC_DNC,
	VCLK_IP_LHM_AXI_D_SFI,
	VCLK_IP_LHM_AXI_D_AUD,
	VCLK_IP_MMCACHE1,
	VCLK_IP_LHS_AXI_D_BUSMC_DP,
	VCLK_IP_LHM_AXI_P_BUSMC,
	VCLK_IP_LHM_ACEL_D0_DNC,
	VCLK_IP_LHM_ACEL_D1_DNC,
	VCLK_IP_LHM_ACEL_D2_DNC,
	VCLK_IP_LHM_ACEL_D3_DNC,
	VCLK_IP_LHM_ACEL_D4_DNC,
	VCLK_IP_LHM_ACEL_D5_DNC,
	VCLK_IP_LHM_ACEL_D6_DNC,
	VCLK_IP_SYSMMU_BUSMC,
	VCLK_IP_VGEN_LITE_APM,
	VCLK_IP_VGEN_SFI,
	VCLK_IP_SYSMMU_SFI,
	VCLK_IP_SFMPU_BUSMC,
	VCLK_IP_CORE_CMU_CORE,
	VCLK_IP_SYSREG_CORE,
	VCLK_IP_MPACE2AXI_0,
	VCLK_IP_MPACE2AXI_1,
	VCLK_IP_PPC_DEBUG_CCI,
	VCLK_IP_TREX_P0_CORE,
	VCLK_IP_PPMU_CPUCL1_0,
	VCLK_IP_LHM_DBG_G0_DMC0,
	VCLK_IP_LHM_DBG_G1_DMC0,
	VCLK_IP_LHM_DBG_G0_DMC1,
	VCLK_IP_LHM_DBG_G1_DMC1,
	VCLK_IP_LHS_ATB_T_BDU,
	VCLK_IP_ADM_APB_G_BDU,
	VCLK_IP_BDU,
	VCLK_IP_TREX_P1_CORE,
	VCLK_IP_LHS_AXI_P_G3D00,
	VCLK_IP_LHS_AXI_P_CPUCL0,
	VCLK_IP_LHS_AXI_P_CPUCL1,
	VCLK_IP_LHM_ACE_D0_G3D1,
	VCLK_IP_LHM_ACE_D1_G3D1,
	VCLK_IP_LHM_ACE_D2_G3D1,
	VCLK_IP_LHM_ACE_D3_G3D1,
	VCLK_IP_TREX_D_CORE,
	VCLK_IP_PPCFW_G3D0_0,
	VCLK_IP_LHS_AXI_P_APM,
	VCLK_IP_PPMU_CPUCL1_1,
	VCLK_IP_D_TZPC_CORE,
	VCLK_IP_PPC_CPUCL1_0,
	VCLK_IP_PPC_CPUCL1_1,
	VCLK_IP_PPC_G3D1_0,
	VCLK_IP_PPC_G3D1_1,
	VCLK_IP_PPC_G3D1_2,
	VCLK_IP_PPC_G3D1_3,
	VCLK_IP_PPC_IRPS0,
	VCLK_IP_PPC_IRPS1,
	VCLK_IP_LHM_DBG_G_BUSC,
	VCLK_IP_MPACE_ASB_D0_MIF,
	VCLK_IP_MPACE_ASB_D1_MIF,
	VCLK_IP_MPACE_ASB_D2_MIF,
	VCLK_IP_MPACE_ASB_D3_MIF,
	VCLK_IP_LHM_AXI_G_CSSYS,
	VCLK_IP_AXI_ASB_CSSYS,
	VCLK_IP_CCI,
	VCLK_IP_LHM_ACE_D0_CLUSTER1,
	VCLK_IP_LHM_ACE_D_G3D00,
	VCLK_IP_LHM_ACE_D1_CLUSTER1,
	VCLK_IP_LHM_ACE_D_G3D01,
	VCLK_IP_LHM_DBG_G0_DMC2,
	VCLK_IP_LHM_DBG_G1_DMC2,
	VCLK_IP_LHM_DBG_G0_DMC3,
	VCLK_IP_LHM_DBG_G1_DMC3,
	VCLK_IP_LHS_AXI_P_G3D1,
	VCLK_IP_MPACE_ASB_D4_MIF,
	VCLK_IP_MPACE_ASB_D5_MIF,
	VCLK_IP_MPACE_ASB_D6_MIF,
	VCLK_IP_MPACE_ASB_D7_MIF,
	VCLK_IP_PPCFW_G3D1,
	VCLK_IP_PPC_G3D0_0,
	VCLK_IP_PPC_G3D0_1,
	VCLK_IP_PPC_IRPS2,
	VCLK_IP_PPC_IRPS3,
	VCLK_IP_PPCFW_G3D0_1,
	VCLK_IP_LHS_AXI_P_G3D01,
	VCLK_IP_LHM_DBG_G_BUSMC,
	VCLK_IP_PPMU_CPUCL0_0,
	VCLK_IP_PPMU_CPUCL0_1,
	VCLK_IP_PPC_CPUCL0_0,
	VCLK_IP_PPC_CPUCL0_1,
	VCLK_IP_LHM_ACE_D0_CLUSTER0,
	VCLK_IP_LHM_ACE_D1_CLUSTER0,
	VCLK_IP_ACE_SLICE_G3D1_0,
	VCLK_IP_ACE_SLICE_G3D1_1,
	VCLK_IP_ACE_SLICE_G3D1_2,
	VCLK_IP_ACE_SLICE_G3D1_3,
	VCLK_IP_PPMU_G3D1_0,
	VCLK_IP_PPMU_G3D1_1,
	VCLK_IP_PPMU_G3D1_2,
	VCLK_IP_PPMU_G3D1_3,
	VCLK_IP_SYSMMU_G3D0_0,
	VCLK_IP_SYSMMU_G3D0_1,
	VCLK_IP_SYSMMU_G3D1_0,
	VCLK_IP_SYSMMU_G3D1_1,
	VCLK_IP_SYSMMU_G3D1_2,
	VCLK_IP_SYSMMU_G3D1_3,
	VCLK_IP_XIU_D_CORE,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D0_0,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D0_1,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D1_0,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D1_1,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D1_2,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D1_3,
	VCLK_IP_ACE_SLICE_G3D0_0,
	VCLK_IP_ACE_SLICE_G3D0_1,
	VCLK_IP_ACE_SLICE_G3D1_1_0,
	VCLK_IP_ACE_SLICE_G3D1_1_1,
	VCLK_IP_ACE_SLICE_G3D1_1_2,
	VCLK_IP_ACE_SLICE_G3D1_1_3,
	VCLK_IP_G3D0_0_QOS,
	VCLK_IP_LITTLE_QOS_0,
	VCLK_IP_LITTLE_QOS_1,
	VCLK_IP_BIG_QOS_0,
	VCLK_IP_BIG_QOS_1,
	VCLK_IP_G3D0_1_QOS,
	VCLK_IP_G3D1_0_QOS,
	VCLK_IP_G3D1_1_QOS,
	VCLK_IP_G3D1_2_QOS,
	VCLK_IP_G3D1_3_QOS,
	VCLK_IP_SYSREG_CPUCL0,
	VCLK_IP_CSSYS,
	VCLK_IP_LHM_ATB_T_BDU,
	VCLK_IP_LHM_ATB_T0_CLUSTER0,
	VCLK_IP_LHM_ATB_T0_CLUSTER1,
	VCLK_IP_LHM_ATB_T1_CLUSTER0,
	VCLK_IP_LHM_ATB_T1_CLUSTER1,
	VCLK_IP_LHM_ATB_T2_CLUSTER0,
	VCLK_IP_LHM_ATB_T3_CLUSTER0,
	VCLK_IP_SECJTAG,
	VCLK_IP_LHM_AXI_P_CPUCL0,
	VCLK_IP_LHS_ACE_D0_CLUSTER0,
	VCLK_IP_LHS_ATB_T0_CLUSTER0,
	VCLK_IP_LHS_ATB_T1_CLUSTER0,
	VCLK_IP_LHS_ATB_T2_CLUSTER0,
	VCLK_IP_LHS_ATB_T3_CLUSTER0,
	VCLK_IP_CPUCL0_CMU_CPUCL0,
	VCLK_IP_CLUSTER0,
	VCLK_IP_D_TZPC_CPUCL0,
	VCLK_IP_LHS_AXI_G_INT_CSSYS,
	VCLK_IP_LHM_AXI_G_INT_CSSYS,
	VCLK_IP_XIU_P_CPUCL0,
	VCLK_IP_XIU_DP_CSSYS,
	VCLK_IP_TREX_CPUCL0,
	VCLK_IP_AXI_US_32TO64_G_DBGCORE,
	VCLK_IP_LHS_AXI_G_CSSYS,
	VCLK_IP_APB_ASYNC_P_CSSYS_0,
	VCLK_IP_LHS_AXI_G_INT_ETR,
	VCLK_IP_LHM_AXI_G_INT_ETR,
	VCLK_IP_BPS_CPUCL0,
	VCLK_IP_LHS_ACE_D1_CLUSTER0,
	VCLK_IP_LHM_ATB_T2_CLUSTER1,
	VCLK_IP_LHM_ATB_T3_CLUSTER1,
	VCLK_IP_LHM_ATB_DT0_SFI,
	VCLK_IP_LHM_ATB_DT1_SFI,
	VCLK_IP_LHM_ATB_IT0_SFI,
	VCLK_IP_LHM_ATB_IT1_SFI,
	VCLK_IP_ADM_APB_G_CLUSTER0,
	VCLK_IP_XIU_DP_DBGCORE,
	VCLK_IP_LHM_AXI_G_INT_STM,
	VCLK_IP_LHS_AXI_G_INT_STM,
	VCLK_IP_LHM_AXI_G_INT_DBGCORE,
	VCLK_IP_LHM_AXI_G_DBGCORE,
	VCLK_IP_LHS_AXI_G_INT_DBGCORE,
	VCLK_IP_HPM_APBIF_CPUCL0,
	VCLK_IP_HPM_CPUCL0,
	VCLK_IP_CLUSTER1,
	VCLK_IP_CPUCL1_CMU_CPUCL1,
	VCLK_IP_SYSREG_CPUCL1,
	VCLK_IP_LHS_ATB_T3_CLUSTER1,
	VCLK_IP_LHS_ATB_T2_CLUSTER1,
	VCLK_IP_LHS_ATB_T1_CLUSTER1,
	VCLK_IP_LHS_ATB_T0_CLUSTER1,
	VCLK_IP_LHS_ACE_D0_CLUSTER1,
	VCLK_IP_LHM_AXI_P_CPUCL1,
	VCLK_IP_D_TZPC_CPUCL1,
	VCLK_IP_LHS_ACE_D1_CLUSTER1,
	VCLK_IP_ADM_APB_G_CLUSTER1,
	VCLK_IP_HPM_CPUCL1,
	VCLK_IP_HPM_APBIF_CPUCL1,
	VCLK_IP_LHS_AXI_D_NPU00,
	VCLK_IP_DNC_CMU_DNC,
	VCLK_IP_D_TZPC_DNC,
	VCLK_IP_LHM_AST_D_NPU0_UNIT1_DONE,
	VCLK_IP_LHM_AST_D_NPU1_UNIT0_DONE,
	VCLK_IP_LHM_AST_D_NPU1_UNIT1_DONE,
	VCLK_IP_LHM_AST_D_NPU0_UNIT0_DONE,
	VCLK_IP_LHS_AST_D_NPU0_UNIT1_SETREG,
	VCLK_IP_LHS_AST_D_NPU1_UNIT0_SETREG,
	VCLK_IP_LHS_AST_D_NPU1_UNIT1_SETREG,
	VCLK_IP_LHS_AXI_D_NPU01,
	VCLK_IP_LHS_AXI_D_NPU10,
	VCLK_IP_LHS_AXI_D_NPU11,
	VCLK_IP_LHS_AST_D_NPU0_UNIT0_SETREG,
	VCLK_IP_IP_NPUC,
	VCLK_IP_SYSREG_DNC,
	VCLK_IP_VGEN_LITE_DNC,
	VCLK_IP_TREX_D_DNC,
	VCLK_IP_LHM_AXI_INT_DSPC_NPUC0,
	VCLK_IP_LHS_AXI_INT_NPUC_DSPC0,
	VCLK_IP_IP_DSPC,
	VCLK_IP_LHM_AXI_INT_D0_SDMA0,
	VCLK_IP_LHM_AXI_INT_D0_SDMA1,
	VCLK_IP_LHM_AXI_INT_D0_SDMA2,
	VCLK_IP_LHM_AXI_INT_D1_SDMA0,
	VCLK_IP_LHM_AXI_INT_D1_SDMA1,
	VCLK_IP_LHM_AXI_INT_D1_SDMA2,
	VCLK_IP_LHM_AXI_INT_D_SRAMDMA,
	VCLK_IP_PPMU_D0,
	VCLK_IP_PPMU_D1,
	VCLK_IP_PPMU_D2,
	VCLK_IP_PPMU_D3,
	VCLK_IP_PPMU_D4,
	VCLK_IP_PPMU_D5,
	VCLK_IP_PPMU_DC,
	VCLK_IP_SYSMMU_D0_DNCDMA,
	VCLK_IP_SYSMMU_D0_DNCFLC,
	VCLK_IP_SYSMMU_D1_DNCDMA,
	VCLK_IP_SYSMMU_D1_DNCFLC,
	VCLK_IP_SYSMMU_D2_DNCDMA,
	VCLK_IP_SYSMMU_D2_DNCFLC,
	VCLK_IP_SYSMMU_DC_DNC,
	VCLK_IP_D0_BTM_DNC,
	VCLK_IP_DC_BTM_DNC,
	VCLK_IP_D1_BTM_DNC,
	VCLK_IP_D2_BTM_DNC,
	VCLK_IP_D3_BTM_DNC,
	VCLK_IP_D4_BTM_DNC,
	VCLK_IP_D5_BTM_DNC,
	VCLK_IP_LHS_AXI_INT_NPUC_DSPC1,
	VCLK_IP_XIU_D1_DSPC_WRAPPER,
	VCLK_IP_LHM_AXI_D_DNCSRAM,
	VCLK_IP_LHS_ACEL_D0_DNC,
	VCLK_IP_LHS_ACEL_D1_DNC,
	VCLK_IP_LHS_ACEL_D2_DNC,
	VCLK_IP_LHS_ACEL_D3_DNC,
	VCLK_IP_LHS_ACEL_D4_DNC,
	VCLK_IP_LHS_ACEL_D5_DNC,
	VCLK_IP_LHS_ACEL_D6_DNC,
	VCLK_IP_LHS_ACEL_DC_DNC,
	VCLK_IP_LHS_ACEL_D7_DNC,
	VCLK_IP_LHM_AXI_INT_DSPC0,
	VCLK_IP_LHM_AXI_INT_NPUC_DSPC0,
	VCLK_IP_LHM_AXI_INT_NPUC_DSPC1,
	VCLK_IP_LHS_AXI_INT_DSPC0,
	VCLK_IP_LHS_AXI_INT_D0_SDMA0,
	VCLK_IP_LHS_AXI_INT_D0_SDMA1,
	VCLK_IP_LHS_AXI_INT_D0_SDMA2,
	VCLK_IP_LHS_AXI_INT_D1_SDMA0,
	VCLK_IP_LHS_AXI_INT_D1_SDMA1,
	VCLK_IP_LHS_AXI_INT_D1_SDMA2,
	VCLK_IP_LHS_AXI_INT_D_SRAMDMA,
	VCLK_IP_DAP_ASYNC,
	VCLK_IP_LHM_AXI_INT_DSPC_NPUC1,
	VCLK_IP_LHS_AXI_INT_DSPC_NPUC0,
	VCLK_IP_LHS_AXI_INT_DSPC_NPUC1,
	VCLK_IP_XIU_D0_DNC,
	VCLK_IP_APB_ASYNC_SMMU_S1_NS_DC,
	VCLK_IP_LHM_AXI_P_DNC,
	VCLK_IP_RS_D0_DNCDMA,
	VCLK_IP_RS_D0_DNCFLC,
	VCLK_IP_RS_D1_DNCDMA,
	VCLK_IP_RS_D1_DNCFLC,
	VCLK_IP_RS_D2_DNCDMA,
	VCLK_IP_RS_D2_DNCFLC,
	VCLK_IP_RS_DC_DNC,
	VCLK_IP_SYSREG_DPTX,
	VCLK_IP_LHM_AXI_P_DPTX,
	VCLK_IP_DPTX_TOP0,
	VCLK_IP_DPTX_TOP1,
	VCLK_IP_D_TZPC_DPTX,
	VCLK_IP_DPTX_CMU_DPTX,
	VCLK_IP_DPUM_CMU_DPUM,
	VCLK_IP_BTM_D0_DPUM,
	VCLK_IP_BTM_D1_DPUM,
	VCLK_IP_SYSREG_DPUM,
	VCLK_IP_SYSMMU_D0_DPUM,
	VCLK_IP_LHM_AXI_P_DPUM,
	VCLK_IP_LHS_AXI_D1_DPUM,
	VCLK_IP_AD_APB_DPP_DPUM,
	VCLK_IP_LHS_AXI_D2_DPUM,
	VCLK_IP_BTM_D2_DPUM,
	VCLK_IP_SYSMMU_D2_DPUM,
	VCLK_IP_SYSMMU_D1_DPUM,
	VCLK_IP_PPMU_D0_DPUM,
	VCLK_IP_PPMU_D1_DPUM,
	VCLK_IP_PPMU_D2_DPUM,
	VCLK_IP_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP,
	VCLK_IP_LHS_AXI_D0_DPUM,
	VCLK_IP_DPUM,
	VCLK_IP_D_TZPC_DPUM,
	VCLK_IP_BTM_D3_DPUM,
	VCLK_IP_LHS_AXI_D3_DPUM,
	VCLK_IP_SYSMMU_D3_DPUM,
	VCLK_IP_PPMU_D3_DPUM,
	VCLK_IP_SFMPU_DPUM,
	VCLK_IP_DPUS_CMU_DPUS,
	VCLK_IP_SYSREG_DPUS,
	VCLK_IP_SYSMMU_D3_DPUS,
	VCLK_IP_SYSMMU_D2_DPUS,
	VCLK_IP_SYSMMU_D1_DPUS,
	VCLK_IP_SYSMMU_D0_DPUS,
	VCLK_IP_PPMU_D3_DPUS,
	VCLK_IP_PPMU_D2_DPUS,
	VCLK_IP_PPMU_D1_DPUS,
	VCLK_IP_PPMU_D0_DPUS,
	VCLK_IP_LHM_AXI_P_DPUS,
	VCLK_IP_LHS_AXI_D0_DPUS,
	VCLK_IP_LHS_AXI_D1_DPUS,
	VCLK_IP_LHS_AXI_D2_DPUS,
	VCLK_IP_LHS_AXI_D3_DPUS,
	VCLK_IP_D_TZPC_DPUS,
	VCLK_IP_DPUS,
	VCLK_IP_BTM_D0_DPUS,
	VCLK_IP_BTM_D1_DPUS,
	VCLK_IP_BTM_D2_DPUS,
	VCLK_IP_BTM_D3_DPUS,
	VCLK_IP_AD_APB_DPP_DPUS,
	VCLK_IP_SFMPU_DPUS,
	VCLK_IP_DPUS1_CMU_DPUS1,
	VCLK_IP_SYSREG_DPUS1,
	VCLK_IP_SYSMMU_D3_DPUS1,
	VCLK_IP_SYSMMU_D2_DPUS1,
	VCLK_IP_SYSMMU_D1_DPUS1,
	VCLK_IP_SYSMMU_D0_DPUS1,
	VCLK_IP_PPMU_D3_DPUS1,
	VCLK_IP_PPMU_D2_DPUS1,
	VCLK_IP_PPMU_D1_DPUS1,
	VCLK_IP_PPMU_D0_DPUS1,
	VCLK_IP_LHM_AXI_P_DPUS1,
	VCLK_IP_LHS_AXI_D0_DPUS1,
	VCLK_IP_LHS_AXI_D1_DPUS1,
	VCLK_IP_LHS_AXI_D2_DPUS1,
	VCLK_IP_LHS_AXI_D3_DPUS1,
	VCLK_IP_D_TZPC_DPUS1,
	VCLK_IP_DPUS1,
	VCLK_IP_BTM_D0_DPUS1,
	VCLK_IP_BTM_D1_DPUS1,
	VCLK_IP_BTM_D2_DPUS1,
	VCLK_IP_BTM_D3_DPUS1,
	VCLK_IP_AD_APB_DPP_DPUS1,
	VCLK_IP_SFMPU_DPUS1,
	VCLK_IP_FSYS0_CMU_FSYS0,
	VCLK_IP_LHS_ACEL_D0_FSYS0,
	VCLK_IP_LHM_AXI_P_FSYS0,
	VCLK_IP_GPIO_FSYS0,
	VCLK_IP_SYSREG_FSYS0,
	VCLK_IP_XIU_D_FSYS0,
	VCLK_IP_BTM_D0_FSYS0,
	VCLK_IP_LHM_AXI_D0_PCIE,
	VCLK_IP_PPMU_D0_FSYS0,
	VCLK_IP_XIU_P_FSYS0,
	VCLK_IP_PCIE_GEN3_2L0,
	VCLK_IP_PCIE_IA_GEN3A_2L0,
	VCLK_IP_PCIE_IA_GEN3B_2L0,
	VCLK_IP_D_TZPC_FSYS0_0,
	VCLK_IP_XIU_D_FSYS0_PCIE_SLV,
	VCLK_IP_PPMU_D1_FSYS0,
	VCLK_IP_PCIE_IA_GEN3A_2L1,
	VCLK_IP_PCIE_IA_GEN3B_2L1,
	VCLK_IP_PCIE_IA_GEN3A_4L,
	VCLK_IP_PCIE_IA_GEN3B_4L,
	VCLK_IP_BTM_D1_FSYS0,
	VCLK_IP_LHM_AXI_D1_PCIE,
	VCLK_IP_LHS_ACEL_D1_FSYS0,
	VCLK_IP_PCIE_GEN3_4L,
	VCLK_IP_PCIE_GEN3_2L1,
	VCLK_IP_BTM_D_FSYS0SFI,
	VCLK_IP_LHM_AXI_P_SFIFSYS0,
	VCLK_IP_LHS_AXI_D_FSYS0SFI,
	VCLK_IP_D_TZPC_FSYS0_1,
	VCLK_IP_VGEN_PCIE_GEN3A_2L0,
	VCLK_IP_VGEN_PCIE_GEN3A_2L1,
	VCLK_IP_VGEN_PCIE_GEN3A_4L,
	VCLK_IP_VGEN_PCIE_GEN3B_2L0,
	VCLK_IP_VGEN_PCIE_GEN3B_2L1,
	VCLK_IP_VGEN_PCIE_GEN3B_4L,
	VCLK_IP_PPMU_D_FSYS0SFI,
	VCLK_IP_QE_PCIE_GEN3A_2L0,
	VCLK_IP_QE_PCIE_GEN3A_2L1,
	VCLK_IP_QE_PCIE_GEN3A_4L,
	VCLK_IP_QE_PCIE_GEN3B_2L0,
	VCLK_IP_QE_PCIE_GEN3B_2L1,
	VCLK_IP_QE_PCIE_GEN3B_4L,
	VCLK_IP_LHM_AXI_D_FSYS2FSYS0,
	VCLK_IP_LHS_AXI_P_FSYS0FSYS2,
	VCLK_IP_S2MPU_D0_FSYS0,
	VCLK_IP_S2MPU_D1_FSYS0,
	VCLK_IP_FSYS1_CMU_FSYS1,
	VCLK_IP_MMC_CARD,
	VCLK_IP_SYSREG_FSYS1,
	VCLK_IP_GPIO_FSYS1,
	VCLK_IP_LHS_ACEL_D_FSYS1,
	VCLK_IP_LHM_AXI_P_FSYS1,
	VCLK_IP_XIU_D_FSYS1,
	VCLK_IP_XIU_P_FSYS1,
	VCLK_IP_PPMU_FSYS1,
	VCLK_IP_BTM_FSYS1,
	VCLK_IP_VGEN_LITE_FSYS1,
	VCLK_IP_D_TZPC_FSYS1,
	VCLK_IP_USB20DRD_0,
	VCLK_IP_USB20DRD_1,
	VCLK_IP_USB30DRD_0,
	VCLK_IP_USB30DRD_1,
	VCLK_IP_US_D_USB3_0,
	VCLK_IP_US_D_USB3_1,
	VCLK_IP_US_D_USB2_0,
	VCLK_IP_US_D_USB2_1,
	VCLK_IP_S2MPU_D_FSYS1,
	VCLK_IP_FSYS2_CMU_FSYS2,
	VCLK_IP_LHM_AXI_P_FSYS0FSYS2,
	VCLK_IP_BTM_D_FSYS2FSYS0,
	VCLK_IP_BTM_D_FSYS2,
	VCLK_IP_D_TZPC_FSYS2,
	VCLK_IP_ETHERNET0,
	VCLK_IP_ETHERNET1,
	VCLK_IP_GPIO_FSYS2,
	VCLK_IP_LHS_AXI_D_FSYS2FSYS0,
	VCLK_IP_LHS_ACEL_D_FSYS2,
	VCLK_IP_QE_ETHERNET0,
	VCLK_IP_QE_ETHERNET1,
	VCLK_IP_QE_UFS_EMBD0,
	VCLK_IP_QE_UFS_EMBD1,
	VCLK_IP_SYSMMU_ETHERNET,
	VCLK_IP_S2MPU_D_FSYS2,
	VCLK_IP_SYSREG_FSYS2,
	VCLK_IP_UFS_EMBD0,
	VCLK_IP_UFS_EMBD1,
	VCLK_IP_VGEN_ETHERNET0,
	VCLK_IP_XIU_D_FSYS2,
	VCLK_IP_XIU_D_FSYS2_ETH,
	VCLK_IP_LHM_AXI_P_FSYS2,
	VCLK_IP_VGEN_ETHERNET1,
	VCLK_IP_PPMU_ETHERNET,
	VCLK_IP_XIU_P_FSYS2,
	VCLK_IP_PPMU_UFS_EMBD0,
	VCLK_IP_PPMU_UFS_EMBD1,
	VCLK_IP_G2D_CMU_G2D,
	VCLK_IP_PPMU_G2DD0,
	VCLK_IP_PPMU_G2DD1,
	VCLK_IP_SYSMMU_G2DD0,
	VCLK_IP_SYSREG_G2D,
	VCLK_IP_LHS_ACEL_D0_G2D,
	VCLK_IP_LHS_ACEL_D1_G2D,
	VCLK_IP_LHM_AXI_P_G2D,
	VCLK_IP_AS_P_G2D,
	VCLK_IP_BTM_G2DD0,
	VCLK_IP_BTM_G2DD1,
	VCLK_IP_BTM_G2DD2,
	VCLK_IP_QE_JPEG,
	VCLK_IP_QE_MSCL,
	VCLK_IP_SYSMMU_G2DD2,
	VCLK_IP_PPMU_G2DD2,
	VCLK_IP_LHS_ACEL_D2_G2D,
	VCLK_IP_XIU_D_G2D,
	VCLK_IP_VGEN_LITE_G2D,
	VCLK_IP_G2D,
	VCLK_IP_SYSMMU_G2DD1,
	VCLK_IP_JPEG,
	VCLK_IP_MSCL,
	VCLK_IP_D_TZPC_G2D,
	VCLK_IP_AS_P_MSCL,
	VCLK_IP_G3D00_CMU_G3D00,
	VCLK_IP_VGEN_LITE_G3D00,
	VCLK_IP_SYSREG_G3D00,
	VCLK_IP_LHS_AXI_P_INT_G3D00,
	VCLK_IP_LHS_ACE_D_G3D00,
	VCLK_IP_LHM_AXI_P_G3D00,
	VCLK_IP_LHM_AXI_P_INT_G3D00,
	VCLK_IP_GRAY2BIN_G3D00,
	VCLK_IP_GPU00,
	VCLK_IP_D_TZPC_G3D00,
	VCLK_IP_PPMU_G3D00,
	VCLK_IP_G3D01_CMU_G3D01,
	VCLK_IP_VGEN_LITE_G3D01,
	VCLK_IP_SYSREG_G3D01,
	VCLK_IP_LHS_AXI_P_INT_G3D01,
	VCLK_IP_LHS_ACE_D_G3D01,
	VCLK_IP_LHM_AXI_P_G3D01,
	VCLK_IP_LHM_AXI_P_INT_G3D01,
	VCLK_IP_GRAY2BIN_G3D01,
	VCLK_IP_GPU01,
	VCLK_IP_D_TZPC_G3D01,
	VCLK_IP_PPMU_G3D01,
	VCLK_IP_LHM_AXI_P_G3D1,
	VCLK_IP_SYSREG_G3D1,
	VCLK_IP_G3D1_CMU_G3D1,
	VCLK_IP_LHS_AXI_P_INT_G3D1,
	VCLK_IP_VGEN_LITE_G3D1,
	VCLK_IP_GPU1,
	VCLK_IP_LHM_AXI_P_INT_G3D1,
	VCLK_IP_GRAY2BIN_G3D1,
	VCLK_IP_D_TZPC_G3D1,
	VCLK_IP_LHM_AXI_P_ISPB,
	VCLK_IP_LHS_AXI_D_ISPB,
	VCLK_IP_ISPB,
	VCLK_IP_SYSREG_ISPB,
	VCLK_IP_ISPB_CMU_ISPB,
	VCLK_IP_LHM_AST_C2C_TAAISPB,
	VCLK_IP_LHS_AST_C2C_ISPBACC,
	VCLK_IP_BTM_ISPB,
	VCLK_IP_LHM_AST_OTF_TAAISPB,
	VCLK_IP_D_TZPC_ISPB,
	VCLK_IP_LHS_AST_OTF_ISPBACC,
	VCLK_IP_SYSMMU_ISPB,
	VCLK_IP_VGEN_LITE_ISPB,
	VCLK_IP_PPMU_ISPB,
	VCLK_IP_AS_APB_ISPB_ISPB0,
	VCLK_IP_AS_APB_ISPB_SYSMMU_S1_NS,
	VCLK_IP_AS_APB_ISPB_SYSMMU_S1_S,
	VCLK_IP_AS_APB_ISPB_ISPB1,
	VCLK_IP_AS_APB_ISPB_ISPB2,
	VCLK_IP_AS_APB_ISPB_SYSMMU_S2,
	VCLK_IP_AS_APB_ISPB_ISPB3,
	VCLK_IP_AS_APB_SYSMMU_D0_MFC_S2,
	VCLK_IP_AS_APB_SYSMMU_D1_MFC_S2,
	VCLK_IP_MFC_CMU_MFC,
	VCLK_IP_AS_APB_MFC,
	VCLK_IP_SYSREG_MFC,
	VCLK_IP_LHS_AXI_D0_MFC,
	VCLK_IP_LHS_AXI_D1_MFC,
	VCLK_IP_LHM_AXI_P_MFC,
	VCLK_IP_SYSMMU_D0_MFC,
	VCLK_IP_SYSMMU_D1_MFC,
	VCLK_IP_PPMU_D0_MFC,
	VCLK_IP_PPMU_D1_MFC,
	VCLK_IP_BTM_D0_MFC,
	VCLK_IP_BTM_D1_MFC,
	VCLK_IP_AS_APB_SYSMMU_D0_MFC_N,
	VCLK_IP_AS_APB_SYSMMU_D1_MFC_N,
	VCLK_IP_AS_APB_SYSMMU_D0_MFC_S,
	VCLK_IP_AS_APB_SYSMMU_D1_MFC_S,
	VCLK_IP_AS_AXI_WFD,
	VCLK_IP_PPMU_D2_MFC,
	VCLK_IP_XIU_D_MFC,
	VCLK_IP_AS_APB_WFD_NS,
	VCLK_IP_AS_APB_WFD_S,
	VCLK_IP_VGEN_LITE_MFC,
	VCLK_IP_MFC,
	VCLK_IP_WFD,
	VCLK_IP_LH_ATB_MFC,
	VCLK_IP_D_TZPC_MFC,
	VCLK_IP_MIF_CMU_MIF,
	VCLK_IP_DDRPHY0,
	VCLK_IP_SYSREG_MIF,
	VCLK_IP_LHM_AXI_P_MIF,
	VCLK_IP_AXI2APB_MIF,
	VCLK_IP_PPC_DVFS0,
	VCLK_IP_PPC_DEBUG0,
	VCLK_IP_APBBR_DDRPHY0,
	VCLK_IP_APBBR_DMC0,
	VCLK_IP_APBBR_DMCTZ0,
	VCLK_IP_DMC0,
	VCLK_IP_QCH_ADAPTER_PPC_DEBUG0,
	VCLK_IP_QCH_ADAPTER_PPC_DVFS0,
	VCLK_IP_D_TZPC_MIF,
	VCLK_IP_DMC1,
	VCLK_IP_APBBR_DDRPHY1,
	VCLK_IP_APBBR_DMC1,
	VCLK_IP_APBBR_DMCTZ1,
	VCLK_IP_DDRPHY1,
	VCLK_IP_PPC_DEBUG1,
	VCLK_IP_PPC_DVFS1,
	VCLK_IP_QCH_ADAPTER_PPC_DEBUG1,
	VCLK_IP_QCH_ADAPTER_PPC_DVFS1,
	VCLK_IP_SFMPU,
	VCLK_IP_NPU_CMU_NPU,
	VCLK_IP_LHM_AST_D1_NPUH,
	VCLK_IP_LHM_AXI_P_NPU,
	VCLK_IP_AXI2APB_NPU,
	VCLK_IP_D_TZPC_NPU,
	VCLK_IP_LHM_AST_D2_NPUH,
	VCLK_IP_LHM_AST_D3_NPUH,
	VCLK_IP_LHM_AST_D0_NPUV,
	VCLK_IP_LHM_AST_D1_NPUV,
	VCLK_IP_LHM_AST_D2_NPUV,
	VCLK_IP_LHM_AST_D3_NPUV,
	VCLK_IP_LHM_AST_D0_NPUX,
	VCLK_IP_LHM_AST_D0_NPUH,
	VCLK_IP_LHM_AST_D1_NPUX,
	VCLK_IP_LHM_AST_D2_NPUX,
	VCLK_IP_LHS_AST_D0_NPUV,
	VCLK_IP_LHS_AST_D0_NPUX,
	VCLK_IP_LHS_AST_D1_NPUH,
	VCLK_IP_LHS_AST_D1_NPUV,
	VCLK_IP_LHS_AST_D1_NPUX,
	VCLK_IP_LHS_AST_D2_NPUH,
	VCLK_IP_LHS_AST_D2_NPUV,
	VCLK_IP_SYSREG_NPU,
	VCLK_IP_LHS_AST_D0_NPUH,
	VCLK_IP_NPUD_UNIT,
	VCLK_IP_PPMU_NPU,
	VCLK_IP_NPU_PPC_WRAPPER,
	VCLK_IP_LHM_AST_D3_NPUX,
	VCLK_IP_LHS_AST_D2_NPUX,
	VCLK_IP_LHS_AST_D3_NPUH,
	VCLK_IP_LHS_AST_D3_NPUV,
	VCLK_IP_LHS_AST_D3_NPUX,
	VCLK_IP_LHM_AST_D_NPU_UNIT_SETREG,
	VCLK_IP_LHM_AXI_D_NPU,
	VCLK_IP_LHS_AST_D_NPU_UNIT_DONE,
	VCLK_IP_GPIO_PERIC0,
	VCLK_IP_SYSREG_PERIC0,
	VCLK_IP_PERIC0_CMU_PERIC0,
	VCLK_IP_LHM_AXI_P_PERIC0,
	VCLK_IP_D_TZPC_PERIC0,
	VCLK_IP_PERIC0_TOP0,
	VCLK_IP_GPIO_PERIC1,
	VCLK_IP_SYSREG_PERIC1,
	VCLK_IP_PERIC1_CMU_PERIC1,
	VCLK_IP_LHM_AXI_P_PERIC1,
	VCLK_IP_D_TZPC_PERIC1,
	VCLK_IP_PERIC1_TOP0,
	VCLK_IP_SYSREG_PERIS,
	VCLK_IP_WDT_CLUSTER1,
	VCLK_IP_WDT_CLUSTER0,
	VCLK_IP_PERIS_CMU_PERIS,
	VCLK_IP_AD_AXI_P_PERIS,
	VCLK_IP_OTP_CON_BIRA,
	VCLK_IP_GIC,
	VCLK_IP_LHM_AXI_P_PERIS,
	VCLK_IP_MCT,
	VCLK_IP_OTP_CON_TOP,
	VCLK_IP_D_TZPC_PERIS,
	VCLK_IP_OTP_CON_BISR,
	VCLK_IP_BUSIF_TMU,
	VCLK_IP_SYSREG_PERIS_1,
	VCLK_IP_MAILBOX_ABOX_CR52_C0,
	VCLK_IP_MAILBOX_ABOX_CR52_C1,
	VCLK_IP_MAILBOX_AP_CR52_C0,
	VCLK_IP_MAILBOX_AP_CR52_C1,
	VCLK_IP_SYSREG_PERIS_2,
	VCLK_IP_S2D_CMU_S2D,
	VCLK_IP_BIS_S2D,
	VCLK_IP_LHM_AXI_G_SCAN2DRAM,
	VCLK_IP_USI13_USI,
	VCLK_IP_ADM_APB_G_SFI,
	VCLK_IP_CLKMON0,
	VCLK_IP_USI12_USI,
	VCLK_IP_USI14_USI,
	VCLK_IP_SSS_SFI,
	VCLK_IP_DAP_SFI,
	VCLK_IP_ADD_GPIO_LO,
	VCLK_IP_ADD_GPIO_UP,
	VCLK_IP_ADD_SFI_LO,
	VCLK_IP_ADD_SFI_UP,
	VCLK_IP_FMU,
	VCLK_IP_ASYNCAPB_FMU0,
	VCLK_IP_BAAW_D_SFI,
	VCLK_IP_BAAW_P_SFIAPM_SFI,
	VCLK_IP_BAAW_P_SFIFSYS0_SFI,
	VCLK_IP_D_TZPC_SFI,
	VCLK_IP_GPIO_SFI,
	VCLK_IP_MAILBOX_CR52_SFI,
	VCLK_IP_MCT_SFI,
	VCLK_IP_PPMU_SFIFSYS0,
	VCLK_IP_ROM_CRC32_SFI,
	VCLK_IP_SYSREG_SFI,
	VCLK_IP_VOLMON,
	VCLK_IP_WDT0_SFI,
	VCLK_IP_USI15_USI,
	VCLK_IP_CAN_FD0,
	VCLK_IP_CAN_FD1,
	VCLK_IP_D_SFPC_SFI,
	VCLK_IP_INTMEM_SFI,
	VCLK_IP_ASYNCAPB_INTMEM,
	VCLK_IP_LHM_AXI_D_FSYS0SFI,
	VCLK_IP_LHM_AXI_P_SFI,
	VCLK_IP_LHS_AXI_D_SFI,
	VCLK_IP_LHS_AXI_P_SFIFSYS0,
	VCLK_IP_LHS_AXI_P_SFIAPM,
	VCLK_IP_XIU_DP_SFI,
	VCLK_IP_SERIALFLASH,
	VCLK_IP_HYPERBUS,
	VCLK_IP_BAAW_D_FSYS0SFI_SFI,
	VCLK_IP_LHS_ATB_DT0_SFI,
	VCLK_IP_LHS_ATB_DT1_SFI,
	VCLK_IP_LHS_ATB_IT0_SFI,
	VCLK_IP_LHS_ATB_IT1_SFI,
	VCLK_IP_ASYNCAXI_M0,
	VCLK_IP_ASYNCAXI_M1,
	VCLK_IP_ASYNCAXI_S0,
	VCLK_IP_SF_AXI2APB_BRIDGE_SFI,
	VCLK_IP_WDT1_SFI,
	VCLK_IP_SFMPU_FLSH0_SFI,
	VCLK_IP_SFMPU_FLSH1_SFI,
	VCLK_IP_SFMPU_IMEM_SFI,
	VCLK_IP_BUSIF_CMU_SFI,
	VCLK_IP_PMU_HANDSHAKE_BUS,
	VCLK_IP_BAAW_FLSH_SFI,
	VCLK_IP_CLUSTER_SFI,
	VCLK_IP_XIU_P3_SFI,
	VCLK_IP_SBIST0,
	VCLK_IP_SBIST1,
	VCLK_IP_BAAW_P_SFI,
	VCLK_IP_ASYNCAPB_SFMPU_FLSH0_SFI,
	VCLK_IP_ASYNCAPB_SFMPU_FLSH1_SFI,
	VCLK_IP_ASYNCAPB_SFMPU_INTMEM_SFI,
	VCLK_IP_PMC,
	VCLK_IP_CLKMON1,
	VCLK_IP_CLKMON2,
	VCLK_IP_CLKMON3,
	VCLK_IP_LHS_AXI_D_TAA,
	VCLK_IP_BTM_TAA,
	VCLK_IP_LHM_AXI_P_TAA,
	VCLK_IP_SYSREG_TAA,
	VCLK_IP_TAA_CMU_TAA,
	VCLK_IP_LHS_AST_C2C_TAAISPB,
	VCLK_IP_LHS_AST_OTF_TAAISPB,
	VCLK_IP_TAA,
	VCLK_IP_D_TZPC_TAA,
	VCLK_IP_LHM_AST_OTF_ACCTAA,
	VCLK_IP_LHM_AST_C2C_ACCTAA,
	VCLK_IP_AD_APB_TAA_TAA0,
	VCLK_IP_PPMU_TAA,
	VCLK_IP_SYSMMU_TAA,
	VCLK_IP_VGEN_LITE_TAA,
	VCLK_IP_AD_APB_TAA_SYSMMU_S1_S,
	VCLK_IP_AD_APB_TAA_SYSMMU_S1_NS,
	VCLK_IP_AXI2APB_TAA,
	VCLK_IP_AD_APB_TAA_TAA1,
	VCLK_IP_AD_APB_TAA_TAA2,
	VCLK_IP_AD_APB_TAA_TAA3,
	VCLK_IP_AD_APB_TAA_SYSMMU_S2,
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
