Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/User/Documents/Xilinx Projects/Enlightened/Test_OLED_isim_beh.exe" -prj "C:/Users/User/Documents/Xilinx Projects/Enlightened/Test_OLED_beh.prj" "work.Test_OLED" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/Documents/Xilinx Projects/Enlightened/../SPITest/SPI.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Xilinx Projects/Enlightened/OLED.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Xilinx Projects/Enlightened/Test_OLED.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/User/Documents/Xilinx Projects/Enlightened/Test_OLED.v" Line 18: Port debug1 is not connected to this instance
Completed static elaboration
Compiling module SPI
Compiling module OLED
Compiling module Test_OLED
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/User/Documents/Xilinx Projects/Enlightened/Test_OLED_isim_beh.exe
Fuse Memory Usage: 27320 KB
Fuse CPU Usage: 608 ms
