Line 604: TimeInfo0: TTIM:%x ULP:%x CCH:%x FDP:%x CSI:%x TDP:%x HARQ:%x
Line 608: TimeInfo1: %x %x %x %x %x %x %x
Line 627: ==========DSP CELL_ID (CC0/CC1/CC2)[%09d](CC3/CC4/CC5)[%09d] (CC6/CC7)[%09d] TTI[%d] CLK61[%d], CA_CFG/CA_ACT#/CELL_GROUP/STACK_ID[%9d] MAX4LAYER/256QAM [0x%x] ==========
Line 684: (I) Prior Group in DualC is %d
Line 867: D2dTtiBd_Isr:%d
Line 895: ==========DSP TTI[%d] CLK61[%d]==========
Line 918: (F)Ttim_dummyISR (%d)
Line 944: (F)Ttim_EnableTimer ERROR, NO registration id(%d)
Line 1007: (F) already timer registered id(%d)
Line 1118: Ttim_InitSWTimer
Line 1148: Ttim_DisableSWTimer_init: mode(%d), cell_group(%d)
Line 1198: Ttim_DoOnMIB SFN_all:%d, SFN:%d, tti:%d, rtg:0x%x
Line 1318: HARQ MOVER or SCC State. HM0_STATUS=0x%x, HM1_STATUS=0x%x, SCC_STATE=0x%x
Line 1999: SW_RESET(ASSERT) tti(%d) rtg(%d-%d=%d) mode(%d) state(%d->%d)
Line 2014: SW_RESET tti(%d) rtg(%d) mode(%d) state(%d->%d)
Line 2046: SW_RESET triggered, reset_mode(%d), reset_state(%d)
Line 2231: TRX switching test g_trx_creterion/gap_state/fem_sw_off : %d,g_atti : %d , g_tti : %d, gap_fn: %d, gap_sfn: %d, %d,FEM_MAIN_CTL[0x%x] 
Line 2448: TRPRST: DnStart - regpoe(0x%x), sync(0x%x), crs(0x%x,0x%x,0x%x), mrs(0x%x,0x%x)
Line 2457: TRPRST: cch_wgen_cc_info(0x%x), sch_csi_wgen_cc_info(0x%x), demap_bypass(0x%x), pseudo(0x%x), cc_bitmap(0x%x), drs_dmrs_info(0x%x)
Line 2465: TRPRST: epdcch_set_info(0x%x,0x%x), start_time(0x%x), wm_conf,ow,ccs_en(0x%x,0x%x,0x%x), tc_bitmap,cfg0,1(0x%x,0x%x,0x%x), ca_on(0x%x)
Line 2649: TRPRST: state - prv(%d), cur(%d)
Line 2733: [TRPRST] TrpRst_Update_State: invalid state(%d)
Line 2794: [TRPRST] active_cc(0x%x), prev_ca_on(0x%x), ca_on(0x%x)
Line 2811: IPC: LTE demod release cnf
