// Seed: 362036169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  assign module_1.id_18 = 0;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd17
) (
    output tri1 id_0,
    output wire id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri _id_13,
    output tri0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input uwire id_18,
    output supply1 id_19
);
  assign id_11 = id_4;
  assign id_15 = id_10;
  assign id_11 = -1;
  wire [-1 'd0 : id_13] id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  id_22 :
  assert property (@(posedge 1) 1)
  else $signed(39);
  ;
  wire id_23;
endmodule
