// Seed: 1775146657
module module_0 ();
  supply1 id_1;
  logic   id_2 = id_1;
  assign module_1.id_6 = 0;
  timeunit 1ps;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd27
) (
    output tri id_0,
    output uwire id_1,
    output wand id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wor _id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    output tri id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    output wor id_17,
    output wand id_18,
    output wire id_19[id_6 : id_6],
    input tri0 id_20,
    output tri id_21,
    output wor id_22,
    input wire id_23,
    input wor id_24,
    input wand id_25
);
  wire id_27;
  module_0 modCall_1 ();
  logic id_28 = 1 && -1;
endmodule
