{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550418791071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550418791077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 09:53:10 2019 " "Processing started: Sun Feb 17 09:53:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550418791077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418791077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c lab6_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418791077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550418791364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550418791364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.sv 3 3 " "Found 3 design units, including 3 entities, in source file adders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799241 ""} { "Info" "ISGN_ENTITY_NAME" "2 RippleCarryAdder8bit " "Found entity 2: RippleCarryAdder8bit" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799241 ""} { "Info" "ISGN_ENTITY_NAME" "3 RippleCarrySubtractor8bit " "Found entity 3: RippleCarrySubtractor8bit" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 4 4 " "Found 4 design units, including 4 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16bit_2input " "Found entity 1: mux_16bit_2input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799246 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_16bit_4input " "Found entity 2: mux_16bit_4input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799246 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_3bit_2input " "Found entity 3: mux_3bit_2input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799246 ""} { "Info" "ISGN_ENTITY_NAME" "4 bus_mux " "Found entity 4: bus_mux" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "register.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_block " "Found entity 1: BEN_block" {  } { { "BEN.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.sv 5 5 " "Found 5 design units, including 5 entities, in source file ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT10 " "Found entity 1: SEXT10" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799269 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEXT8 " "Found entity 2: SEXT8" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799269 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEXT5 " "Found entity 3: SEXT5" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799269 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEXT4 " "Found entity 4: SEXT4" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799269 ""} { "Info" "ISGN_ENTITY_NAME" "5 ZEXT16 " "Found entity 5: ZEXT16" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418799273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDPC datapath.sv(52) " "Verilog HDL Implicit Net warning at datapath.sv(52): created implicit net for \"LDPC\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDIR datapath.sv(62) " "Verilog HDL Implicit Net warning at datapath.sv(62): created implicit net for \"LDIR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR1OUT datapath.sv(107) " "Verilog HDL Implicit Net warning at datapath.sv(107): created implicit net for \"SR1OUT\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DR datapath.sv(117) " "Verilog HDL Implicit Net warning at datapath.sv(117): created implicit net for \"DR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDREG datapath.sv(118) " "Verilog HDL Implicit Net warning at datapath.sv(118): created implicit net for \"LDREG\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDCC datapath.sv(155) " "Verilog HDL Implicit Net warning at datapath.sv(155): created implicit net for \"LDCC\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDBEN datapath.sv(157) " "Verilog HDL Implicit Net warning at datapath.sv(157): created implicit net for \"LDBEN\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDMDR datapath.sv(184) " "Verilog HDL Implicit Net warning at datapath.sv(184): created implicit net for \"LDMDR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDMAR datapath.sv(194) " "Verilog HDL Implicit Net warning at datapath.sv(194): created implicit net for \"LDMAR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR1OUT register_unit.sv(33) " "Verilog HDL Implicit Net warning at register_unit.sv(33): created implicit net for \"SR1OUT\"" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550418799313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(42) " "Verilog HDL or VHDL warning at slc3.sv(42): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550418799331 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418799333 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799361 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_OUT datapath.sv(34) " "Output port \"IR_OUT\" at datapath.sv(34) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418799363 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_OUT datapath.sv(35) " "Output port \"PC_OUT\" at datapath.sv(35) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418799363 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR_OUT datapath.sv(36) " "Output port \"MAR_OUT\" at datapath.sv(36) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418799363 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Data_from_CPU datapath.sv(38) " "Output port \"Data_from_CPU\" at datapath.sv(38) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418799363 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 slc3:my_slc\|datapath:d0\|reg16:PC " "Elaborating entity \"reg16\" for hierarchy \"slc3:my_slc\|datapath:d0\|reg16:PC\"" {  } { { "datapath.sv" "PC" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit_4input slc3:my_slc\|datapath:d0\|mux_16bit_4input:PCMUXinstance " "Elaborating entity \"mux_16bit_4input\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_16bit_4input:PCMUXinstance\"" {  } { { "datapath.sv" "PCMUXinstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT10 slc3:my_slc\|datapath:d0\|SEXT10:IRsexter10 " "Elaborating entity \"SEXT10\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT10:IRsexter10\"" {  } { { "datapath.sv" "IRsexter10" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT8 slc3:my_slc\|datapath:d0\|SEXT8:IRsexter8 " "Elaborating entity \"SEXT8\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT8:IRsexter8\"" {  } { { "datapath.sv" "IRsexter8" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 slc3:my_slc\|datapath:d0\|SEXT5:IRsexter5 " "Elaborating entity \"SEXT5\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT5:IRsexter5\"" {  } { { "datapath.sv" "IRsexter5" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT4 slc3:my_slc\|datapath:d0\|SEXT4:IRsexter4 " "Elaborating entity \"SEXT4\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT4:IRsexter4\"" {  } { { "datapath.sv" "IRsexter4" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit_2input slc3:my_slc\|datapath:d0\|mux_16bit_2input:ADDR1MUXinstance " "Elaborating entity \"mux_16bit_2input\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_16bit_2input:ADDR1MUXinstance\"" {  } { { "datapath.sv" "ADDR1MUXinstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance " "Elaborating entity \"register_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\"" {  } { { "datapath.sv" "regUnitInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799378 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SR1MUXOUT register_unit.sv(17) " "Verilog HDL warning at register_unit.sv(17): object SR1MUXOUT used but never assigned" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1550418799380 "|lab6_toplevel|slc3:my_slc|datapath:d0|register_unit:regUnitInstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SR1MUXOUT\[1..0\] 0 register_unit.sv(17) " "Net \"SR1MUXOUT\[1..0\]\" at register_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550418799380 "|lab6_toplevel|slc3:my_slc|datapath:d0|register_unit:regUnitInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_2input slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\|mux_3bit_2input:DRMUX " "Elaborating entity \"mux_3bit_2input\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\|mux_3bit_2input:DRMUX\"" {  } { { "register_unit.sv" "DRMUX" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu slc3:my_slc\|datapath:d0\|alu:aluInstance " "Elaborating entity \"alu\" for hierarchy \"slc3:my_slc\|datapath:d0\|alu:aluInstance\"" {  } { { "datapath.sv" "aluInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_block slc3:my_slc\|datapath:d0\|BEN_block:BENLogic " "Elaborating entity \"BEN_block\" for hierarchy \"slc3:my_slc\|datapath:d0\|BEN_block:BENLogic\"" {  } { { "datapath.sv" "BENLogic" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux slc3:my_slc\|datapath:d0\|bus_mux:BusMuxInstance " "Elaborating entity \"bus_mux\" for hierarchy \"slc3:my_slc\|datapath:d0\|bus_mux:BusMuxInstance\"" {  } { { "datapath.sv" "BusMuxInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550418799399 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418799400 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|SR1OUT " "Net \"slc3:my_slc\|datapath:d0\|SR1OUT\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1OUT" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 107 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550418799467 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1550418799467 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[15\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[15\] " "Net \"slc3:my_slc\|ADDR\[15\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[15\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[15\]\"" {  } { { "datapath.sv" "MAR_OUT\[15\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[15\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[15\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[15\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""}  } { { "slc3.sv" "ADDR\[15\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[15\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799517 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[14\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[14\] " "Net \"slc3:my_slc\|ADDR\[14\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[14\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[14\]\"" {  } { { "datapath.sv" "MAR_OUT\[14\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[14\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[14\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[14\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""}  } { { "slc3.sv" "ADDR\[14\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[14\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799517 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[13\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[13\] " "Net \"slc3:my_slc\|ADDR\[13\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[13\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[13\]\"" {  } { { "datapath.sv" "MAR_OUT\[13\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[13\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[13\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[13\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""}  } { { "slc3.sv" "ADDR\[13\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[13\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799517 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[12\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[12\] " "Net \"slc3:my_slc\|ADDR\[12\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[12\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[12\]\"" {  } { { "datapath.sv" "MAR_OUT\[12\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[12\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[12\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[12\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""}  } { { "slc3.sv" "ADDR\[12\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[12\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799517 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[11\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[11\] " "Net \"slc3:my_slc\|ADDR\[11\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[11\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[11\]\"" {  } { { "datapath.sv" "MAR_OUT\[11\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[11\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[11\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[11\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799517 ""}  } { { "slc3.sv" "ADDR\[11\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[11\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799517 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[10\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[10\] " "Net \"slc3:my_slc\|ADDR\[10\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[10\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[10\]\"" {  } { { "datapath.sv" "MAR_OUT\[10\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[10\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[10\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[10\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[10\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[10\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[9\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[9\] " "Net \"slc3:my_slc\|ADDR\[9\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[9\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[9\]\"" {  } { { "datapath.sv" "MAR_OUT\[9\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[9\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[9\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[9\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[9\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[9\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[8\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[8\] " "Net \"slc3:my_slc\|ADDR\[8\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[8\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[8\]\"" {  } { { "datapath.sv" "MAR_OUT\[8\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[8\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[8\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[8\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[8\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[8\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[7\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[7\] " "Net \"slc3:my_slc\|ADDR\[7\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[7\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[7\]\"" {  } { { "datapath.sv" "MAR_OUT\[7\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[7\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[7\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[7\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[7\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[7\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[6\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[6\] " "Net \"slc3:my_slc\|ADDR\[6\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[6\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[6\]\"" {  } { { "datapath.sv" "MAR_OUT\[6\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[6\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[6\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[6\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[6\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[6\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[5\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[5\] " "Net \"slc3:my_slc\|ADDR\[5\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[5\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[5\]\"" {  } { { "datapath.sv" "MAR_OUT\[5\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[5\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[5\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[5\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[5\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[5\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[4\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[4\] " "Net \"slc3:my_slc\|ADDR\[4\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[4\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[4\]\"" {  } { { "datapath.sv" "MAR_OUT\[4\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[4\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[4\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[4\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[4\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[4\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[3\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[3\] " "Net \"slc3:my_slc\|ADDR\[3\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[3\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[3\]\"" {  } { { "datapath.sv" "MAR_OUT\[3\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[3\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[3\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[3\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[3\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[3\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[2\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[2\] " "Net \"slc3:my_slc\|ADDR\[2\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[2\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[2\]\"" {  } { { "datapath.sv" "MAR_OUT\[2\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[2\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[2\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[2\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[2\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[2\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[1\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[1\] " "Net \"slc3:my_slc\|ADDR\[1\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[1\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[1\]\"" {  } { { "datapath.sv" "MAR_OUT\[1\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[1\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[1\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[1\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[1\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[1\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "slc3:my_slc\|ADDR\[0\] slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[0\] " "Net \"slc3:my_slc\|ADDR\[0\]\", which fans out to \"slc3:my_slc\|Mem2IO:memory_subsystem\|ADDR\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|MAR_OUT\[0\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|MAR_OUT\[0\]\"" {  } { { "datapath.sv" "MAR_OUT\[0\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "slc3:my_slc\|datapath:d0\|SRAM_ADDR\[0\] " "Net is fed by \"slc3:my_slc\|datapath:d0\|SRAM_ADDR\[0\]\"" {  } { { "datapath.sv" "SRAM_ADDR\[0\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418799518 ""}  } { { "slc3.sv" "ADDR\[0\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 25 -1 0 } } { "Mem2IO.sv" "ADDR\[0\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1550418799518 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550418799520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 48 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550418799619 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 17 09:53:19 2019 " "Processing ended: Sun Feb 17 09:53:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550418799619 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550418799619 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550418799619 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418799619 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 50 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 50 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418800227 ""}
