// Seed: 1387088329
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_17(
      .id_0(id_8),
      .id_1(id_4 == id_13),
      .id_2(~id_10),
      .id_3(id_15),
      .id_4(1 << id_2),
      .id_5(1),
      .id_6((1)),
      .id_7(1'b0),
      .id_8(1),
      .id_9(1),
      .id_10(id_6),
      .id_11(""),
      .id_12(1),
      .id_13(id_3)
  );
  supply0 id_18 = 1, id_19;
  wire id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge id_3) id_3 = 1 == id_10;
  module_0(
      id_2,
      id_2,
      id_5,
      id_10,
      id_5,
      id_3,
      id_2,
      id_10,
      id_2,
      id_9,
      id_10,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
