git clone --depth 1 --no-tags https://github.com/shreejnanesh/DES_Hardware_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380717398
git clone --depth 1 --no-tags https://github.com/mfkiwl/srvio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387118569
git clone --depth 1 --no-tags https://github.com/filipignjatic/sort_alg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387142440
git clone --depth 1 --no-tags https://github.com/flaviens/pulpissimo-yosys-issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390757552
git clone --depth 1 --no-tags https://github.com/Anant-Gupta31/Verilog-combinationalckts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390846446
git clone --depth 1 --no-tags https://github.com/Engr315/P9_Parallel_Dot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360482778
git clone --depth 1 --no-tags https://github.com/gaganminocha/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371135678
git clone --depth 1 --no-tags https://github.com/ARC-Lab-UF/sv-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437053467
git clone --depth 1 --no-tags https://github.com/dpretet/axi-crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409702283
git clone --depth 1 --no-tags https://github.com/WangXuan95/UH-JLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405408817
git clone --depth 1 --no-tags https://github.com/BrianHGinc/BrianHG-DDR3-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400927984
git clone --depth 1 --no-tags https://github.com/howard789/uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409022340
git clone --depth 1 --no-tags https://github.com/CompuSAR/wd65c02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407271604
git clone --depth 1 --no-tags https://github.com/nahidrn/axi_vip_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431464446
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/apb_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423225463
git clone --depth 1 --no-tags https://github.com/ekiwi/rtl-fuzz-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402208724
git clone --depth 1 --no-tags https://github.com/merledu/azadi-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400485607
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/spi_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415856135
git clone --depth 1 --no-tags https://github.com/Suntrakanesh/System-Verilog-bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408514112
git clone --depth 1 --no-tags https://github.com/gilgamsh/GenshinCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404240148
git clone --depth 1 --no-tags https://github.com/msinger/iceboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396984723
git clone --depth 1 --no-tags https://github.com/nietzhuang/RISC-V-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413825844
git clone --depth 1 --no-tags https://github.com/azonenberg/sata-sniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426045142
git clone --depth 1 --no-tags https://github.com/liuch00/fpga_cnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432403656
git clone --depth 1 --no-tags https://github.com/makararasi/UVM_AXI4-Stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409856801
git clone --depth 1 --no-tags https://github.com/evanmays/cherrycore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403153302
git clone --depth 1 --no-tags https://github.com/monkey2000/rv5stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396043338
git clone --depth 1 --no-tags https://github.com/amichai-bd/rvc_asap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421879644
git clone --depth 1 --no-tags https://github.com/JasonBrave/pci-edu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434768163
git clone --depth 1 --no-tags https://github.com/waviousllc/wav-d2d-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416359836
git clone --depth 1 --no-tags https://github.com/Maxpicca-Li/LaunchMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440374966
git clone --depth 1 --no-tags https://github.com/Space-Odie/GA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437162561
git clone --depth 1 --no-tags https://github.com/ChrisShakkour/RV32I-MAF-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402685481
git clone --depth 1 --no-tags https://github.com/chipsalliance/verible-formatter-action.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401665760
git clone --depth 1 --no-tags https://github.com/hyf6661669/verilog_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441160194
git clone --depth 1 --no-tags https://github.com/ecilasun/nekoyon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400897473
git clone --depth 1 --no-tags https://github.com/tishi43/sgbm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406253381
git clone --depth 1 --no-tags https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403217190
git clone --depth 1 --no-tags https://github.com/Elias-Rosales/MIPSVerification_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440648048
git clone --depth 1 --no-tags https://github.com/yodalee/icesugar-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404358266
git clone --depth 1 --no-tags https://github.com/Pedro-Manoel/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424238500
git clone --depth 1 --no-tags https://github.com/zli87/SystemVerilog_Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416484481
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/RISCV_Formal_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421533942
git clone --depth 1 --no-tags https://github.com/KULeuven-MICAS/PSMA-benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423943954
git clone --depth 1 --no-tags https://github.com/BadSofa233/capstone-VP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409372275
git clone --depth 1 --no-tags https://github.com/ecilasun/e32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422363949
git clone --depth 1 --no-tags https://github.com/Daragh-Crowley/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431889530
git clone --depth 1 --no-tags https://github.com/VerticalResearchGroup/ComputeLibrary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410725755
git clone --depth 1 --no-tags https://github.com/BrianHGinc/SystemVerilog-TestBench-BPM-picture-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403215859
git clone --depth 1 --no-tags https://github.com/angelus9/AI-Robotics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435493809
git clone --depth 1 --no-tags https://github.com/GabbedT/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434869767
git clone --depth 1 --no-tags https://github.com/nfproc/PYNQ-BitPack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414156134
git clone --depth 1 --no-tags https://github.com/iammituraj/LIFO-Stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412816853
git clone --depth 1 --no-tags https://github.com/Petersoj/CompactRISC16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401855640
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/RacingBIKE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407930994
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/vips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418971715
git clone --depth 1 --no-tags https://github.com/achinthya360/RISC-V-Out-of-Order-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437787807
git clone --depth 1 --no-tags https://github.com/mriosrivas/HW-course-material.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431639241
git clone --depth 1 --no-tags https://github.com/RileyZito/FIR_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435666300
git clone --depth 1 --no-tags https://github.com/takatz28/FIFO-BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419230397
git clone --depth 1 --no-tags https://github.com/meiniKi/logIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431909577
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axis_uart_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434140921
git clone --depth 1 --no-tags https://github.com/iammituraj/debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422222776
git clone --depth 1 --no-tags https://github.com/msinger/gbreveng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396990321
git clone --depth 1 --no-tags https://github.com/astrakhov-design/apb_i2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421193890
git clone --depth 1 --no-tags https://github.com/CGCL-codes/FJoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399765449
git clone --depth 1 --no-tags https://github.com/GabbedT/Arithmetic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434686944
git clone --depth 1 --no-tags https://github.com/joaovmoura/LOAC-2020.1-EAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401701823
git clone --depth 1 --no-tags https://github.com/yuya-isaka/hotate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434574907
git clone --depth 1 --no-tags https://github.com/acmpesuecc/BareBones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413919483
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/Router-1x3-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403065229
git clone --depth 1 --no-tags https://github.com/BrianHGinc/GPU_GEOMETRY_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405785735
git clone --depth 1 --no-tags https://github.com/punzik/log2pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416847082
git clone --depth 1 --no-tags https://github.com/oshears/bladerf_dfr_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421046506
git clone --depth 1 --no-tags https://github.com/merledu/common_peripheral_ips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433798131
git clone --depth 1 --no-tags https://github.com/natu4u/APB_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436049709
git clone --depth 1 --no-tags https://github.com/andmiele/SystemVerilogALUandFPUmodules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413498581
git clone --depth 1 --no-tags https://github.com/merledu/Rev-Soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408091265
git clone --depth 1 --no-tags https://github.com/ecilasun/nekosan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395920676
git clone --depth 1 --no-tags https://github.com/hyungmin2/risa_mobilenet_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412023646
git clone --depth 1 --no-tags https://github.com/olivamadrigal/GIJON-FPGA_Blockchain_Accelerator_for_Ethereum_POW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431657857
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428524052
git clone --depth 1 --no-tags https://github.com/ESCA-RISC-V/ov7670_to_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397793019
git clone --depth 1 --no-tags https://github.com/Manuel-Sphe/EEE_WP_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419819426
git clone --depth 1 --no-tags https://github.com/hehepig166/fpga_virtual_cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439799305
git clone --depth 1 --no-tags https://github.com/LambdaMamba/FPGAprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395805333
git clone --depth 1 --no-tags https://github.com/luisdavidgarcia/8Bit_2_ASCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434092610
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axis_iic_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434171862
git clone --depth 1 --no-tags https://github.com/OYounis/UVM-RV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428390917
git clone --depth 1 --no-tags https://github.com/wdevore/RISC-V-RV32I-MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439522116
git clone --depth 1 --no-tags https://github.com/dsheffie/mipscore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435610987
git clone --depth 1 --no-tags https://github.com/clayboyd06/Flappy_Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428563404
git clone --depth 1 --no-tags https://github.com/chanum/uvm_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437177009
git clone --depth 1 --no-tags https://github.com/zzzlight/ITMO-HDU-CSD-Computer_Systems_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400971837
git clone --depth 1 --no-tags https://github.com/chenlonglong/NTUEE-DCLAB-Materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409417381
git clone --depth 1 --no-tags https://github.com/ryderhu512/RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415566386
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-MCDF-phase3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428956834
git clone --depth 1 --no-tags https://github.com/oscaretmira/TAREA_2_ISDIGI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416757213
git clone --depth 1 --no-tags https://github.com/Elias-Rosales/MIPSVerification_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440650345
