#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1211aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11e0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11e78a0 .functor NOT 1, L_0x123dbd0, C4<0>, C4<0>, C4<0>;
L_0x123d9b0 .functor XOR 2, L_0x123d870, L_0x123d910, C4<00>, C4<00>;
L_0x123dac0 .functor XOR 2, L_0x123d9b0, L_0x123da20, C4<00>, C4<00>;
v0x123a1c0_0 .net *"_ivl_10", 1 0, L_0x123da20;  1 drivers
v0x123a2c0_0 .net *"_ivl_12", 1 0, L_0x123dac0;  1 drivers
v0x123a3a0_0 .net *"_ivl_2", 1 0, L_0x123d7d0;  1 drivers
v0x123a460_0 .net *"_ivl_4", 1 0, L_0x123d870;  1 drivers
v0x123a540_0 .net *"_ivl_6", 1 0, L_0x123d910;  1 drivers
v0x123a670_0 .net *"_ivl_8", 1 0, L_0x123d9b0;  1 drivers
v0x123a750_0 .net "a", 0 0, v0x12380a0_0;  1 drivers
v0x123a7f0_0 .net "b", 0 0, v0x1238140_0;  1 drivers
v0x123a890_0 .net "c", 0 0, v0x12381e0_0;  1 drivers
v0x123a930_0 .var "clk", 0 0;
v0x123a9d0_0 .net "d", 0 0, v0x1238320_0;  1 drivers
v0x123aa70_0 .net "out_pos_dut", 0 0, L_0x123d600;  1 drivers
v0x123ab10_0 .net "out_pos_ref", 0 0, L_0x123c150;  1 drivers
v0x123abb0_0 .net "out_sop_dut", 0 0, L_0x123cb10;  1 drivers
v0x123ac50_0 .net "out_sop_ref", 0 0, L_0x1212fb0;  1 drivers
v0x123acf0_0 .var/2u "stats1", 223 0;
v0x123ad90_0 .var/2u "strobe", 0 0;
v0x123af40_0 .net "tb_match", 0 0, L_0x123dbd0;  1 drivers
v0x123b010_0 .net "tb_mismatch", 0 0, L_0x11e78a0;  1 drivers
v0x123b0b0_0 .net "wavedrom_enable", 0 0, v0x12385f0_0;  1 drivers
v0x123b180_0 .net "wavedrom_title", 511 0, v0x1238690_0;  1 drivers
L_0x123d7d0 .concat [ 1 1 0 0], L_0x123c150, L_0x1212fb0;
L_0x123d870 .concat [ 1 1 0 0], L_0x123c150, L_0x1212fb0;
L_0x123d910 .concat [ 1 1 0 0], L_0x123d600, L_0x123cb10;
L_0x123da20 .concat [ 1 1 0 0], L_0x123c150, L_0x1212fb0;
L_0x123dbd0 .cmp/eeq 2, L_0x123d7d0, L_0x123dac0;
S_0x11e45d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x11e0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11e7c80 .functor AND 1, v0x12381e0_0, v0x1238320_0, C4<1>, C4<1>;
L_0x11e8060 .functor NOT 1, v0x12380a0_0, C4<0>, C4<0>, C4<0>;
L_0x11e8440 .functor NOT 1, v0x1238140_0, C4<0>, C4<0>, C4<0>;
L_0x11e86c0 .functor AND 1, L_0x11e8060, L_0x11e8440, C4<1>, C4<1>;
L_0x11ff600 .functor AND 1, L_0x11e86c0, v0x12381e0_0, C4<1>, C4<1>;
L_0x1212fb0 .functor OR 1, L_0x11e7c80, L_0x11ff600, C4<0>, C4<0>;
L_0x123b5d0 .functor NOT 1, v0x1238140_0, C4<0>, C4<0>, C4<0>;
L_0x123b640 .functor OR 1, L_0x123b5d0, v0x1238320_0, C4<0>, C4<0>;
L_0x123b750 .functor AND 1, v0x12381e0_0, L_0x123b640, C4<1>, C4<1>;
L_0x123b810 .functor NOT 1, v0x12380a0_0, C4<0>, C4<0>, C4<0>;
L_0x123b8e0 .functor OR 1, L_0x123b810, v0x1238140_0, C4<0>, C4<0>;
L_0x123b950 .functor AND 1, L_0x123b750, L_0x123b8e0, C4<1>, C4<1>;
L_0x123bad0 .functor NOT 1, v0x1238140_0, C4<0>, C4<0>, C4<0>;
L_0x123bb40 .functor OR 1, L_0x123bad0, v0x1238320_0, C4<0>, C4<0>;
L_0x123ba60 .functor AND 1, v0x12381e0_0, L_0x123bb40, C4<1>, C4<1>;
L_0x123bcd0 .functor NOT 1, v0x12380a0_0, C4<0>, C4<0>, C4<0>;
L_0x123bdd0 .functor OR 1, L_0x123bcd0, v0x1238320_0, C4<0>, C4<0>;
L_0x123be90 .functor AND 1, L_0x123ba60, L_0x123bdd0, C4<1>, C4<1>;
L_0x123c040 .functor XNOR 1, L_0x123b950, L_0x123be90, C4<0>, C4<0>;
v0x11e71d0_0 .net *"_ivl_0", 0 0, L_0x11e7c80;  1 drivers
v0x11e75d0_0 .net *"_ivl_12", 0 0, L_0x123b5d0;  1 drivers
v0x11e79b0_0 .net *"_ivl_14", 0 0, L_0x123b640;  1 drivers
v0x11e7d90_0 .net *"_ivl_16", 0 0, L_0x123b750;  1 drivers
v0x11e8170_0 .net *"_ivl_18", 0 0, L_0x123b810;  1 drivers
v0x11e8550_0 .net *"_ivl_2", 0 0, L_0x11e8060;  1 drivers
v0x11e87d0_0 .net *"_ivl_20", 0 0, L_0x123b8e0;  1 drivers
v0x1236610_0 .net *"_ivl_24", 0 0, L_0x123bad0;  1 drivers
v0x12366f0_0 .net *"_ivl_26", 0 0, L_0x123bb40;  1 drivers
v0x12367d0_0 .net *"_ivl_28", 0 0, L_0x123ba60;  1 drivers
v0x12368b0_0 .net *"_ivl_30", 0 0, L_0x123bcd0;  1 drivers
v0x1236990_0 .net *"_ivl_32", 0 0, L_0x123bdd0;  1 drivers
v0x1236a70_0 .net *"_ivl_36", 0 0, L_0x123c040;  1 drivers
L_0x7f81cef87018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1236b30_0 .net *"_ivl_38", 0 0, L_0x7f81cef87018;  1 drivers
v0x1236c10_0 .net *"_ivl_4", 0 0, L_0x11e8440;  1 drivers
v0x1236cf0_0 .net *"_ivl_6", 0 0, L_0x11e86c0;  1 drivers
v0x1236dd0_0 .net *"_ivl_8", 0 0, L_0x11ff600;  1 drivers
v0x1236eb0_0 .net "a", 0 0, v0x12380a0_0;  alias, 1 drivers
v0x1236f70_0 .net "b", 0 0, v0x1238140_0;  alias, 1 drivers
v0x1237030_0 .net "c", 0 0, v0x12381e0_0;  alias, 1 drivers
v0x12370f0_0 .net "d", 0 0, v0x1238320_0;  alias, 1 drivers
v0x12371b0_0 .net "out_pos", 0 0, L_0x123c150;  alias, 1 drivers
v0x1237270_0 .net "out_sop", 0 0, L_0x1212fb0;  alias, 1 drivers
v0x1237330_0 .net "pos0", 0 0, L_0x123b950;  1 drivers
v0x12373f0_0 .net "pos1", 0 0, L_0x123be90;  1 drivers
L_0x123c150 .functor MUXZ 1, L_0x7f81cef87018, L_0x123b950, L_0x123c040, C4<>;
S_0x1237570 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x11e0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12380a0_0 .var "a", 0 0;
v0x1238140_0 .var "b", 0 0;
v0x12381e0_0 .var "c", 0 0;
v0x1238280_0 .net "clk", 0 0, v0x123a930_0;  1 drivers
v0x1238320_0 .var "d", 0 0;
v0x1238410_0 .var/2u "fail", 0 0;
v0x12384b0_0 .var/2u "fail1", 0 0;
v0x1238550_0 .net "tb_match", 0 0, L_0x123dbd0;  alias, 1 drivers
v0x12385f0_0 .var "wavedrom_enable", 0 0;
v0x1238690_0 .var "wavedrom_title", 511 0;
E_0x11f3050/0 .event negedge, v0x1238280_0;
E_0x11f3050/1 .event posedge, v0x1238280_0;
E_0x11f3050 .event/or E_0x11f3050/0, E_0x11f3050/1;
S_0x12378a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1237570;
 .timescale -12 -12;
v0x1237ae0_0 .var/2s "i", 31 0;
E_0x11f2ef0 .event posedge, v0x1238280_0;
S_0x1237be0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1237570;
 .timescale -12 -12;
v0x1237de0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1237ec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1237570;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1238870 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x11e0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x123c300 .functor AND 1, v0x12381e0_0, v0x1238320_0, C4<1>, C4<1>;
L_0x123c800 .functor AND 1, L_0x123c5b0, L_0x123c650, C4<1>, C4<1>;
L_0x123c910 .functor AND 1, L_0x123c800, v0x12381e0_0, C4<1>, C4<1>;
L_0x123c9d0 .functor OR 1, L_0x123c300, L_0x123c910, C4<0>, C4<0>;
L_0x123cb10 .functor BUFZ 1, L_0x123c9d0, C4<0>, C4<0>, C4<0>;
L_0x123ccc0 .functor OR 1, L_0x123cc20, v0x1238320_0, C4<0>, C4<0>;
L_0x123cdc0 .functor AND 1, v0x12381e0_0, L_0x123ccc0, C4<1>, C4<1>;
L_0x123d030 .functor AND 1, L_0x123ce80, v0x1238140_0, C4<1>, C4<1>;
L_0x123d140 .functor OR 1, L_0x123cdc0, L_0x123d030, C4<0>, C4<0>;
L_0x123d2f0 .functor OR 1, L_0x123d250, v0x1238320_0, C4<0>, C4<0>;
L_0x123d410 .functor AND 1, v0x12381e0_0, L_0x123d2f0, C4<1>, C4<1>;
L_0x123d480 .functor XNOR 1, L_0x123d140, L_0x123d410, C4<0>, C4<0>;
v0x1238a30_0 .net *"_ivl_0", 0 0, L_0x123c300;  1 drivers
v0x1238b10_0 .net *"_ivl_15", 0 0, L_0x123cc20;  1 drivers
v0x1238bd0_0 .net *"_ivl_16", 0 0, L_0x123ccc0;  1 drivers
v0x1238cc0_0 .net *"_ivl_18", 0 0, L_0x123cdc0;  1 drivers
v0x1238da0_0 .net *"_ivl_21", 0 0, L_0x123ce80;  1 drivers
v0x1238eb0_0 .net *"_ivl_22", 0 0, L_0x123d030;  1 drivers
v0x1238f90_0 .net *"_ivl_27", 0 0, L_0x123d250;  1 drivers
v0x1239050_0 .net *"_ivl_28", 0 0, L_0x123d2f0;  1 drivers
v0x1239130_0 .net *"_ivl_3", 0 0, L_0x123c5b0;  1 drivers
v0x1239280_0 .net *"_ivl_32", 0 0, L_0x123d480;  1 drivers
L_0x7f81cef87060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1239340_0 .net *"_ivl_34", 0 0, L_0x7f81cef87060;  1 drivers
v0x1239420_0 .net *"_ivl_5", 0 0, L_0x123c650;  1 drivers
v0x12394e0_0 .net *"_ivl_6", 0 0, L_0x123c800;  1 drivers
v0x12395c0_0 .net *"_ivl_8", 0 0, L_0x123c910;  1 drivers
v0x12396a0_0 .net "a", 0 0, v0x12380a0_0;  alias, 1 drivers
v0x1239740_0 .net "b", 0 0, v0x1238140_0;  alias, 1 drivers
v0x1239830_0 .net "c", 0 0, v0x12381e0_0;  alias, 1 drivers
v0x1239a30_0 .net "d", 0 0, v0x1238320_0;  alias, 1 drivers
v0x1239b20_0 .net "out_pos", 0 0, L_0x123d600;  alias, 1 drivers
v0x1239be0_0 .net "out_sop", 0 0, L_0x123cb10;  alias, 1 drivers
v0x1239ca0_0 .net "pos0", 0 0, L_0x123d140;  1 drivers
v0x1239d60_0 .net "pos1", 0 0, L_0x123d410;  1 drivers
v0x1239e20_0 .net "sop", 0 0, L_0x123c9d0;  1 drivers
L_0x123c5b0 .reduce/nor v0x12380a0_0;
L_0x123c650 .reduce/nor v0x1238140_0;
L_0x123cc20 .reduce/nor v0x1238140_0;
L_0x123ce80 .reduce/nor v0x12380a0_0;
L_0x123d250 .reduce/nor v0x12380a0_0;
L_0x123d600 .functor MUXZ 1, L_0x7f81cef87060, L_0x123d140, L_0x123d480, C4<>;
S_0x1239fa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x11e0320;
 .timescale -12 -12;
E_0x11dc9f0 .event anyedge, v0x123ad90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123ad90_0;
    %nor/r;
    %assign/vec4 v0x123ad90_0, 0;
    %wait E_0x11dc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1237570;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12384b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1237570;
T_4 ;
    %wait E_0x11f3050;
    %load/vec4 v0x1238550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238410_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1237570;
T_5 ;
    %wait E_0x11f2ef0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %wait E_0x11f2ef0;
    %load/vec4 v0x1238410_0;
    %store/vec4 v0x12384b0_0, 0, 1;
    %fork t_1, S_0x12378a0;
    %jmp t_0;
    .scope S_0x12378a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1237ae0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1237ae0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11f2ef0;
    %load/vec4 v0x1237ae0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1237ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1237ae0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1237570;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11f3050;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1238320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12381e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1238140_0, 0;
    %assign/vec4 v0x12380a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1238410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12384b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11e0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123a930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123ad90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11e0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x123a930_0;
    %inv;
    %store/vec4 v0x123a930_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11e0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1238280_0, v0x123b010_0, v0x123a750_0, v0x123a7f0_0, v0x123a890_0, v0x123a9d0_0, v0x123ac50_0, v0x123abb0_0, v0x123ab10_0, v0x123aa70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11e0320;
T_9 ;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11e0320;
T_10 ;
    %wait E_0x11f3050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123acf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
    %load/vec4 v0x123af40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123acf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x123ac50_0;
    %load/vec4 v0x123ac50_0;
    %load/vec4 v0x123abb0_0;
    %xor;
    %load/vec4 v0x123ac50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x123ab10_0;
    %load/vec4 v0x123ab10_0;
    %load/vec4 v0x123aa70_0;
    %xor;
    %load/vec4 v0x123ab10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x123acf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123acf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/ece241_2013_q2/iter0/response0/top_module.sv";
