// Seed: 1552239699
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input logic id_0,
    input wire  id_1
);
  reg id_3;
  always @(posedge id_1) begin
    id_3 <= ~1;
    id_3 <= 1;
    id_3 <= "";
    id_3 <= id_0;
    id_3 <= id_0 == 1;
  end
  tri id_4;
  assign id_3 = 1 | id_4;
  module_0(
      id_4, id_4
  );
  assign id_3 = id_3;
endmodule
module module_2 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_4, id_4
  );
endmodule
