# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/RRT.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/new/RRT_TB.vhd"

# Do not sort compile order
nosort
