--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml test.twx test.ncd -o test.twr test.pcf

Design file:              test.ncd
Physical constraint file: test.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKOUT_n_25
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DATA_23<0>  |   -0.338(R)|      FAST  |    1.748(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<1>  |   -0.336(R)|      FAST  |    1.746(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<2>  |   -0.309(R)|      FAST  |    1.687(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<3>  |   -0.344(R)|      FAST  |    1.754(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<4>  |   -0.311(R)|      FAST  |    1.689(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<5>  |   -0.341(R)|      FAST  |    1.751(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<6>  |   -0.305(R)|      FAST  |    1.683(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<7>  |   -0.315(R)|      FAST  |    1.693(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<8>  |   -0.307(R)|      FAST  |    1.685(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<9>  |   -0.313(R)|      FAST  |    1.691(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<10> |   -0.346(R)|      FAST  |    1.756(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<11> |   -0.316(R)|      FAST  |    1.694(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<12> |   -0.310(R)|      FAST  |    1.688(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<13> |   -0.316(R)|      FAST  |    1.694(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<14> |   -0.311(R)|      FAST  |    1.689(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
DATA_23<15> |   -0.308(R)|      FAST  |    1.686(R)|      SLOW  |CLKOUT_n_25_BUFGP |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLKOUT_n_25 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         8.273(R)|      SLOW  |         4.433(R)|      FAST  |CLKOUT_n_25_BUFGP |   0.000|
led<1>      |         8.424(R)|      SLOW  |         4.538(R)|      FAST  |CLKOUT_n_25_BUFGP |   0.000|
led<2>      |         8.022(R)|      SLOW  |         4.287(R)|      FAST  |CLKOUT_n_25_BUFGP |   0.000|
led<3>      |         8.073(R)|      SLOW  |         4.304(R)|      FAST  |CLKOUT_n_25_BUFGP |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TX1         |        11.015(R)|      SLOW  |         6.162(R)|      FAST  |clk_50            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLKOUT_n_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKOUT_n_25    |    3.639|         |         |         |
clk            |    6.722|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKOUT_n_25    |    6.781|         |         |         |
clk            |    6.961|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 20 14:20:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



