
*** Running vivado
    with args -log design_1_axi_vdma_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_vdma_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_vdma_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 352.602 ; gain = 80.156
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/synth/design_1_axi_vdma_0_1.vhd:105]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:69480]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:14862]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (1#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (2#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (3#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:16952]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (4#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:16952]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (4#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (5#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:40370]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (6#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:40370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:18712]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (7#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:18712]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:20526]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (8#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:20526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (9#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (10#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:61558]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (11#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:61558]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:62697]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (12#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:62697]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:63204]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (13#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:63204]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:53625]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (14#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:53625]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (15#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (16#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (17#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (18#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:52754]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (19#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:52754]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:13249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (20#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:40980]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (21#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:40980]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:43237]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (32#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:43237]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:41227]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (33#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:41227]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (33#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (34#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (35#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (36#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (37#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (38#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (39#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (40#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (40#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (40#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (40#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (40#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (41#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (42#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (43#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (43#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (44#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (44#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (44#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (44#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (44#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (45#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (46#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (46#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (46#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (46#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (46#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (47#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (47#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (47#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (47#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (47#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (71#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (72#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (73#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (74#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (75#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (76#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (77#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49590]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (78#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49590]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (79#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (80#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/450f/hdl/axi_vdma_v6_3_rfs.vhd:69480]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_1' (81#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/synth/design_1_axi_vdma_0_1.vhd:105]
Finished RTL Elaboration : Time (s): cpu = 00:05:48 ; elapsed = 00:05:51 . Memory (MB): peak = 626.051 ; gain = 353.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:48 ; elapsed = 00:05:52 . Memory (MB): peak = 626.051 ; gain = 353.605
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 758.656 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:06:05 ; elapsed = 00:07:10 . Memory (MB): peak = 758.656 ; gain = 486.211
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:05 ; elapsed = 00:07:10 . Memory (MB): peak = 758.656 ; gain = 486.211
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:05 ; elapsed = 00:07:10 . Memory (MB): peak = 758.656 ; gain = 486.211
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:09 ; elapsed = 00:07:14 . Memory (MB): peak = 758.656 ; gain = 486.211
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:16 ; elapsed = 00:07:21 . Memory (MB): peak = 758.656 ; gain = 486.211
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:29 ; elapsed = 00:07:35 . Memory (MB): peak = 758.656 ; gain = 486.211
Finished Timing Optimization : Time (s): cpu = 00:06:33 ; elapsed = 00:07:39 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished Technology Mapping : Time (s): cpu = 00:06:35 ; elapsed = 00:07:40 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished IO Insertion : Time (s): cpu = 00:06:36 ; elapsed = 00:07:41 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished Renaming Generated Instances : Time (s): cpu = 00:06:36 ; elapsed = 00:07:41 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:36 ; elapsed = 00:07:42 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished Renaming Generated Ports : Time (s): cpu = 00:06:36 ; elapsed = 00:07:42 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished Handling Custom Attributes : Time (s): cpu = 00:06:36 ; elapsed = 00:07:42 . Memory (MB): peak = 803.004 ; gain = 530.559
Finished Renaming Generated Nets : Time (s): cpu = 00:06:36 ; elapsed = 00:07:42 . Memory (MB): peak = 803.004 ; gain = 530.559

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    32|
|2     |FIFO36E1 |     5|
|3     |LUT1     |   209|
|4     |LUT2     |   163|
|5     |LUT3     |   242|
|6     |LUT4     |   176|
|7     |LUT5     |   192|
|8     |LUT6     |   264|
|9     |MUXF7    |     5|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     1|
|12    |SRL16E   |   123|
|13    |FDPE     |     5|
|14    |FDR      |   133|
|15    |FDRE     |  1317|
|16    |FDSE     |    42|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:36 ; elapsed = 00:07:42 . Memory (MB): peak = 803.004 ; gain = 530.559
synth_design: Time (s): cpu = 00:06:40 ; elapsed = 00:07:45 . Memory (MB): peak = 803.004 ; gain = 538.320
