[tasks]
cpl_bmc cpl bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
cpl_bmc: depth 20

[engines]
smtbmc

[script]
cpl: read_verilog -sv -formal alu_cpl.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu.svh
cpl: @srcdir@/alu_cpl.sv
