<dec f='vpp_1804/src/vppinfra/timing_wheel.h' l='65' type='u8'/>
<offset>0</offset>
<doc f='vpp_1804/src/vppinfra/timing_wheel.h' l='63'>/* Each bin is a power of two clock ticks (N)
     chosen so that 2^N &gt;= min_sched_time. */</doc>
<use f='vpp_1804/src/vnet/bfd/bfd_main.c' l='1168' u='r' c='bfd_main_init'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='31' u='w' c='timing_wheel_init'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='35' u='r' c='timing_wheel_init'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='36' u='r' c='timing_wheel_init'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='40' u='r' c='timing_wheel_init'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='52' u='r' c='timing_wheel_init'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='62' u='r' c='get_level_and_relative_time'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='432' u='r' c='validate_expired_elt'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='433' u='r' c='validate_expired_elt'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='483' u='r' c='advance_cpu_time_base'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='510' u='r' c='advance_cpu_time_base'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='538' u='r' c='refill_level'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='565' u='r' c='refill_level'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='605' u='r' c='timing_wheel_advance'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='726' u='r' c='format_timing_wheel'/>
<use f='vpp_1804/src/vppinfra/timing_wheel.c' l='728' u='r' c='format_timing_wheel'/>
