--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 875329157 paths analyzed, 1885 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.350ns.
--------------------------------------------------------------------------------
Slack:                  0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.311ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.311ns (7.630ns logic, 11.681ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X4Y24.B2       net (fanout=10)       1.568   o[10]
    SLICE_X4Y24.B        Tilo                  0.254   N430
                                                       n0183<6>1_SW1_SW0
    SLICE_X4Y24.A5       net (fanout=1)        0.247   N174
    SLICE_X4Y24.A        Tilo                  0.254   N430
                                                       n0183<6>1_SW1
    SLICE_X5Y23.C5       net (fanout=6)        0.433   N116
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (7.620ns logic, 11.653ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.239ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P14       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B3       net (fanout=9)        1.032   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[14]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.239ns (7.644ns logic, 11.595ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y21.A6       net (fanout=2)        0.333   n0183<5>15
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (7.630ns logic, 11.605ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X4Y24.B2       net (fanout=10)       1.568   o[10]
    SLICE_X4Y24.B        Tilo                  0.254   N430
                                                       n0183<6>1_SW1_SW0
    SLICE_X4Y24.A5       net (fanout=1)        0.247   N174
    SLICE_X4Y24.A        Tilo                  0.254   N430
                                                       n0183<6>1_SW1
    SLICE_X5Y23.C5       net (fanout=6)        0.433   N116
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y21.A6       net (fanout=2)        0.333   n0183<5>15
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (7.620ns logic, 11.577ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.191ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B2       net (fanout=9)        0.984   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.191ns (7.644ns logic, 11.547ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.190ns (Levels of Logic = 16)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.COUT     Tbyp                  0.091   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.190ns (7.824ns logic, 11.366ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X7Y32.B2       net (fanout=9)        1.354   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X7Y32.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy<10>11_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/o<10>1
    SLICE_X5Y33.A5       net (fanout=10)       0.510   o<10>_0
    SLICE_X5Y33.A        Tilo                  0.259   N242
                                                       n0177<7>13
    SLICE_X8Y32.C3       net (fanout=15)       1.361   n0177<7>12
    SLICE_X8Y32.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X8Y35.D3       net (fanout=10)       0.884   a[10]_a[15]_MUX_1702_o_0
    SLICE_X8Y35.D        Tilo                  0.254   n0177<5>12
                                                       n0177<5>12
    SLICE_X8Y34.B2       net (fanout=7)        0.739   n0177<5>12
    SLICE_X8Y34.B        Tilo                  0.254   a[9]_a[15]_MUX_1719_o_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763311
    SLICE_X7Y36.B5       net (fanout=19)       0.959   Mmux_n076331_0
    SLICE_X7Y36.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X4Y33.D5       net (fanout=20)       0.780   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X4Y33.DMUX     Topdd                 0.463   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y36.A3       net (fanout=6)        1.619   a[15]_GND_28_o_add_27_OUT[15:0]<7>_0
    SLICE_X6Y36.DMUX     Topad                 0.667   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[10]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<10>
    SLICE_X6Y39.C4       net (fanout=3)        1.364   a[15]_GND_28_o_add_29_OUT[15:0]<10>_0
    SLICE_X6Y39.C        Tilo                  0.235   N130
                                                       n0177<0>231_SW1
    SLICE_X5Y39.C2       net (fanout=2)        1.254   N130
    SLICE_X5Y39.C        Tilo                  0.259   n0177<0>241
                                                       n0177<0>24
    SLICE_X5Y38.A4       net (fanout=1)        0.482   n0177<0>23
    SLICE_X5Y38.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>28
    DSP48_X0Y9.B0        net (fanout=1)        0.626   n0177[0]
    DSP48_X0Y9.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.234ns logic, 11.932ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.173ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P9        Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y26.B2       net (fanout=32)       1.396   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[9]
    SLICE_X4Y26.B        Tilo                  0.254   N405
                                                       n0183<7>11_SW3
    SLICE_X4Y26.A5       net (fanout=2)        0.254   N283
    SLICE_X4Y26.A        Tilo                  0.254   N405
                                                       n0183<7>11
    SLICE_X7Y25.B5       net (fanout=14)       0.711   n0183<7>1
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.173ns (7.639ns logic, 11.534ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y20.B3       net (fanout=10)       0.714   n0183<2>2
    SLICE_X6Y20.COUT     Topcyb                0.448   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.891ns logic, 11.275ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.163ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P14       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B3       net (fanout=9)        1.032   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[14]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y21.A6       net (fanout=2)        0.333   n0183<5>15
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.163ns (7.644ns logic, 11.519ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 16)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X4Y24.B2       net (fanout=10)       1.568   o[10]
    SLICE_X4Y24.B        Tilo                  0.254   N430
                                                       n0183<6>1_SW1_SW0
    SLICE_X4Y24.A5       net (fanout=1)        0.247   N174
    SLICE_X4Y24.A        Tilo                  0.254   N430
                                                       n0183<6>1_SW1
    SLICE_X5Y23.C5       net (fanout=6)        0.433   N116
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.COUT     Tbyp                  0.091   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (7.814ns logic, 11.338ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.151ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P14       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B3       net (fanout=9)        1.032   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[14]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X4Y23.B3       net (fanout=14)       0.698   n0183<7>11
    SLICE_X4Y23.B        Tilo                  0.254   N245
                                                       n0183<6>1_SW0_SW0
    SLICE_X4Y23.A4       net (fanout=14)       0.560   n0183[7]
    SLICE_X4Y23.A        Tilo                  0.254   N245
                                                       n0183<6>1_SW0
    SLICE_X5Y25.C3       net (fanout=16)       0.645   N52
    SLICE_X5Y25.C        Tilo                  0.259   N128
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1411_1
    SLICE_X5Y21.A4       net (fanout=1)        1.272   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.151ns (7.639ns logic, 11.512ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.128ns (Levels of Logic = 12)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X7Y32.B2       net (fanout=9)        1.354   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X7Y32.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy<10>11_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/o<10>1
    SLICE_X5Y33.A5       net (fanout=10)       0.510   o<10>_0
    SLICE_X5Y33.A        Tilo                  0.259   N242
                                                       n0177<7>13
    SLICE_X8Y32.C3       net (fanout=15)       1.361   n0177<7>12
    SLICE_X8Y32.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X8Y35.D3       net (fanout=10)       0.884   a[10]_a[15]_MUX_1702_o_0
    SLICE_X8Y35.D        Tilo                  0.254   n0177<5>12
                                                       n0177<5>12
    SLICE_X8Y34.B2       net (fanout=7)        0.739   n0177<5>12
    SLICE_X8Y34.B        Tilo                  0.254   a[9]_a[15]_MUX_1719_o_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763311
    SLICE_X7Y36.B5       net (fanout=19)       0.959   Mmux_n076331_0
    SLICE_X7Y36.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X4Y33.D5       net (fanout=20)       0.780   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X4Y33.DMUX     Topdd                 0.463   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X3Y34.A5       net (fanout=6)        1.088   a[15]_GND_28_o_add_27_OUT[15:0]<7>_0
    SLICE_X3Y34.A        Tilo                  0.259   N312
                                                       n0177<2>13_SW0
    SLICE_X3Y35.B2       net (fanout=1)        0.727   N512
    SLICE_X3Y35.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       n0177<2>14_SW1_SW0
    SLICE_X4Y37.A2       net (fanout=2)        1.137   N668
    SLICE_X4Y37.CMUX     Topac                 0.633   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<6>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X5Y37.D2       net (fanout=1)        0.757   a[15]_GND_28_o_add_31_OUT[15:0]<8>_0
    SLICE_X5Y37.D        Tilo                  0.259   n0177<0>25
                                                       n0177<0>26
    SLICE_X5Y38.A1       net (fanout=1)        0.723   n0177<0>25
    SLICE_X5Y38.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>28
    DSP48_X0Y9.B0        net (fanout=1)        0.626   n0177[0]
    DSP48_X0Y9.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.128ns (7.483ns logic, 11.645ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.137ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y20.C2       net (fanout=10)       0.808   n0183<2>2
    SLICE_X6Y20.COUT     Topcyc                0.325   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<8>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.137ns (7.768ns logic, 11.369ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.128ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X4Y24.B2       net (fanout=10)       1.568   o[10]
    SLICE_X4Y24.B        Tilo                  0.254   N430
                                                       n0183<6>1_SW1_SW0
    SLICE_X4Y24.A5       net (fanout=1)        0.247   N174
    SLICE_X4Y24.A        Tilo                  0.254   N430
                                                       n0183<6>1_SW1
    SLICE_X5Y23.C5       net (fanout=6)        0.433   N116
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y20.B3       net (fanout=10)       0.714   n0183<2>2
    SLICE_X6Y20.COUT     Topcyb                0.448   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.128ns (7.881ns logic, 11.247ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.112ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X7Y32.B2       net (fanout=9)        1.354   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X7Y32.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy<10>11_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/o<10>1
    SLICE_X5Y33.A5       net (fanout=10)       0.510   o<10>_0
    SLICE_X5Y33.A        Tilo                  0.259   N242
                                                       n0177<7>13
    SLICE_X9Y32.C4       net (fanout=15)       1.303   n0177<7>12
    SLICE_X9Y32.C        Tilo                  0.259   N118
                                                       n0177<6>1_SW2
    SLICE_X8Y34.D1       net (fanout=1)        1.069   N118
    SLICE_X8Y34.D        Tilo                  0.254   a[9]_a[15]_MUX_1719_o_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1151
    SLICE_X8Y34.B1       net (fanout=7)        0.554   a[9]_a[15]_MUX_1719_o_0
    SLICE_X8Y34.B        Tilo                  0.254   a[9]_a[15]_MUX_1719_o_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763311
    SLICE_X7Y36.B5       net (fanout=19)       0.959   Mmux_n076331_0
    SLICE_X7Y36.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X4Y33.D5       net (fanout=20)       0.780   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X4Y33.DMUX     Topdd                 0.463   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y36.A3       net (fanout=6)        1.619   a[15]_GND_28_o_add_27_OUT[15:0]<7>_0
    SLICE_X6Y36.DMUX     Topad                 0.667   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[10]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<10>
    SLICE_X6Y39.C4       net (fanout=3)        1.364   a[15]_GND_28_o_add_29_OUT[15:0]<10>_0
    SLICE_X6Y39.C        Tilo                  0.235   N130
                                                       n0177<0>231_SW1
    SLICE_X5Y39.C2       net (fanout=2)        1.254   N130
    SLICE_X5Y39.C        Tilo                  0.259   n0177<0>241
                                                       n0177<0>24
    SLICE_X5Y38.A4       net (fanout=1)        0.482   n0177<0>23
    SLICE_X5Y38.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>28
    DSP48_X0Y9.B0        net (fanout=1)        0.626   n0177[0]
    DSP48_X0Y9.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.112ns (7.238ns logic, 11.874ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.123ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y19.A5       net (fanout=17)       0.682   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y19.A        Tilo                  0.259   N37
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X8Y20.D3       net (fanout=20)       1.375   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy[12]
    SLICE_X8Y20.COUT     Topcyd                0.312   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
    SLICE_X8Y21.CMUX     Tcinc                 0.279   a[15]_GND_28_o_add_27_OUT[15:0][15]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_xor<15>
    SLICE_X7Y20.D1       net (fanout=8)        1.105   a[15]_GND_28_o_add_27_OUT[15:0][14]
    SLICE_X7Y20.D        Tilo                  0.259   N18
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_n07636_SW0
    SLICE_X9Y21.D6       net (fanout=2)        0.839   N18
    SLICE_X9Y21.D        Tilo                  0.259   N268
                                                       n0183<0>2411_SW2
    SLICE_X8Y23.C2       net (fanout=1)        0.982   N268
    SLICE_X8Y23.C        Tilo                  0.255   n0183<0>23
                                                       n0183<0>2411
    SLICE_X8Y23.D3       net (fanout=2)        0.492   n0183<0>241
    SLICE_X8Y23.D        Tilo                  0.254   n0183<0>23
                                                       n0183<0>24
    SLICE_X7Y23.A6       net (fanout=1)        0.594   n0183<0>23
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.123ns (7.477ns logic, 11.646ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.118ns (Levels of Logic = 16)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P14       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B3       net (fanout=9)        1.032   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[14]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.COUT     Tbyp                  0.091   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.118ns (7.838ns logic, 11.280ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.115ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B2       net (fanout=9)        0.984   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y21.A6       net (fanout=2)        0.333   n0183<5>15
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.115ns (7.644ns logic, 11.471ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.114ns (Levels of Logic = 16)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y21.A6       net (fanout=2)        0.333   n0183<5>15
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.COUT     Tbyp                  0.091   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.114ns (7.824ns logic, 11.290ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.097ns (Levels of Logic = 12)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X7Y32.B2       net (fanout=9)        1.354   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X7Y32.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy<10>11_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/o<10>1
    SLICE_X5Y33.A5       net (fanout=10)       0.510   o<10>_0
    SLICE_X5Y33.A        Tilo                  0.259   N242
                                                       n0177<7>13
    SLICE_X5Y33.B4       net (fanout=15)       0.593   n0177<7>12
    SLICE_X5Y33.B        Tilo                  0.259   N242
                                                       n0177<6>1_SW0_SW0
    SLICE_X7Y34.B6       net (fanout=14)       0.432   n0177[7]
    SLICE_X7Y34.B        Tilo                  0.259   N446
                                                       n0177<6>1_SW0
    SLICE_X3Y33.C1       net (fanout=16)       1.457   N48
    SLICE_X3Y33.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o1611
    SLICE_X10Y37.B2      net (fanout=27)       2.061   Mmux_a[0]_a[15]_MUX_1744_o161_0
    SLICE_X10Y37.B       Tilo                  0.235   M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       n0177<2>1114_SW0
    SLICE_X8Y37.D3       net (fanout=1)        0.715   N110
    SLICE_X8Y37.D        Tilo                  0.254   n0177<2>111
                                                       n0177<2>1114
    SLICE_X6Y35.D1       net (fanout=21)       1.319   n0177<2>111
    SLICE_X6Y35.COUT     Topcyd                0.290   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<6>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
    SLICE_X6Y36.DMUX     Tcind                 0.289   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[10]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<10>
    SLICE_X6Y39.C4       net (fanout=3)        1.364   a[15]_GND_28_o_add_29_OUT[15:0]<10>_0
    SLICE_X6Y39.C        Tilo                  0.235   N130
                                                       n0177<0>231_SW1
    SLICE_X5Y39.C2       net (fanout=2)        1.254   N130
    SLICE_X5Y39.C        Tilo                  0.259   n0177<0>241
                                                       n0177<0>24
    SLICE_X5Y38.A4       net (fanout=1)        0.482   n0177<0>23
    SLICE_X5Y38.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>28
    DSP48_X0Y9.B0        net (fanout=1)        0.626   n0177[0]
    DSP48_X0Y9.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.097ns (6.927ns logic, 12.170ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.112ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X4Y25.C2       net (fanout=15)       1.418   n0183<7>12
    SLICE_X4Y25.C        Tilo                  0.255   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1712_o161
    SLICE_X6Y23.D5       net (fanout=3)        0.750   a[15]_a[15]_MUX_1697_o
    SLICE_X6Y23.D        Tilo                  0.235   n0183<5>12
                                                       n0183<5>12
    SLICE_X5Y19.C1       net (fanout=7)        1.471   n0183<5>12
    SLICE_X5Y19.C        Tilo                  0.259   N37
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X5Y20.D2       net (fanout=18)       0.779   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy[7]
    SLICE_X5Y20.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_3
    SLICE_X5Y20.C6       net (fanout=1)        0.143   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
    SLICE_X5Y20.C        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<2>1114_SW0
    SLICE_X7Y20.C2       net (fanout=1)        0.734   N112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.112ns (7.343ns logic, 11.769ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.107ns (Levels of Logic = 13)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X7Y25.A5       net (fanout=10)       0.475   o[10]
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X4Y25.C2       net (fanout=15)       1.418   n0183<7>12
    SLICE_X4Y25.C        Tilo                  0.255   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1712_o161
    SLICE_X6Y23.D5       net (fanout=3)        0.750   a[15]_a[15]_MUX_1697_o
    SLICE_X6Y23.D        Tilo                  0.235   n0183<5>12
                                                       n0183<5>12
    SLICE_X5Y22.A1       net (fanout=7)        1.075   n0183<5>12
    SLICE_X5Y22.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy[8]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_n0763311
    SLICE_X9Y19.A1       net (fanout=19)       1.297   Mmux_n076331
    SLICE_X9Y19.A        Tilo                  0.259   n0759[4]
                                                       n0183<2>1111
    SLICE_X7Y20.C1       net (fanout=2)        1.009   n0183<2>1111
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.107ns (7.084ns logic, 12.023ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.103ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B2       net (fanout=9)        0.984   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X4Y23.B3       net (fanout=14)       0.698   n0183<7>11
    SLICE_X4Y23.B        Tilo                  0.254   N245
                                                       n0183<6>1_SW0_SW0
    SLICE_X4Y23.A4       net (fanout=14)       0.560   n0183[7]
    SLICE_X4Y23.A        Tilo                  0.254   N245
                                                       n0183<6>1_SW0
    SLICE_X5Y25.C3       net (fanout=16)       0.645   N52
    SLICE_X5Y25.C        Tilo                  0.259   N128
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1411_1
    SLICE_X5Y21.A4       net (fanout=1)        1.272   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.103ns (7.639ns logic, 11.464ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.100ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P14       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B3       net (fanout=9)        1.032   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[14]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X7Y25.A6       net (fanout=10)       0.393   a[13]_a[15]_MUX_1651_o
    SLICE_X7Y25.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       n0183<7>13
    SLICE_X5Y25.A4       net (fanout=15)       1.220   n0183<7>12
    SLICE_X5Y25.A        Tilo                  0.259   N128
                                                       n0183<5>13
    SLICE_X5Y23.C4       net (fanout=5)        0.581   n0183<5>13
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.100ns (7.649ns logic, 11.451ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.099ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P13       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y25.A5       net (fanout=9)        1.180   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[13]
    SLICE_X6Y25.A        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N362
                                                       M_score_scr2[15]_PWR_1_o_div_12/o<10>1
    SLICE_X4Y24.B2       net (fanout=10)       1.568   o[10]
    SLICE_X4Y24.B        Tilo                  0.254   N430
                                                       n0183<6>1_SW1_SW0
    SLICE_X4Y24.A5       net (fanout=1)        0.247   N174
    SLICE_X4Y24.A        Tilo                  0.254   N430
                                                       n0183<6>1_SW1
    SLICE_X5Y23.C5       net (fanout=6)        0.433   N116
    SLICE_X5Y23.C        Tilo                  0.259   N224
                                                       n0183<5>15_SW6
    SLICE_X5Y20.B2       net (fanout=2)        1.269   N448
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y20.C2       net (fanout=10)       0.808   n0183<2>2
    SLICE_X6Y20.COUT     Topcyc                0.325   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<8>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.099ns (7.758ns logic, 11.341ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.097ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P9        Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y26.B2       net (fanout=32)       1.396   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[9]
    SLICE_X4Y26.B        Tilo                  0.254   N405
                                                       n0183<7>11_SW3
    SLICE_X4Y26.A5       net (fanout=2)        0.254   N283
    SLICE_X4Y26.A        Tilo                  0.254   N405
                                                       n0183<7>11
    SLICE_X7Y25.B5       net (fanout=14)       0.711   n0183<7>1
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y21.A6       net (fanout=2)        0.333   n0183<5>15
    SLICE_X5Y21.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o1141
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X5Y18.B5       net (fanout=17)       0.697   a[12]_a[15]_MUX_1732_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.097ns (7.639ns logic, 11.458ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P14       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X4Y25.B3       net (fanout=9)        1.032   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[14]
    SLICE_X4Y25.B        Tilo                  0.254   N586
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y24.D2       net (fanout=10)       0.758   a[13]_a[15]_MUX_1651_o
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y20.B3       net (fanout=10)       0.714   n0183<2>2
    SLICE_X6Y20.COUT     Topcyb                0.448   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
    SLICE_X6Y21.DMUX     Tcind                 0.289   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[13]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<13>
    SLICE_X7Y23.B2       net (fanout=1)        1.322   a[15]_GND_28_o_add_31_OUT[15:0][13]
    SLICE_X7Y23.B        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>25
    SLICE_X7Y23.A5       net (fanout=1)        0.230   n0183<0>24
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (7.905ns logic, 11.189ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0191 (DSP)
  Destination:          Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0191 to Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.P15       Tdspcko_P_CREG        3.639   Maddsub_n0191
                                                       Maddsub_n0191
    SLICE_X6Y24.B3       net (fanout=9)        1.033   M_score_scr2[15]_M_p2_hundreds_q[9]_sub_12_OUT[15]
    SLICE_X6Y24.B        Tilo                  0.235   M_score_scr2[15]_PWR_1_o_div_12/N472
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1664_o131
    SLICE_X5Y24.D3       net (fanout=9)        0.630   Madd_a[15]_GND_28_o_add_15_OUT_Madd_lut[12]
    SLICE_X5Y24.D        Tilo                  0.259   n0183<7>11
                                                       n0183<7>12
    SLICE_X7Y25.B4       net (fanout=14)       0.632   n0183<7>11
    SLICE_X7Y25.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_19_OUT_Madd_cy[10]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X4Y25.D1       net (fanout=17)       1.627   Mmux_a[0]_a[15]_MUX_1728_o121
    SLICE_X4Y25.D        Tilo                  0.254   N586
                                                       n0183<5>12_SW0
    SLICE_X5Y20.B6       net (fanout=2)        0.590   N586
    SLICE_X5Y20.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       n0183<5>15_1
    SLICE_X5Y20.A5       net (fanout=2)        0.236   n0183<5>15
    SLICE_X5Y20.A        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>112_0
                                                       M_score_scr2[15]_PWR_1_o_div_12/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X5Y18.B4       net (fanout=17)       0.870   a[10]_a[15]_MUX_1734_o
    SLICE_X5Y18.B        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_2
    SLICE_X5Y18.A5       net (fanout=1)        0.230   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>111_0
    SLICE_X5Y18.A        Tilo                  0.259   M_score_scr2[15]_PWR_1_o_div_12/N676
                                                       n0183<2>1112
    SLICE_X7Y20.C3       net (fanout=4)        0.801   n0183<2>1112
    SLICE_X7Y20.C        Tilo                  0.259   N18
                                                       n0183<2>1114
    SLICE_X7Y21.A5       net (fanout=21)       0.466   n0183<2>111
    SLICE_X7Y21.A        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<3>1
    SLICE_X7Y21.B2       net (fanout=19)       1.065   n0183[3]
    SLICE_X7Y21.B        Tilo                  0.259   M_p2_tens_q[3]
                                                       n0183<2>14
    SLICE_X6Y19.D1       net (fanout=10)       0.802   n0183<2>2
    SLICE_X6Y19.COUT     Topcyd                0.290   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
    SLICE_X6Y20.AMUX     Tcina                 0.210   M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[9]
                                                       M_score_scr2[15]_PWR_1_o_div_12/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<9>
    SLICE_X6Y22.D1       net (fanout=1)        1.327   a[15]_GND_28_o_add_31_OUT[15:0][6]
    SLICE_X6Y22.D        Tilo                  0.235   n0183<0>25
                                                       n0183<0>26
    SLICE_X7Y23.A3       net (fanout=1)        0.543   n0183<0>25
    SLICE_X7Y23.A        Tilo                  0.259   M_p2_tens_q[2]
                                                       n0183<0>28
    DSP48_X0Y7.B0        net (fanout=1)        0.613   n0183[0]
    DSP48_X0Y7.CLK       Tdspdck_B_B0REG       0.172   Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
                                                       Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (7.625ns logic, 11.468ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.782ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.218ns (191.644MHz) (Tdspper_BREG_PREG)
  Physical resource: Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT/CLK
  Logical resource: Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 14.782ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.218ns (191.644MHz) (Tdspper_BREG_PREG)
  Physical resource: Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT/CLK
  Logical resource: Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: bb1_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: bb2_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: by1_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: by2_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[3]/CLK
  Logical resource: by1_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[3]/CLK
  Logical resource: by1_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[3]/CLK
  Logical resource: by1_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[3]/CLK
  Logical resource: by1_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[7]/CLK
  Logical resource: by1_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[7]/CLK
  Logical resource: by1_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[7]/CLK
  Logical resource: by1_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[7]/CLK
  Logical resource: by1_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[11]/CLK
  Logical resource: by1_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[11]/CLK
  Logical resource: by1_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[11]/CLK
  Logical resource: by1_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[11]/CLK
  Logical resource: by1_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[15]/CLK
  Logical resource: by1_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[15]/CLK
  Logical resource: by1_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[15]/CLK
  Logical resource: by1_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[15]/CLK
  Logical resource: by1_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[19]/CLK
  Logical resource: by1_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[19]/CLK
  Logical resource: by1_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[19]/CLK
  Logical resource: by1_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by1_conditioner/M_ctr_q[19]/CLK
  Logical resource: by1_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_p1_hundreds_q[0]/CLK
  Logical resource: M_p1_hundreds_q_0/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_p1_hundreds_q[2]/CLK
  Logical resource: M_p1_hundreds_q_2/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_p2_hundreds_q[1]/CLK
  Logical resource: M_p2_hundreds_q_1/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.350|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 875329157 paths, 0 nets, and 6132 connections

Design statistics:
   Minimum period:  19.350ns{1}   (Maximum frequency:  51.680MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 23:55:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



