Analysis & Synthesis report for lab_MS_SV3
Wed Mar 06 17:16:20 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |db_lab_MS_SV_3
 15. Source assignments for lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|altsyncram_h472:altsyncram1
 16. Source assignments for SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 17. Source assignments for sld_signaltap:stp_1
 18. Parameter Settings for User Entity Instance: lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst
 19. Parameter Settings for User Entity Instance: lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0
 22. Parameter Settings for User Entity Instance: SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:stp_1
 24. altsyncram Parameter Settings by Entity Instance
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 27. Port Connectivity Checks: "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0"
 28. Port Connectivity Checks: "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst"
 29. Port Connectivity Checks: "lab_MS_SV_3:lab_MS_SV_3_ints"
 30. Signal Tap Logic Analyzer Settings
 31. In-System Memory Content Editor Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "stp_1"
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 06 17:16:20 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab_MS_SV3                                  ;
; Top-level Entity Name              ; db_lab_MS_SV_3                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,131                                       ;
;     Total combinational functions  ; 759                                         ;
;     Dedicated logic registers      ; 736                                         ;
; Total registers                    ; 736                                         ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,248                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; db_lab_MS_SV_3     ; lab_MS_SV3         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ; All                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; LFSR_8764321_F.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/LFSR_8764321_F.sv                                                  ;             ;
; SP_unit/synthesis/SP_unit.v                                        ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/SP_unit.v                                        ; SP_unit     ;
; SP_unit/synthesis/submodules/altsource_probe_top.v                 ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/submodules/altsource_probe_top.v                 ; SP_unit     ;
; db_lab_MS_SV_3.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db_lab_MS_SV_3.sv                                                  ;             ;
; lab_MS_SV_3.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/lab_MS_SV_3.sv                                                     ;             ;
; histogram_unit.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/histogram_unit.sv                                                  ;             ;
; RAM.v                                                              ; yes             ; User Wizard-Generated File                   ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/RAM.v                                                              ;             ;
; PLL.v                                                              ; yes             ; User Wizard-Generated File                   ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/PLL.v                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_lvg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_lvg1.tdf                                             ;             ;
; db/altsyncram_h472.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_h472.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                    ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/pll_altpll.v                                                    ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                    ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                               ;             ;
; db/altsyncram_c524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_c524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                         ;             ;
; db/mux_7tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/mux_7tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                      ;             ;
; db/decode_51g.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/decode_51g.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                              ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_l6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_l6j.tdf                                                    ;             ;
; db/cntr_1fi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_1fi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_r4j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_r4j.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/sld590eee0f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; db/altsyncram_due1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_due1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,131                    ;
;                                             ;                          ;
; Total combinational functions               ; 759                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 389                      ;
;     -- 3 input functions                    ; 193                      ;
;     -- <=2 input functions                  ; 177                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 674                      ;
;     -- arithmetic mode                      ; 85                       ;
;                                             ;                          ;
; Total registers                             ; 736                      ;
;     -- Dedicated logic registers            ; 736                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 1                        ;
; Total memory bits                           ; 5248                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 444                      ;
; Total fan-out                               ; 5327                     ;
; Average fan-out                             ; 3.48                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |db_lab_MS_SV_3                                                                                                                         ; 759 (2)             ; 736 (0)                   ; 5248        ; 0            ; 0       ; 0         ; 1    ; 0            ; |db_lab_MS_SV_3                                                                                                                                                                                                                                                                                                                                            ; db_lab_MS_SV_3                    ; work         ;
;    |SP_unit:SP_unit_inst|                                                                                                               ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst                                                                                                                                                                                                                                                                                                                       ; SP_unit                           ; SP_unit      ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                        ; altsource_probe_top               ; SP_unit      ;
;          |altsource_probe:issp_impl|                                                                                                    ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                              ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 30 (3)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                               ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 27 (14)             ; 16 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                      ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                         ; sld_rom_sr                        ; work         ;
;    |lab_MS_SV_3:lab_MS_SV_3_ints|                                                                                                       ; 98 (0)              ; 64 (0)                    ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints                                                                                                                                                                                                                                                                                                               ; lab_MS_SV_3                       ; work         ;
;       |LFSR_8764321_F:LFSR_8764321_F_inst|                                                                                              ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst                                                                                                                                                                                                                                                                            ; LFSR_8764321_F                    ; work         ;
;       |histogram_unit:histogram_unit_inst|                                                                                              ; 91 (29)             ; 56 (21)                   ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst                                                                                                                                                                                                                                                                            ; histogram_unit                    ; work         ;
;          |PLL:PLL_inst|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst                                                                                                                                                                                                                                                               ; PLL                               ; work         ;
;             |altpll:altpll_component|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;                |PLL_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                             ; PLL_altpll                        ; work         ;
;          |RAM:RAM_inst|                                                                                                                 ; 62 (0)              ; 35 (0)                    ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst                                                                                                                                                                                                                                                               ; RAM                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 62 (0)              ; 35 (0)                    ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_lvg1:auto_generated|                                                                                         ; 62 (0)              ; 35 (0)                    ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated                                                                                                                                                                                                ; altsyncram_lvg1                   ; work         ;
;                   |altsyncram_h472:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|altsyncram_h472:altsyncram1                                                                                                                                                                    ; altsyncram_h472                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 62 (34)             ; 35 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 28 (28)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 213 (1)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 212 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 212 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 212 (1)             ; 130 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 211 (0)             ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 211 (168)           ; 123 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:stp_1|                                                                                                                ; 416 (2)             ; 526 (25)                  ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 414 (0)             ; 501 (0)                   ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 414 (88)            ; 501 (139)                 ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                           ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 120 (0)             ; 157 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                            ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                        ; lpm_decode                        ; work         ;
;                   |decode_51g:auto_generated|                                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_51g:auto_generated                                                                                                                              ; decode_51g                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 102 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                ; lpm_mux                           ; work         ;
;                   |mux_7tc:auto_generated|                                                                                              ; 102 (102)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7tc:auto_generated                                                                                                                                         ; mux_7tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_c524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c524:auto_generated                                                                                                                                                            ; altsyncram_c524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                              ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                   ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 20 (1)              ; 56 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                               ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 16 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                        ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                             ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                         ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                   ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                 ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 77 (9)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                          ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                                        ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_l6j:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated                                                                                                 ; cntr_l6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_1fi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1fi:auto_generated                                                                                       ; cntr_1fi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_r4j:auto_generated|                                                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r4j:auto_generated                                                                                          ; cntr_r4j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_MS_SV_3|sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|altsyncram_h472:altsyncram1|ALTSYNCRAM         ; AUTO ; True Dual Port   ; 128          ; 7            ; 128          ; 7            ; 896  ; None ;
; sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 17           ; 256          ; 17           ; 4352 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; altera_in_system_sources_probes ; 18.1    ; N/A          ; N/A          ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst                                                                                                                                                                                                                                                ; SP_unit.qsys    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL                          ; 18.1    ; N/A          ; N/A          ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst                                                                                                                                                                                        ; PLL.v           ;
; Altera ; RAM: 1-PORT                     ; 18.1    ; N/A          ; N/A          ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst                                                                                                                                                                                        ; RAM.v           ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+------------------------------------------------------------------------------+--------------------+
; Register name                                                                ; Reason for Removal ;
+------------------------------------------------------------------------------+--------------------+
; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|adr_clear[7] ; Lost fanout        ;
; Total Number of Removed Registers = 1                                        ;                    ;
+------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 736   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 226   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 485   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[1]                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                              ; 1       ;
; sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                              ; 1       ;
; sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                              ; 1       ;
; sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                              ; 1       ;
; sld_signaltap:stp_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                              ; 1       ;
; Total number of inverted registers = 8                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |db_lab_MS_SV_3|SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |db_lab_MS_SV_3|lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_in[6]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |db_lab_MS_SV_3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |db_lab_MS_SV_3 ;
+-------------+--------------+------+----------------------+
; Assignment  ; Value        ; From ; To                   ;
+-------------+--------------+------+----------------------+
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; CLK                  ;
; LOCATION    ; Pin_23       ; -    ; CLK                  ;
+-------------+--------------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|altsyncram_h472:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                                         ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                                                       ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Source assignments for sld_signaltap:stp_1 ;
+-----------------+-------+------+-----------+
; Assignment      ; Value ; From ; To        ;
+-----------------+-------+------+-----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -         ;
+-----------------+-------+------+-----------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; MAX_NUMBER     ; 255   ; Signed Integer                                                                      ;
; SIZE           ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_lvg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                                                      ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                                                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                                                                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                                                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                                                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 40000                 ; Signed Integer                                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                                                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                                                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                                                   ;
; LOCK_LOW                      ; 1                     ; Untyped                                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                                                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                                                   ;
; BANDWIDTH                     ; 0                     ; Untyped                                                                                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                                                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                                                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                                                                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                                                                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                                                                   ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                                                                            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                                                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                                                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                                                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                                                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                                                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                                                                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                                                                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                                                                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                                                                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                                                                            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                                                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                                                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                                                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                                                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                                                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                                                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                                                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                                                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                                                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                                                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                                                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                                                   ;
; VCO_MIN                       ; 0                     ; Untyped                                                                                   ;
; VCO_MAX                       ; 0                     ; Untyped                                                                                   ;
; VCO_CENTER                    ; 0                     ; Untyped                                                                                   ;
; PFD_MIN                       ; 0                     ; Untyped                                                                                   ;
; PFD_MAX                       ; 0                     ; Untyped                                                                                   ;
; M_INITIAL                     ; 0                     ; Untyped                                                                                   ;
; M                             ; 0                     ; Untyped                                                                                   ;
; N                             ; 1                     ; Untyped                                                                                   ;
; M2                            ; 1                     ; Untyped                                                                                   ;
; N2                            ; 1                     ; Untyped                                                                                   ;
; SS                            ; 1                     ; Untyped                                                                                   ;
; C0_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C1_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C2_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C3_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C4_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C5_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C6_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C7_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C8_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C9_HIGH                       ; 0                     ; Untyped                                                                                   ;
; C0_LOW                        ; 0                     ; Untyped                                                                                   ;
; C1_LOW                        ; 0                     ; Untyped                                                                                   ;
; C2_LOW                        ; 0                     ; Untyped                                                                                   ;
; C3_LOW                        ; 0                     ; Untyped                                                                                   ;
; C4_LOW                        ; 0                     ; Untyped                                                                                   ;
; C5_LOW                        ; 0                     ; Untyped                                                                                   ;
; C6_LOW                        ; 0                     ; Untyped                                                                                   ;
; C7_LOW                        ; 0                     ; Untyped                                                                                   ;
; C8_LOW                        ; 0                     ; Untyped                                                                                   ;
; C9_LOW                        ; 0                     ; Untyped                                                                                   ;
; C0_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C1_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C2_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C3_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C4_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C5_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C6_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C7_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C8_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C9_INITIAL                    ; 0                     ; Untyped                                                                                   ;
; C0_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C1_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C2_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C3_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C4_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C5_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C6_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C7_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C8_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C9_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; C0_PH                         ; 0                     ; Untyped                                                                                   ;
; C1_PH                         ; 0                     ; Untyped                                                                                   ;
; C2_PH                         ; 0                     ; Untyped                                                                                   ;
; C3_PH                         ; 0                     ; Untyped                                                                                   ;
; C4_PH                         ; 0                     ; Untyped                                                                                   ;
; C5_PH                         ; 0                     ; Untyped                                                                                   ;
; C6_PH                         ; 0                     ; Untyped                                                                                   ;
; C7_PH                         ; 0                     ; Untyped                                                                                   ;
; C8_PH                         ; 0                     ; Untyped                                                                                   ;
; C9_PH                         ; 0                     ; Untyped                                                                                   ;
; L0_HIGH                       ; 1                     ; Untyped                                                                                   ;
; L1_HIGH                       ; 1                     ; Untyped                                                                                   ;
; G0_HIGH                       ; 1                     ; Untyped                                                                                   ;
; G1_HIGH                       ; 1                     ; Untyped                                                                                   ;
; G2_HIGH                       ; 1                     ; Untyped                                                                                   ;
; G3_HIGH                       ; 1                     ; Untyped                                                                                   ;
; E0_HIGH                       ; 1                     ; Untyped                                                                                   ;
; E1_HIGH                       ; 1                     ; Untyped                                                                                   ;
; E2_HIGH                       ; 1                     ; Untyped                                                                                   ;
; E3_HIGH                       ; 1                     ; Untyped                                                                                   ;
; L0_LOW                        ; 1                     ; Untyped                                                                                   ;
; L1_LOW                        ; 1                     ; Untyped                                                                                   ;
; G0_LOW                        ; 1                     ; Untyped                                                                                   ;
; G1_LOW                        ; 1                     ; Untyped                                                                                   ;
; G2_LOW                        ; 1                     ; Untyped                                                                                   ;
; G3_LOW                        ; 1                     ; Untyped                                                                                   ;
; E0_LOW                        ; 1                     ; Untyped                                                                                   ;
; E1_LOW                        ; 1                     ; Untyped                                                                                   ;
; E2_LOW                        ; 1                     ; Untyped                                                                                   ;
; E3_LOW                        ; 1                     ; Untyped                                                                                   ;
; L0_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; L1_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; G0_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; G1_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; G2_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; G3_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; E0_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; E1_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; E2_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; E3_INITIAL                    ; 1                     ; Untyped                                                                                   ;
; L0_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; L1_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; G0_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; G1_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; G2_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; G3_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; E0_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; E1_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; E2_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; E3_MODE                       ; BYPASS                ; Untyped                                                                                   ;
; L0_PH                         ; 0                     ; Untyped                                                                                   ;
; L1_PH                         ; 0                     ; Untyped                                                                                   ;
; G0_PH                         ; 0                     ; Untyped                                                                                   ;
; G1_PH                         ; 0                     ; Untyped                                                                                   ;
; G2_PH                         ; 0                     ; Untyped                                                                                   ;
; G3_PH                         ; 0                     ; Untyped                                                                                   ;
; E0_PH                         ; 0                     ; Untyped                                                                                   ;
; E1_PH                         ; 0                     ; Untyped                                                                                   ;
; E2_PH                         ; 0                     ; Untyped                                                                                   ;
; E3_PH                         ; 0                     ; Untyped                                                                                   ;
; M_PH                          ; 0                     ; Untyped                                                                                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                                                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                                                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                                                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                                                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                                                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                                                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                                                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                                                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                                                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                                                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                                                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                                                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                                                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                                                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                                                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                                                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                                                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                                                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                                                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                                                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                                                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                                                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                                                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                                                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                                                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                                                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                                                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                                                            ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                 ;
+-------------------------+-----------------+----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                               ;
; lpm_hint                ; UNUSED          ; String                                                               ;
; sld_auto_instance_index ; YES             ; String                                                               ;
; sld_instance_index      ; 0               ; Signed Integer                                                       ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                       ;
; sld_ir_width            ; 4               ; Signed Integer                                                       ;
; instance_id             ; NONE            ; String                                                               ;
; probe_width             ; 0               ; Signed Integer                                                       ;
; source_width            ; 2               ; Signed Integer                                                       ;
; source_initial_value    ; 3               ; String                                                               ;
; enable_metastability    ; YES             ; String                                                               ;
+-------------------------+-----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                           ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                         ;
; lpm_hint                ; UNUSED          ; String                                                                                         ;
; sld_auto_instance_index ; YES             ; String                                                                                         ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                 ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                 ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                 ;
; instance_id             ; NONE            ; String                                                                                         ;
; probe_width             ; 0               ; Signed Integer                                                                                 ;
; source_width            ; 2               ; Signed Integer                                                                                 ;
; source_initial_value    ; 3               ; String                                                                                         ;
; enable_metastability    ; YES             ; String                                                                                         ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:stp_1                                          ;
+-------------------------------------------------+--------------------------------------------+----------------+
; Parameter Name                                  ; Value                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                              ; String         ;
; sld_node_info                                   ; 805334528                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                          ; Signed Integer ;
; sld_data_bits                                   ; 17                                         ; Untyped        ;
; sld_trigger_bits                                ; 8                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                          ; Untyped        ;
; sld_sample_depth                                ; 256                                        ; Untyped        ;
; sld_segment_size                                ; 16                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                       ; String         ;
; sld_inversion_mask_length                       ; 42                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                            ;
; Entity Instance                           ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 7                                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------+------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                ;
+-------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                    ;
; Entity Instance               ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0"                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst"                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_MS_SV_3:lab_MS_SV_3_ints"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; mem_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                   ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; stp_1         ; 8                   ; 17               ; 256          ; 16       ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; inst        ; 7     ; 128   ; Read/Write ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 80                          ;
;     CLR               ; 8                           ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 15                          ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 7                           ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 129                         ;
;     arith             ; 22                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 107                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 64                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.77                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 239                                      ;
; cycloneiii_ff         ; 130                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 69                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 213                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 204                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 81                                       ;
;         4 data inputs ; 87                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.93                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "stp_1"                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------+---------------+-----------+---------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                        ; Type          ; Status    ; Partition Name      ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                    ; Details ;
+-----------------------------------------------------------------------------+---------------+-----------+---------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLK                                                                         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; CLK                                                                                                                                                                                                                                  ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|ENA                                            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]~_wirecell ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[1] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[1]~_wirecell                                                                                                                                                ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[1] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[1]~_wirecell                                                                                                                                                ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[2] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[2]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[2] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[2]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[3] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[3]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[3] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[3]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[4] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[4]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[4] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[4]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[5] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[5]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[5] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[5]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[6] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[6]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[6] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[6]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[7] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[7]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[7] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[7]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[8] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[8]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[8] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst|LFSR_out[8]                                                                                                                                                          ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|RST                                            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]~_wirecell ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[0]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[0]                                                                                                                                                           ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[1]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[1]                                                                                                                                                           ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[2]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[2]                                                                                                                                                           ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[3]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[3]                                                                                                                                                           ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[4]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[4]                                                                                                                                                           ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[5]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[5]                                                                                                                                                           ; N/A     ;
; lab_MS_SV_3:lab_MS_SV_3_ints|mem_out[6]                                     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|mem_out[6]                                                                                                                                                           ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~GND                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
; stp_1|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:stp_1 ; post-synthesis    ; sld_signaltap:stp_1|~VCC                                                                                                                                                                                                             ; N/A     ;
+-----------------------------------------------------------------------------+---------------+-----------+---------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 06 17:15:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_MS_SV3 -c lab_MS_SV3
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_lfsr_8764321_f.sv
    Info (12023): Found entity 1: tb_LFSR_8764321_F File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/tb_LFSR_8764321_F.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lfsr_8764321_f.sv
    Info (12023): Found entity 1: LFSR_8764321_F File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/LFSR_8764321_F.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.v
    Info (12023): Found entity 1: SP_unit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/SP_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db_lab_ms_sv_3.sv
    Info (12023): Found entity 1: db_lab_MS_SV_3 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db_lab_MS_SV_3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_lab_ms_sv_3.sv
    Info (12023): Found entity 1: tb_lab_MS_SV_3 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/tb_lab_MS_SV_3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_ms_sv_3.sv
    Info (12023): Found entity 1: lab_MS_SV_3 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/lab_MS_SV_3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_histogram_unit.sv
    Info (12023): Found entity 1: tb_histogram_unit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/tb_histogram_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file histogram_unit.sv
    Info (12023): Found entity 1: histogram_unit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/histogram_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/PLL.v Line: 39
Info (12127): Elaborating entity "db_lab_MS_SV_3" for the top level hierarchy
Info (12128): Elaborating entity "lab_MS_SV_3" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db_lab_MS_SV_3.sv Line: 10
Info (12128): Elaborating entity "LFSR_8764321_F" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|LFSR_8764321_F:LFSR_8764321_F_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/lab_MS_SV_3.sv Line: 17
Info (12128): Elaborating entity "histogram_unit" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/lab_MS_SV_3.sv Line: 27
Info (12128): Elaborating entity "RAM" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/histogram_unit.sv Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/RAM.v Line: 85
Info (12133): Instantiated megafunction "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=inst"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvg1.tdf
    Info (12023): Found entity 1: altsyncram_lvg1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_lvg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lvg1" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h472.tdf
    Info (12023): Found entity 1: altsyncram_h472 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_h472.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h472" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|altsyncram_h472:altsyncram1" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_lvg1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_lvg1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_lvg1.tdf Line: 37
Info (12133): Instantiated megafunction "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_lvg1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768846196"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "3"
    Info (12134): Parameter "WIDTH_WORD" = "7"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_lvg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "PLL" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/histogram_unit.sv Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/PLL.v Line: 90
Info (12133): Instantiated megafunction "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "lab_MS_SV_3:lab_MS_SV_3_ints|histogram_unit:histogram_unit_inst|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SP_unit" for hierarchy "SP_unit:SP_unit_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db_lab_MS_SV_3.sv Line: 14
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/SP_unit.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "2"
    Info (12134): Parameter "source_initial_value" = "3"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v Line: 168
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v Line: 242
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 535
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "SP_unit:SP_unit_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 775
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c524.tdf
    Info (12023): Found entity 1: altsyncram_c524 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/altsyncram_c524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7tc.tdf
    Info (12023): Found entity 1: mux_7tc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/mux_7tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51g.tdf
    Info (12023): Found entity 1: decode_51g File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/decode_51g.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf
    Info (12023): Found entity 1: cntr_l6j File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_l6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_1fi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r4j.tdf
    Info (12023): Found entity 1: cntr_r4j File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/cntr_r4j.tdf Line: 25
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "stp_1"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.06.18:16:07 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab6/lab_MS_SV3/LFSR_8764321_F.sv Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "stp_1" to all 58 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1146 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4964 megabytes
    Info: Processing ended: Wed Mar 06 17:16:20 2024
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:20


