// Note :
//   The Binary Input is represented as follows:
//           {NUM_OPERATIONS, PARITY_ENABLE, CONTROL_EN_TB, CLKDIV_EN_TB, WrEn_TB, RdEn_TB, Address_TB, WrData_TB} 
// ----------------------> TEST CASE 1
// NUM_OPERATIONS - {PARITY_ENABLE, CONTROL_EN_TB, CLKDIV_EN_TB, WrEn_TB, RdEn_TB} - Address_TB - WrData_TB
0010_10010_0000_0000_0100    // Load A
0010_10010_0001_0000_0011    // Load B
0010_10010_0010_0000_0011    // Load Config0
0010_10010_0011_0000_0000    // Load Config1
0010_10010_0100_0000_0001    // Load UART Config
0010_10010_0101_0000_0001    // Load Div. Ratio
0010_11100_0000_0000_0000    // Start FSM Controller 
// ----------------------> TEST CASE 2
0010_10010_0000_0000_1111
0010_10010_0001_0000_0011
0010_10010_0010_0000_1001
0010_10010_0011_0000_0000
0010_10010_0100_0000_0011
0010_10010_0101_0000_0001
0010_11100_0000_0000_0000
// ----------------------> TEST CASE 3
0110_00010_0000_1000_0000
0110_00010_0001_0001_0000
0110_00010_0010_1000_1011
0110_00010_0011_0010_1000
0110_00010_0100_0000_0000
0110_00010_0101_0000_0001
0110_01100_0000_0000_0000
// ----------------------> TEST CASE 4
0101_00010_0000_0000_0101
0101_00010_0001_0011_0011
0101_00010_0010_0111_0100
0101_00010_0011_0000_0100
0101_00010_0100_0000_0001
0101_00010_0101_0000_0001
0101_11100_0000_0000_0000
// ----------------------> TEST CASE 5
1111_00010_0000_0010_1000
1111_00010_0001_0000_0101
1111_00010_0010_1111_1111
1111_00010_0011_1111_1111
1111_00010_0100_0000_0011
1111_00010_0101_0000_0001
1111_11100_0000_0000_0000
  