

================================================================
== Vitis HLS Report for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'
================================================================
* Date:           Sun Nov  3 13:42:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_19_fu_71_p2                     |         +|   0|  0|  39|          32|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_65_p2                |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  84|          67|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   32|         64|
    |connect_0_blk_n          |   9|          2|    1|          2|
    |i_17_fu_34               |   9|          2|   32|         64|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_17_fu_34               |  32|   0|   32|          0|
    |valIn_data_reg_96        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2|  return value|
|in_stream_TVALID          |   in|    1|        axis|                               in_stream|       pointer|
|in_stream_TDATA           |   in|   64|        axis|                               in_stream|       pointer|
|in_stream_TREADY          |  out|    1|        axis|                               in_stream|       pointer|
|connect_0_din             |  out|   32|     ap_fifo|                               connect_0|       pointer|
|connect_0_num_data_valid  |   in|    7|     ap_fifo|                               connect_0|       pointer|
|connect_0_fifo_cap        |   in|    7|     ap_fifo|                               connect_0|       pointer|
|connect_0_full_n          |   in|    1|     ap_fifo|                               connect_0|       pointer|
|connect_0_write           |  out|    1|     ap_fifo|                               connect_0|       pointer|
|KER_bound                 |   in|   32|     ap_none|                               KER_bound|        scalar|
+--------------------------+-----+-----+------------+----------------------------------------+--------------+

