
*** Running vivado
    with args -log TDCsystem_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TDCsystem_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TDCsystem_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path 'board' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Users/wen02/Documents/GitHub/zynq_tdc/AXITDC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top TDCsystem_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_0_0/TDCsystem_AXITDC_0_0.dcp' for cell 'TDCsystem_i/AXITDC_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_1_0/TDCsystem_AXITDC_1_0.dcp' for cell 'TDCsystem_i/AXITDC_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.dcp' for cell 'TDCsystem_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/TDCsystem_processing_system7_0_0.dcp' for cell 'TDCsystem_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0.dcp' for cell 'TDCsystem_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xlconstant_0_0/TDCsystem_xlconstant_0_0.dcp' for cell 'TDCsystem_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xbar_0/TDCsystem_xbar_0.dcp' for cell 'TDCsystem_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_auto_pc_0/TDCsystem_auto_pc_0.dcp' for cell 'TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_auto_pc_1/TDCsystem_auto_pc_1.dcp' for cell 'TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_auto_pc_2/TDCsystem_auto_pc_2.dcp' for cell 'TDCsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TDCsystem_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TDCsystem_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.edf but preserved for implementation. [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.edf:276]
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_0/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_0/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_1/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_1/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_1_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_0/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_1_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_0/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_1_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_1/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_1_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_1/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_board.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_board.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.633 ; gain = 562.070
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/TDCsystem_processing_system7_0_0.xdc] for cell 'TDCsystem_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/TDCsystem_processing_system7_0_0.xdc] for cell 'TDCsystem_i/processing_system7_0/inst'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0_board.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0_board.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_tdc/src/ports.xdc]
Finished Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_tdc/src/ports.xdc]
Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_tdc/src/timing.xdc]
Finished Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_tdc/src/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1293.008 ; gain = 931.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1293.008 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f88f710f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1303.371 ; gain = 10.363

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef096678

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1303.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: be0897f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1303.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 55 cells and removed 191 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d36b9962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1303.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 496 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d36b9962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1303.371 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fceec563

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fceec563

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1303.371 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fceec563

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.371 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.769 | TNS=-33.616 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: eebb1a76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1465.516 ; gain = 0.000
Ending Power Optimization Task | Checksum: eebb1a76

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.516 ; gain = 162.145

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eebb1a76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.runs/impl_1/TDCsystem_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TDCsystem_wrapper_drc_opted.rpt -pb TDCsystem_wrapper_drc_opted.pb -rpx TDCsystem_wrapper_drc_opted.rpx
Command: report_drc -file TDCsystem_wrapper_drc_opted.rpt -pb TDCsystem_wrapper_drc_opted.pb -rpx TDCsystem_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.runs/impl_1/TDCsystem_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9b7b460

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16cbdaeb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 120b92ea2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 120b92ea2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 120b92ea2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17354e88c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1465.516 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 88fe611e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 2 Global Placement | Checksum: 145e30568

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145e30568

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d385f21a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e139cfb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e139cfb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e139cfb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 8100e141

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1923b593f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1696d1649

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1696d1649

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1696d1649

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1696d1649

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a9733be4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a9733be4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.046. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cac8b73d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cac8b73d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cac8b73d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cac8b73d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15f1c018a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f1c018a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000
Ending Placer Task | Checksum: 12e6ece78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.runs/impl_1/TDCsystem_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TDCsystem_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TDCsystem_wrapper_utilization_placed.rpt -pb TDCsystem_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TDCsystem_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1465.516 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e2937153 ConstDB: 0 ShapeSum: 4bdb5d25 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f14ce199

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3720921c NumContArr: ba2c4f7d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f14ce199

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f14ce199

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f14ce199

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.516 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dbe47147

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.149 | TNS=-0.865 | WHS=-0.355 | THS=-129.191|

Phase 2 Router Initialization | Checksum: 153599232

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 79c741c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 975
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.215 | TNS=-1.219 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ad393b31

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.281 | TNS=-1.341 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 117dd8c1c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 117dd8c1c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 171c0308e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.065 | TNS=-0.258 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: dd873a9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dd873a9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: dd873a9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 879a168e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.186 | WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 4414183c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 4414183c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.74001 %
  Global Horizontal Routing Utilization  = 3.37546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f6075954

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f6075954

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175dde04c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.516 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.041 | TNS=-0.186 | WHS=0.005  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 175dde04c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.516 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1465.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.runs/impl_1/TDCsystem_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TDCsystem_wrapper_drc_routed.rpt -pb TDCsystem_wrapper_drc_routed.pb -rpx TDCsystem_wrapper_drc_routed.rpx
Command: report_drc -file TDCsystem_wrapper_drc_routed.rpt -pb TDCsystem_wrapper_drc_routed.pb -rpx TDCsystem_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.runs/impl_1/TDCsystem_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TDCsystem_wrapper_methodology_drc_routed.rpt -pb TDCsystem_wrapper_methodology_drc_routed.pb -rpx TDCsystem_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TDCsystem_wrapper_methodology_drc_routed.rpt -pb TDCsystem_wrapper_methodology_drc_routed.pb -rpx TDCsystem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Users/wen02/Documents/GitHub/zynq_tdc/TDCsystem/TDCsystem.runs/impl_1/TDCsystem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TDCsystem_wrapper_power_routed.rpt -pb TDCsystem_wrapper_power_summary_routed.pb -rpx TDCsystem_wrapper_power_routed.rpx
Command: report_power -file TDCsystem_wrapper_power_routed.rpt -pb TDCsystem_wrapper_power_summary_routed.pb -rpx TDCsystem_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TDCsystem_wrapper_route_status.rpt -pb TDCsystem_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TDCsystem_wrapper_timing_summary_routed.rpt -pb TDCsystem_wrapper_timing_summary_routed.pb -rpx TDCsystem_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TDCsystem_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file TDCsystem_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TDCsystem_wrapper_bus_skew_routed.rpt -pb TDCsystem_wrapper_bus_skew_routed.pb -rpx TDCsystem_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jul 13 07:02:00 2024...
