ARM GAS  /tmp/ccQMqysg.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usart.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.Uart1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	Uart1_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	Uart1_Init:
  25              	.LFB197:
  26              		.file 1 "User/Modbus/usart.c"
   1:User/Modbus/usart.c **** #include "usart.h"
   2:User/Modbus/usart.c **** #include "fifo.h"
   3:User/Modbus/usart.c **** #include "modbus_crc.h"
   4:User/Modbus/usart.c **** 
   5:User/Modbus/usart.c **** UART_HandleTypeDef huart1, huart2;
   6:User/Modbus/usart.c **** DMA_HandleTypeDef hdma_usart1_rx, hdma_usart2_rx;
   7:User/Modbus/usart.c **** 
   8:User/Modbus/usart.c **** uint8_t           dma_rx1_buf[DMA_BUF_SIZE], dma_rx2_buf[DMA_BUF_SIZE],/* Circular buffer for DMA *
   9:User/Modbus/usart.c **** 				  ring_buf_uart1_tx[1024], ring_buf_uart2_tx[1024], tx1_data, tx2_data;
  10:User/Modbus/usart.c **** DMA_Event_t       dma_uart1_rx = {0, {'\0'}, 0, 0, 0, DMA_BUF_SIZE}, 
  11:User/Modbus/usart.c **** 				  dma_uart2_rx = {0, {'\0'}, 0, 0, 0, DMA_BUF_SIZE};
  12:User/Modbus/usart.c **** Fifo_t            fifo_uart1_tx, fifo_uart2_tx;		
  13:User/Modbus/usart.c **** 
  14:User/Modbus/usart.c **** /**
  15:User/Modbus/usart.c ****  * Uart1 connect to raspberry
  16:User/Modbus/usart.c ****  */
  17:User/Modbus/usart.c **** void Uart1_Init(void)
  18:User/Modbus/usart.c **** {
  27              		.loc 1 18 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  19:User/Modbus/usart.c ****     huart1.Instance = USART1;
  39              		.loc 1 19 5 view .LVU1
ARM GAS  /tmp/ccQMqysg.s 			page 2


  40              		.loc 1 19 21 is_stmt 0 view .LVU2
  41 0004 3548     		ldr	r0, .L9
  42 0006 364B     		ldr	r3, .L9+4
  43 0008 0360     		str	r3, [r0]
  20:User/Modbus/usart.c ****     huart1.Init.BaudRate = 19200;
  44              		.loc 1 20 5 is_stmt 1 view .LVU3
  45              		.loc 1 20 26 is_stmt 0 view .LVU4
  46 000a 4FF49643 		mov	r3, #19200
  47 000e 4360     		str	r3, [r0, #4]
  21:User/Modbus/usart.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
  48              		.loc 1 21 5 is_stmt 1 view .LVU5
  49              		.loc 1 21 28 is_stmt 0 view .LVU6
  50 0010 0023     		movs	r3, #0
  51 0012 8360     		str	r3, [r0, #8]
  22:User/Modbus/usart.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
  52              		.loc 1 22 5 is_stmt 1 view .LVU7
  53              		.loc 1 22 26 is_stmt 0 view .LVU8
  54 0014 C360     		str	r3, [r0, #12]
  23:User/Modbus/usart.c ****     huart1.Init.Parity = UART_PARITY_NONE;
  55              		.loc 1 23 5 is_stmt 1 view .LVU9
  56              		.loc 1 23 24 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
  24:User/Modbus/usart.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
  58              		.loc 1 24 5 is_stmt 1 view .LVU11
  59              		.loc 1 24 22 is_stmt 0 view .LVU12
  60 0018 0C22     		movs	r2, #12
  61 001a 4261     		str	r2, [r0, #20]
  25:User/Modbus/usart.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  62              		.loc 1 25 5 is_stmt 1 view .LVU13
  63              		.loc 1 25 27 is_stmt 0 view .LVU14
  64 001c 8361     		str	r3, [r0, #24]
  26:User/Modbus/usart.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  65              		.loc 1 26 5 is_stmt 1 view .LVU15
  66              		.loc 1 26 30 is_stmt 0 view .LVU16
  67 001e C361     		str	r3, [r0, #28]
  27:User/Modbus/usart.c ****     if (HAL_UART_Init(&huart1) != HAL_OK) 
  68              		.loc 1 27 5 is_stmt 1 view .LVU17
  69              		.loc 1 27 9 is_stmt 0 view .LVU18
  70 0020 FFF7FEFF 		bl	HAL_UART_Init
  71              	.LVL0:
  72              		.loc 1 27 8 view .LVU19
  73 0024 0028     		cmp	r0, #0
  74 0026 4FD1     		bne	.L6
  75              	.L2:
  28:User/Modbus/usart.c ****     {
  29:User/Modbus/usart.c ****         Error_Handler();
  30:User/Modbus/usart.c ****     }
  31:User/Modbus/usart.c **** 
  32:User/Modbus/usart.c ****     /* Init tx fifo */
  33:User/Modbus/usart.c ****     FifoInit(&fifo_uart1_tx, ring_buf_uart1_tx, 1024);
  76              		.loc 1 33 5 is_stmt 1 view .LVU20
  77 0028 4FF48062 		mov	r2, #1024
  78 002c 2D49     		ldr	r1, .L9+8
  79 002e 2E48     		ldr	r0, .L9+12
  80 0030 FFF7FEFF 		bl	FifoInit
  81              	.LVL1:
  34:User/Modbus/usart.c **** 
ARM GAS  /tmp/ccQMqysg.s 			page 3


  35:User/Modbus/usart.c ****     /* UART1 IDLE interrupt configuration */
  36:User/Modbus/usart.c ****     SET_BIT(USART1->CR1, USART_CR1_IDLEIE);
  82              		.loc 1 36 5 view .LVU21
  83 0034 2A4A     		ldr	r2, .L9+4
  84 0036 D368     		ldr	r3, [r2, #12]
  85 0038 43F01003 		orr	r3, r3, #16
  86 003c D360     		str	r3, [r2, #12]
  37:User/Modbus/usart.c **** 
  38:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  87              		.loc 1 38 5 view .LVU22
  88 003e 0022     		movs	r2, #0
  89 0040 1146     		mov	r1, r2
  90 0042 2520     		movs	r0, #37
  91 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL2:
  39:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
  93              		.loc 1 39 5 view .LVU23
  94 0048 2520     		movs	r0, #37
  95 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  96              	.LVL3:
  40:User/Modbus/usart.c **** 
  41:User/Modbus/usart.c ****     /* DMA controller clock enable */
  42:User/Modbus/usart.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
  97              		.loc 1 42 5 view .LVU24
  98              	.LBB18:
  99              		.loc 1 42 5 view .LVU25
 100              		.loc 1 42 5 view .LVU26
 101 004e 274B     		ldr	r3, .L9+16
 102 0050 5A69     		ldr	r2, [r3, #20]
 103 0052 42F00102 		orr	r2, r2, #1
 104 0056 5A61     		str	r2, [r3, #20]
 105              		.loc 1 42 5 view .LVU27
 106 0058 5B69     		ldr	r3, [r3, #20]
 107 005a 03F00103 		and	r3, r3, #1
 108 005e 0193     		str	r3, [sp, #4]
 109              		.loc 1 42 5 view .LVU28
 110 0060 019B     		ldr	r3, [sp, #4]
 111              	.LBE18:
 112              		.loc 1 42 5 view .LVU29
  43:User/Modbus/usart.c **** 
  44:User/Modbus/usart.c ****     /* USART1_RX Init */
  45:User/Modbus/usart.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 113              		.loc 1 45 5 view .LVU30
 114              		.loc 1 45 29 is_stmt 0 view .LVU31
 115 0062 2348     		ldr	r0, .L9+20
 116 0064 234B     		ldr	r3, .L9+24
 117 0066 0360     		str	r3, [r0]
  46:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 118              		.loc 1 46 5 is_stmt 1 view .LVU32
 119              		.loc 1 46 35 is_stmt 0 view .LVU33
 120 0068 0023     		movs	r3, #0
 121 006a 4360     		str	r3, [r0, #4]
  47:User/Modbus/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 122              		.loc 1 47 5 is_stmt 1 view .LVU34
 123              		.loc 1 47 35 is_stmt 0 view .LVU35
 124 006c 8360     		str	r3, [r0, #8]
  48:User/Modbus/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccQMqysg.s 			page 4


 125              		.loc 1 48 5 is_stmt 1 view .LVU36
 126              		.loc 1 48 32 is_stmt 0 view .LVU37
 127 006e 8022     		movs	r2, #128
 128 0070 C260     		str	r2, [r0, #12]
  49:User/Modbus/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 129              		.loc 1 49 5 is_stmt 1 view .LVU38
 130              		.loc 1 49 45 is_stmt 0 view .LVU39
 131 0072 0361     		str	r3, [r0, #16]
  50:User/Modbus/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 132              		.loc 1 50 5 is_stmt 1 view .LVU40
 133              		.loc 1 50 42 is_stmt 0 view .LVU41
 134 0074 4361     		str	r3, [r0, #20]
  51:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 135              		.loc 1 51 5 is_stmt 1 view .LVU42
 136              		.loc 1 51 30 is_stmt 0 view .LVU43
 137 0076 2023     		movs	r3, #32
 138 0078 8361     		str	r3, [r0, #24]
  52:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 139              		.loc 1 52 5 is_stmt 1 view .LVU44
 140              		.loc 1 52 34 is_stmt 0 view .LVU45
 141 007a 4FF44053 		mov	r3, #12288
 142 007e C361     		str	r3, [r0, #28]
  53:User/Modbus/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 143              		.loc 1 53 5 is_stmt 1 view .LVU46
 144              		.loc 1 53 9 is_stmt 0 view .LVU47
 145 0080 FFF7FEFF 		bl	HAL_DMA_Init
 146              	.LVL4:
 147              		.loc 1 53 8 view .LVU48
 148 0084 18BB     		cbnz	r0, .L7
 149              	.L3:
  54:User/Modbus/usart.c ****     {
  55:User/Modbus/usart.c ****       Error_Handler();
  56:User/Modbus/usart.c ****     }
  57:User/Modbus/usart.c **** 
  58:User/Modbus/usart.c ****     __HAL_LINKDMA(&huart1,hdmarx,hdma_usart1_rx);
 150              		.loc 1 58 5 is_stmt 1 view .LVU49
 151              		.loc 1 58 5 view .LVU50
 152 0086 154C     		ldr	r4, .L9
 153 0088 194B     		ldr	r3, .L9+20
 154 008a A363     		str	r3, [r4, #56]
 155              		.loc 1 58 5 view .LVU51
 156 008c 5C62     		str	r4, [r3, #36]
 157              		.loc 1 58 5 view .LVU52
  59:User/Modbus/usart.c **** 
  60:User/Modbus/usart.c ****     /* DMA1_Channel5_IRQn interrupt configuration */
  61:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 158              		.loc 1 61 5 view .LVU53
 159 008e 0022     		movs	r2, #0
 160 0090 1146     		mov	r1, r2
 161 0092 0F20     		movs	r0, #15
 162 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 163              	.LVL5:
  62:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 164              		.loc 1 62 5 view .LVU54
 165 0098 0F20     		movs	r0, #15
 166 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 167              	.LVL6:
ARM GAS  /tmp/ccQMqysg.s 			page 5


  63:User/Modbus/usart.c **** 
  64:User/Modbus/usart.c ****      /* Start DMA Rx */
  65:User/Modbus/usart.c ****     if(HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE) != HAL_OK)
 168              		.loc 1 65 5 view .LVU55
 169              		.loc 1 65 8 is_stmt 0 view .LVU56
 170 009e 4FF48072 		mov	r2, #256
 171 00a2 1549     		ldr	r1, .L9+28
 172 00a4 2046     		mov	r0, r4
 173 00a6 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 174              	.LVL7:
 175              		.loc 1 65 7 view .LVU57
 176 00aa 98B9     		cbnz	r0, .L8
 177              	.L4:
  66:User/Modbus/usart.c ****     {        
  67:User/Modbus/usart.c ****         Error_Handler();
  68:User/Modbus/usart.c ****     }
  69:User/Modbus/usart.c ****     
  70:User/Modbus/usart.c ****     /* Disable Half Transfer Interrupt */
  71:User/Modbus/usart.c ****     __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 178              		.loc 1 71 5 is_stmt 1 view .LVU58
 179 00ac 0B4A     		ldr	r2, .L9
 180 00ae 936B     		ldr	r3, [r2, #56]
 181 00b0 1968     		ldr	r1, [r3]
 182 00b2 0B68     		ldr	r3, [r1]
 183 00b4 23F00403 		bic	r3, r3, #4
 184 00b8 0B60     		str	r3, [r1]
  72:User/Modbus/usart.c ****     __HAL_UART_DISABLE_IT(&huart1, UART_IT_ERR);
 185              		.loc 1 72 5 view .LVU59
 186 00ba 1268     		ldr	r2, [r2]
 187 00bc 5369     		ldr	r3, [r2, #20]
 188 00be 23F00103 		bic	r3, r3, #1
 189 00c2 5361     		str	r3, [r2, #20]
  73:User/Modbus/usart.c **** 
  74:User/Modbus/usart.c **** }
 190              		.loc 1 74 1 is_stmt 0 view .LVU60
 191 00c4 02B0     		add	sp, sp, #8
 192              	.LCFI2:
 193              		.cfi_remember_state
 194              		.cfi_def_cfa_offset 8
 195              		@ sp needed
 196 00c6 10BD     		pop	{r4, pc}
 197              	.L6:
 198              	.LCFI3:
 199              		.cfi_restore_state
  29:User/Modbus/usart.c ****     }
 200              		.loc 1 29 9 is_stmt 1 view .LVU61
 201 00c8 FFF7FEFF 		bl	Error_Handler
 202              	.LVL8:
 203 00cc ACE7     		b	.L2
 204              	.L7:
  55:User/Modbus/usart.c ****     }
 205              		.loc 1 55 7 view .LVU62
 206 00ce FFF7FEFF 		bl	Error_Handler
 207              	.LVL9:
 208 00d2 D8E7     		b	.L3
 209              	.L8:
  67:User/Modbus/usart.c ****     }
ARM GAS  /tmp/ccQMqysg.s 			page 6


 210              		.loc 1 67 9 view .LVU63
 211 00d4 FFF7FEFF 		bl	Error_Handler
 212              	.LVL10:
 213 00d8 E8E7     		b	.L4
 214              	.L10:
 215 00da 00BF     		.align	2
 216              	.L9:
 217 00dc 00000000 		.word	.LANCHOR0
 218 00e0 00380140 		.word	1073821696
 219 00e4 00000000 		.word	.LANCHOR1
 220 00e8 00000000 		.word	.LANCHOR2
 221 00ec 00100240 		.word	1073876992
 222 00f0 00000000 		.word	.LANCHOR3
 223 00f4 58000240 		.word	1073872984
 224 00f8 00000000 		.word	.LANCHOR4
 225              		.cfi_endproc
 226              	.LFE197:
 228              		.section	.text.Uart2_Init,"ax",%progbits
 229              		.align	1
 230              		.global	Uart2_Init
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu softvfp
 236              	Uart2_Init:
 237              	.LVL11:
 238              	.LFB198:
  75:User/Modbus/usart.c **** 
  76:User/Modbus/usart.c **** 
  77:User/Modbus/usart.c **** void Uart2_Init(uint32_t baudrate)
  78:User/Modbus/usart.c **** {
 239              		.loc 1 78 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 8
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		.loc 1 78 1 is_stmt 0 view .LVU65
 244 0000 10B5     		push	{r4, lr}
 245              	.LCFI4:
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 4, -8
 248              		.cfi_offset 14, -4
 249 0002 82B0     		sub	sp, sp, #8
 250              	.LCFI5:
 251              		.cfi_def_cfa_offset 16
  79:User/Modbus/usart.c ****     huart2.Instance = USART2;
 252              		.loc 1 79 5 is_stmt 1 view .LVU66
 253              		.loc 1 79 21 is_stmt 0 view .LVU67
 254 0004 344B     		ldr	r3, .L19
 255 0006 354A     		ldr	r2, .L19+4
 256 0008 1A60     		str	r2, [r3]
  80:User/Modbus/usart.c ****     huart2.Init.BaudRate = baudrate;
 257              		.loc 1 80 5 is_stmt 1 view .LVU68
 258              		.loc 1 80 26 is_stmt 0 view .LVU69
 259 000a 5860     		str	r0, [r3, #4]
  81:User/Modbus/usart.c ****     huart2.Init.WordLength = UART_WORDLENGTH_8B;
 260              		.loc 1 81 5 is_stmt 1 view .LVU70
 261              		.loc 1 81 28 is_stmt 0 view .LVU71
ARM GAS  /tmp/ccQMqysg.s 			page 7


 262 000c 0022     		movs	r2, #0
 263 000e 9A60     		str	r2, [r3, #8]
  82:User/Modbus/usart.c ****     huart2.Init.StopBits = UART_STOPBITS_1;
 264              		.loc 1 82 5 is_stmt 1 view .LVU72
 265              		.loc 1 82 26 is_stmt 0 view .LVU73
 266 0010 DA60     		str	r2, [r3, #12]
  83:User/Modbus/usart.c ****     huart2.Init.Parity = UART_PARITY_NONE;
 267              		.loc 1 83 5 is_stmt 1 view .LVU74
 268              		.loc 1 83 24 is_stmt 0 view .LVU75
 269 0012 1A61     		str	r2, [r3, #16]
  84:User/Modbus/usart.c ****     huart2.Init.Mode = UART_MODE_TX_RX;
 270              		.loc 1 84 5 is_stmt 1 view .LVU76
 271              		.loc 1 84 22 is_stmt 0 view .LVU77
 272 0014 0C21     		movs	r1, #12
 273 0016 5961     		str	r1, [r3, #20]
  85:User/Modbus/usart.c ****     huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 274              		.loc 1 85 5 is_stmt 1 view .LVU78
 275              		.loc 1 85 27 is_stmt 0 view .LVU79
 276 0018 9A61     		str	r2, [r3, #24]
  86:User/Modbus/usart.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 277              		.loc 1 86 5 is_stmt 1 view .LVU80
 278              		.loc 1 86 30 is_stmt 0 view .LVU81
 279 001a DA61     		str	r2, [r3, #28]
  87:User/Modbus/usart.c ****     if (HAL_UART_Init(&huart2) != HAL_OK) 
 280              		.loc 1 87 5 is_stmt 1 view .LVU82
 281              		.loc 1 87 9 is_stmt 0 view .LVU83
 282 001c 1846     		mov	r0, r3
 283              	.LVL12:
 284              		.loc 1 87 9 view .LVU84
 285 001e FFF7FEFF 		bl	HAL_UART_Init
 286              	.LVL13:
 287              		.loc 1 87 8 view .LVU85
 288 0022 0028     		cmp	r0, #0
 289 0024 4FD1     		bne	.L16
 290              	.L12:
  88:User/Modbus/usart.c ****     {
  89:User/Modbus/usart.c ****         Error_Handler();
  90:User/Modbus/usart.c ****     }
  91:User/Modbus/usart.c **** 
  92:User/Modbus/usart.c ****     /* Init tx fifo */
  93:User/Modbus/usart.c ****     FifoInit(&fifo_uart2_tx, ring_buf_uart2_tx, 1024);
 291              		.loc 1 93 5 is_stmt 1 view .LVU86
 292 0026 4FF48062 		mov	r2, #1024
 293 002a 2D49     		ldr	r1, .L19+8
 294 002c 2D48     		ldr	r0, .L19+12
 295 002e FFF7FEFF 		bl	FifoInit
 296              	.LVL14:
  94:User/Modbus/usart.c **** 
  95:User/Modbus/usart.c ****     /* UART1 IDLE interrupt configuration */
  96:User/Modbus/usart.c ****     SET_BIT(USART2->CR1, USART_CR1_IDLEIE);
 297              		.loc 1 96 5 view .LVU87
 298 0032 2A4A     		ldr	r2, .L19+4
 299 0034 D368     		ldr	r3, [r2, #12]
 300 0036 43F01003 		orr	r3, r3, #16
 301 003a D360     		str	r3, [r2, #12]
  97:User/Modbus/usart.c **** 
  98:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
ARM GAS  /tmp/ccQMqysg.s 			page 8


 302              		.loc 1 98 5 view .LVU88
 303 003c 0022     		movs	r2, #0
 304 003e 1146     		mov	r1, r2
 305 0040 2620     		movs	r0, #38
 306 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 307              	.LVL15:
  99:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 308              		.loc 1 99 5 view .LVU89
 309 0046 2620     		movs	r0, #38
 310 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 311              	.LVL16:
 100:User/Modbus/usart.c **** 
 101:User/Modbus/usart.c ****     /* DMA controller clock enable */
 102:User/Modbus/usart.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 312              		.loc 1 102 5 view .LVU90
 313              	.LBB19:
 314              		.loc 1 102 5 view .LVU91
 315              		.loc 1 102 5 view .LVU92
 316 004c 264B     		ldr	r3, .L19+16
 317 004e 5A69     		ldr	r2, [r3, #20]
 318 0050 42F00102 		orr	r2, r2, #1
 319 0054 5A61     		str	r2, [r3, #20]
 320              		.loc 1 102 5 view .LVU93
 321 0056 5B69     		ldr	r3, [r3, #20]
 322 0058 03F00103 		and	r3, r3, #1
 323 005c 0193     		str	r3, [sp, #4]
 324              		.loc 1 102 5 view .LVU94
 325 005e 019B     		ldr	r3, [sp, #4]
 326              	.LBE19:
 327              		.loc 1 102 5 view .LVU95
 103:User/Modbus/usart.c **** 
 104:User/Modbus/usart.c ****     /* USART2 DMA Init */
 105:User/Modbus/usart.c ****     /* USART2_RX Init */
 106:User/Modbus/usart.c ****     hdma_usart2_rx.Instance = DMA1_Channel6;
 328              		.loc 1 106 5 view .LVU96
 329              		.loc 1 106 29 is_stmt 0 view .LVU97
 330 0060 2248     		ldr	r0, .L19+20
 331 0062 234B     		ldr	r3, .L19+24
 332 0064 0360     		str	r3, [r0]
 107:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 333              		.loc 1 107 5 is_stmt 1 view .LVU98
 334              		.loc 1 107 35 is_stmt 0 view .LVU99
 335 0066 0023     		movs	r3, #0
 336 0068 4360     		str	r3, [r0, #4]
 108:User/Modbus/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 337              		.loc 1 108 5 is_stmt 1 view .LVU100
 338              		.loc 1 108 35 is_stmt 0 view .LVU101
 339 006a 8360     		str	r3, [r0, #8]
 109:User/Modbus/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 340              		.loc 1 109 5 is_stmt 1 view .LVU102
 341              		.loc 1 109 32 is_stmt 0 view .LVU103
 342 006c 8022     		movs	r2, #128
 343 006e C260     		str	r2, [r0, #12]
 110:User/Modbus/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 344              		.loc 1 110 5 is_stmt 1 view .LVU104
 345              		.loc 1 110 45 is_stmt 0 view .LVU105
 346 0070 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccQMqysg.s 			page 9


 111:User/Modbus/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 347              		.loc 1 111 5 is_stmt 1 view .LVU106
 348              		.loc 1 111 42 is_stmt 0 view .LVU107
 349 0072 4361     		str	r3, [r0, #20]
 112:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 350              		.loc 1 112 5 is_stmt 1 view .LVU108
 351              		.loc 1 112 30 is_stmt 0 view .LVU109
 352 0074 2023     		movs	r3, #32
 353 0076 8361     		str	r3, [r0, #24]
 113:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 354              		.loc 1 113 5 is_stmt 1 view .LVU110
 355              		.loc 1 113 34 is_stmt 0 view .LVU111
 356 0078 4FF44053 		mov	r3, #12288
 357 007c C361     		str	r3, [r0, #28]
 114:User/Modbus/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 358              		.loc 1 114 5 is_stmt 1 view .LVU112
 359              		.loc 1 114 9 is_stmt 0 view .LVU113
 360 007e FFF7FEFF 		bl	HAL_DMA_Init
 361              	.LVL17:
 362              		.loc 1 114 8 view .LVU114
 363 0082 18BB     		cbnz	r0, .L17
 364              	.L13:
 115:User/Modbus/usart.c ****     {
 116:User/Modbus/usart.c ****       Error_Handler();
 117:User/Modbus/usart.c ****     }
 118:User/Modbus/usart.c **** 
 119:User/Modbus/usart.c ****     __HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx);
 365              		.loc 1 119 5 is_stmt 1 view .LVU115
 366              		.loc 1 119 5 view .LVU116
 367 0084 144C     		ldr	r4, .L19
 368 0086 194B     		ldr	r3, .L19+20
 369 0088 A363     		str	r3, [r4, #56]
 370              		.loc 1 119 5 view .LVU117
 371 008a 5C62     		str	r4, [r3, #36]
 372              		.loc 1 119 5 view .LVU118
 120:User/Modbus/usart.c **** 
 121:User/Modbus/usart.c ****     /* DMA1_Channel5_IRQn interrupt configuration */
 122:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 373              		.loc 1 122 5 view .LVU119
 374 008c 0022     		movs	r2, #0
 375 008e 1146     		mov	r1, r2
 376 0090 1020     		movs	r0, #16
 377 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 378              	.LVL18:
 123:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 379              		.loc 1 123 5 view .LVU120
 380 0096 1020     		movs	r0, #16
 381 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 382              	.LVL19:
 124:User/Modbus/usart.c **** 
 125:User/Modbus/usart.c ****      /* Start DMA */
 126:User/Modbus/usart.c ****     if(HAL_UART_Receive_DMA(&huart2, (uint8_t*)dma_rx2_buf, DMA_BUF_SIZE) != HAL_OK)
 383              		.loc 1 126 5 view .LVU121
 384              		.loc 1 126 8 is_stmt 0 view .LVU122
 385 009c 4FF48072 		mov	r2, #256
 386 00a0 1449     		ldr	r1, .L19+28
 387 00a2 2046     		mov	r0, r4
ARM GAS  /tmp/ccQMqysg.s 			page 10


 388 00a4 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 389              	.LVL20:
 390              		.loc 1 126 7 view .LVU123
 391 00a8 98B9     		cbnz	r0, .L18
 392              	.L14:
 127:User/Modbus/usart.c ****     {        
 128:User/Modbus/usart.c ****         Error_Handler();
 129:User/Modbus/usart.c ****     }
 130:User/Modbus/usart.c ****     
 131:User/Modbus/usart.c ****     /* Disable Half Transfer Interrupt */
 132:User/Modbus/usart.c ****     __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 393              		.loc 1 132 5 is_stmt 1 view .LVU124
 394 00aa 0B4A     		ldr	r2, .L19
 395 00ac 936B     		ldr	r3, [r2, #56]
 396 00ae 1968     		ldr	r1, [r3]
 397 00b0 0B68     		ldr	r3, [r1]
 398 00b2 23F00403 		bic	r3, r3, #4
 399 00b6 0B60     		str	r3, [r1]
 133:User/Modbus/usart.c ****     __HAL_UART_DISABLE_IT(&huart2, UART_IT_ERR);
 400              		.loc 1 133 5 view .LVU125
 401 00b8 1268     		ldr	r2, [r2]
 402 00ba 5369     		ldr	r3, [r2, #20]
 403 00bc 23F00103 		bic	r3, r3, #1
 404 00c0 5361     		str	r3, [r2, #20]
 134:User/Modbus/usart.c **** }
 405              		.loc 1 134 1 is_stmt 0 view .LVU126
 406 00c2 02B0     		add	sp, sp, #8
 407              	.LCFI6:
 408              		.cfi_remember_state
 409              		.cfi_def_cfa_offset 8
 410              		@ sp needed
 411 00c4 10BD     		pop	{r4, pc}
 412              	.L16:
 413              	.LCFI7:
 414              		.cfi_restore_state
  89:User/Modbus/usart.c ****     }
 415              		.loc 1 89 9 is_stmt 1 view .LVU127
 416 00c6 FFF7FEFF 		bl	Error_Handler
 417              	.LVL21:
 418 00ca ACE7     		b	.L12
 419              	.L17:
 116:User/Modbus/usart.c ****     }
 420              		.loc 1 116 7 view .LVU128
 421 00cc FFF7FEFF 		bl	Error_Handler
 422              	.LVL22:
 423 00d0 D8E7     		b	.L13
 424              	.L18:
 128:User/Modbus/usart.c ****     }
 425              		.loc 1 128 9 view .LVU129
 426 00d2 FFF7FEFF 		bl	Error_Handler
 427              	.LVL23:
 428 00d6 E8E7     		b	.L14
 429              	.L20:
 430              		.align	2
 431              	.L19:
 432 00d8 00000000 		.word	.LANCHOR5
 433 00dc 00440040 		.word	1073759232
ARM GAS  /tmp/ccQMqysg.s 			page 11


 434 00e0 00000000 		.word	.LANCHOR6
 435 00e4 00000000 		.word	.LANCHOR7
 436 00e8 00100240 		.word	1073876992
 437 00ec 00000000 		.word	.LANCHOR8
 438 00f0 6C000240 		.word	1073873004
 439 00f4 00000000 		.word	.LANCHOR9
 440              		.cfi_endproc
 441              	.LFE198:
 443              		.section	.text.Uart2_Put_Char,"ax",%progbits
 444              		.align	1
 445              		.global	Uart2_Put_Char
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu softvfp
 451              	Uart2_Put_Char:
 452              	.LVL24:
 453              	.LFB199:
 135:User/Modbus/usart.c **** 
 136:User/Modbus/usart.c **** 
 137:User/Modbus/usart.c **** 
 138:User/Modbus/usart.c **** /**
 139:User/Modbus/usart.c ****  * [Uart_Put_Char description]
 140:User/Modbus/usart.c ****  */
 141:User/Modbus/usart.c **** uint8_t Uart2_Put_Char(uint8_t data)
 142:User/Modbus/usart.c **** {
 454              		.loc 1 142 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		.loc 1 142 1 is_stmt 0 view .LVU131
 459 0000 38B5     		push	{r3, r4, r5, lr}
 460              	.LCFI8:
 461              		.cfi_def_cfa_offset 16
 462              		.cfi_offset 3, -16
 463              		.cfi_offset 4, -12
 464              		.cfi_offset 5, -8
 465              		.cfi_offset 14, -4
 466 0002 0446     		mov	r4, r0
 143:User/Modbus/usart.c ****     uint32_t old_primask;
 467              		.loc 1 143 5 is_stmt 1 view .LVU132
 144:User/Modbus/usart.c **** 
 145:User/Modbus/usart.c ****     old_primask = __get_PRIMASK();
 468              		.loc 1 145 5 view .LVU133
 469              	.LBB20:
 470              	.LBI20:
 471              		.file 2 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gc
   1:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/ccQMqysg.s 			page 12


  11:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  /tmp/ccQMqysg.s 			page 13


  68:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccQMqysg.s 			page 14


 125:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
ARM GAS  /tmp/ccQMqysg.s 			page 15


 182:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccQMqysg.s 			page 16


 239:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccQMqysg.s 			page 17


 296:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
ARM GAS  /tmp/ccQMqysg.s 			page 18


 353:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 472              		.loc 2 382 31 view .LVU134
 473              	.LBB21:
 383:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 474              		.loc 2 384 3 view .LVU135
 385:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 475              		.loc 2 386 3 view .LVU136
 476              		.syntax unified
 477              	@ 386 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 478 0004 EFF31085 		MRS r5, primask
 479              	@ 0 "" 2
 480              	.LVL25:
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 481              		.loc 2 387 3 view .LVU137
 482              		.loc 2 387 3 is_stmt 0 view .LVU138
 483              		.thumb
 484              		.syntax unified
 485              	.LBE21:
 486              	.LBE20:
 146:User/Modbus/usart.c ****     __disable_irq();
 487              		.loc 1 146 5 is_stmt 1 view .LVU139
 488              	.LBB22:
 489              	.LBI22:
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 490              		.loc 2 140 27 view .LVU140
 491              	.LBB23:
ARM GAS  /tmp/ccQMqysg.s 			page 19


 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 492              		.loc 2 142 3 view .LVU141
 493              		.syntax unified
 494              	@ 142 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 495 0008 72B6     		cpsid i
 496              	@ 0 "" 2
 497              		.thumb
 498              		.syntax unified
 499              	.LBE23:
 500              	.LBE22:
 147:User/Modbus/usart.c **** 
 148:User/Modbus/usart.c ****     if (!IsFifoFull(&fifo_uart2_tx))
 501              		.loc 1 148 5 view .LVU142
 502              		.loc 1 148 10 is_stmt 0 view .LVU143
 503 000a 0B48     		ldr	r0, .L26
 504              	.LVL26:
 505              		.loc 1 148 10 view .LVU144
 506 000c FFF7FEFF 		bl	IsFifoFull
 507              	.LVL27:
 508              		.loc 1 148 8 view .LVU145
 509 0010 18B1     		cbz	r0, .L25
 149:User/Modbus/usart.c ****     {
 150:User/Modbus/usart.c ****         FifoPush(&fifo_uart2_tx, data);
 151:User/Modbus/usart.c ****         
 152:User/Modbus/usart.c ****         /* Trig UART Tx interrupt to start sending the FIFO contents */
 153:User/Modbus/usart.c ****         __HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 154:User/Modbus/usart.c **** 
 155:User/Modbus/usart.c ****         __set_PRIMASK(old_primask);
 156:User/Modbus/usart.c ****         return 0;       /* OK */
 157:User/Modbus/usart.c ****     }
 158:User/Modbus/usart.c **** 
 159:User/Modbus/usart.c ****     __set_PRIMASK(old_primask);
 510              		.loc 1 159 5 is_stmt 1 view .LVU146
 511              	.LVL28:
 512              	.LBB24:
 513              	.LBI24:
 388:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
ARM GAS  /tmp/ccQMqysg.s 			page 20


 409:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 514              		.loc 2 412 27 view .LVU147
 515              	.LBB25:
 413:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 516              		.loc 2 414 3 view .LVU148
 517              		.syntax unified
 518              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 519 0012 85F31088 		MSR primask, r5
 520              	@ 0 "" 2
 521              	.LVL29:
 522              		.loc 2 414 3 is_stmt 0 view .LVU149
 523              		.thumb
 524              		.syntax unified
 525              	.LBE25:
 526              	.LBE24:
 160:User/Modbus/usart.c ****     return 1;   /* Busy */
 527              		.loc 1 160 5 is_stmt 1 view .LVU150
 528              		.loc 1 160 12 is_stmt 0 view .LVU151
 529 0016 0120     		movs	r0, #1
 530              	.L23:
 161:User/Modbus/usart.c **** }
 531              		.loc 1 161 1 view .LVU152
 532 0018 38BD     		pop	{r3, r4, r5, pc}
 533              	.LVL30:
 534              	.L25:
 150:User/Modbus/usart.c ****         
 535              		.loc 1 150 9 is_stmt 1 view .LVU153
 536 001a 2146     		mov	r1, r4
 537 001c 0648     		ldr	r0, .L26
 538 001e FFF7FEFF 		bl	FifoPush
 539              	.LVL31:
 153:User/Modbus/usart.c **** 
 540              		.loc 1 153 9 view .LVU154
 541 0022 064B     		ldr	r3, .L26+4
 542 0024 1A68     		ldr	r2, [r3]
 543 0026 D368     		ldr	r3, [r2, #12]
 544 0028 43F04003 		orr	r3, r3, #64
 545 002c D360     		str	r3, [r2, #12]
 155:User/Modbus/usart.c ****         return 0;       /* OK */
 546              		.loc 1 155 9 view .LVU155
 547              	.LVL32:
 548              	.LBB26:
 549              	.LBI26:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 550              		.loc 2 412 27 view .LVU156
 551              	.LBB27:
 552              		.loc 2 414 3 view .LVU157
 553              		.syntax unified
 554              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 555 002e 85F31088 		MSR primask, r5
 556              	@ 0 "" 2
 557              	.LVL33:
 558              		.loc 2 414 3 is_stmt 0 view .LVU158
ARM GAS  /tmp/ccQMqysg.s 			page 21


 559              		.thumb
 560              		.syntax unified
 561              	.LBE27:
 562              	.LBE26:
 156:User/Modbus/usart.c ****     }
 563              		.loc 1 156 9 is_stmt 1 view .LVU159
 156:User/Modbus/usart.c ****     }
 564              		.loc 1 156 16 is_stmt 0 view .LVU160
 565 0032 0020     		movs	r0, #0
 566 0034 F0E7     		b	.L23
 567              	.L27:
 568 0036 00BF     		.align	2
 569              	.L26:
 570 0038 00000000 		.word	.LANCHOR7
 571 003c 00000000 		.word	.LANCHOR5
 572              		.cfi_endproc
 573              	.LFE199:
 575              		.section	.text.Uart2_Send_Data,"ax",%progbits
 576              		.align	1
 577              		.global	Uart2_Send_Data
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu softvfp
 583              	Uart2_Send_Data:
 584              	.LVL34:
 585              	.LFB200:
 162:User/Modbus/usart.c **** 
 163:User/Modbus/usart.c **** 
 164:User/Modbus/usart.c **** /**
 165:User/Modbus/usart.c ****  * [Uart_Rs485_Send_Data description]
 166:User/Modbus/usart.c ****  */
 167:User/Modbus/usart.c **** uint8_t Uart2_Send_Data(uint8_t *data, uint16_t length)
 168:User/Modbus/usart.c **** {
 586              		.loc 1 168 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		.loc 1 168 1 is_stmt 0 view .LVU162
 591 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 592              	.LCFI9:
 593              		.cfi_def_cfa_offset 24
 594              		.cfi_offset 3, -24
 595              		.cfi_offset 4, -20
 596              		.cfi_offset 5, -16
 597              		.cfi_offset 6, -12
 598              		.cfi_offset 7, -8
 599              		.cfi_offset 14, -4
 600 0002 0546     		mov	r5, r0
 601 0004 0F46     		mov	r7, r1
 169:User/Modbus/usart.c ****     uint32_t retry_count;
 602              		.loc 1 169 5 is_stmt 1 view .LVU163
 170:User/Modbus/usart.c ****     // uint8_t putchar_status;
 171:User/Modbus/usart.c **** 
 172:User/Modbus/usart.c ****     for (uint32_t i = 0; i < length; ++i)
 603              		.loc 1 172 5 view .LVU164
 604              	.LBB28:
ARM GAS  /tmp/ccQMqysg.s 			page 22


 605              		.loc 1 172 10 view .LVU165
 606              	.LVL35:
 607              		.loc 1 172 19 is_stmt 0 view .LVU166
 608 0006 0026     		movs	r6, #0
 609              	.LVL36:
 610              	.L29:
 611              		.loc 1 172 26 is_stmt 1 discriminator 1 view .LVU167
 612              		.loc 1 172 5 is_stmt 0 discriminator 1 view .LVU168
 613 0008 B742     		cmp	r7, r6
 614 000a 0BD9     		bls	.L36
 173:User/Modbus/usart.c ****     {
 174:User/Modbus/usart.c ****         retry_count = 0;
 615              		.loc 1 174 21 view .LVU169
 616 000c 0024     		movs	r4, #0
 617              	.L32:
 618              	.LVL37:
 175:User/Modbus/usart.c ****         
 176:User/Modbus/usart.c ****         while(Uart2_Put_Char(data[i]))        /* Busy */
 619              		.loc 1 176 14 is_stmt 1 view .LVU170
 620              		.loc 1 176 15 is_stmt 0 view .LVU171
 621 000e A85D     		ldrb	r0, [r5, r6]	@ zero_extendqisi2
 622 0010 FFF7FEFF 		bl	Uart2_Put_Char
 623              	.LVL38:
 624              		.loc 1 176 14 view .LVU172
 625 0014 20B1     		cbz	r0, .L37
 177:User/Modbus/usart.c ****         {
 178:User/Modbus/usart.c ****             retry_count++;
 626              		.loc 1 178 13 is_stmt 1 view .LVU173
 627              		.loc 1 178 24 is_stmt 0 view .LVU174
 628 0016 0134     		adds	r4, r4, #1
 629              	.LVL39:
 179:User/Modbus/usart.c ****             if (retry_count > 5)
 630              		.loc 1 179 13 is_stmt 1 view .LVU175
 631              		.loc 1 179 16 is_stmt 0 view .LVU176
 632 0018 052C     		cmp	r4, #5
 633 001a F8D9     		bls	.L32
 180:User/Modbus/usart.c ****                 return 1;   /* Busy */
 634              		.loc 1 180 24 view .LVU177
 635 001c 0120     		movs	r0, #1
 636              	.LVL40:
 637              	.L30:
 638              		.loc 1 180 24 view .LVU178
 639              	.LBE28:
 181:User/Modbus/usart.c ****         }
 182:User/Modbus/usart.c ****     }
 183:User/Modbus/usart.c ****     return 0;   /* OK */
 184:User/Modbus/usart.c **** }
 640              		.loc 1 184 1 view .LVU179
 641 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 642              	.LVL41:
 643              	.L37:
 644              	.LBB29:
 172:User/Modbus/usart.c ****     {
 645              		.loc 1 172 38 is_stmt 1 discriminator 2 view .LVU180
 646 0020 0136     		adds	r6, r6, #1
 647              	.LVL42:
 172:User/Modbus/usart.c ****     {
ARM GAS  /tmp/ccQMqysg.s 			page 23


 648              		.loc 1 172 38 is_stmt 0 discriminator 2 view .LVU181
 649 0022 F1E7     		b	.L29
 650              	.LVL43:
 651              	.L36:
 172:User/Modbus/usart.c ****     {
 652              		.loc 1 172 38 discriminator 2 view .LVU182
 653              	.LBE29:
 183:User/Modbus/usart.c **** }
 654              		.loc 1 183 12 view .LVU183
 655 0024 0020     		movs	r0, #0
 656              	.LBB30:
 657 0026 FAE7     		b	.L30
 658              	.LBE30:
 659              		.cfi_endproc
 660              	.LFE200:
 662              		.section	.text.Uart1_Put_Char,"ax",%progbits
 663              		.align	1
 664              		.global	Uart1_Put_Char
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 668              		.fpu softvfp
 670              	Uart1_Put_Char:
 671              	.LVL44:
 672              	.LFB201:
 185:User/Modbus/usart.c **** 
 186:User/Modbus/usart.c **** 
 187:User/Modbus/usart.c **** /**
 188:User/Modbus/usart.c ****  * [Uart_Put_Char description]
 189:User/Modbus/usart.c ****  */
 190:User/Modbus/usart.c **** uint8_t Uart1_Put_Char(uint8_t data)
 191:User/Modbus/usart.c **** {
 673              		.loc 1 191 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677              		.loc 1 191 1 is_stmt 0 view .LVU185
 678 0000 38B5     		push	{r3, r4, r5, lr}
 679              	.LCFI10:
 680              		.cfi_def_cfa_offset 16
 681              		.cfi_offset 3, -16
 682              		.cfi_offset 4, -12
 683              		.cfi_offset 5, -8
 684              		.cfi_offset 14, -4
 685 0002 0446     		mov	r4, r0
 192:User/Modbus/usart.c ****     uint32_t old_primask;
 686              		.loc 1 192 5 is_stmt 1 view .LVU186
 193:User/Modbus/usart.c **** 
 194:User/Modbus/usart.c ****     old_primask = __get_PRIMASK();
 687              		.loc 1 194 5 view .LVU187
 688              	.LBB31:
 689              	.LBI31:
 382:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 690              		.loc 2 382 31 view .LVU188
 691              	.LBB32:
 384:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692              		.loc 2 384 3 view .LVU189
ARM GAS  /tmp/ccQMqysg.s 			page 24


 386:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 693              		.loc 2 386 3 view .LVU190
 694              		.syntax unified
 695              	@ 386 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 696 0004 EFF31085 		MRS r5, primask
 697              	@ 0 "" 2
 698              	.LVL45:
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 699              		.loc 2 387 3 view .LVU191
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 700              		.loc 2 387 3 is_stmt 0 view .LVU192
 701              		.thumb
 702              		.syntax unified
 703              	.LBE32:
 704              	.LBE31:
 195:User/Modbus/usart.c ****     __disable_irq();
 705              		.loc 1 195 5 is_stmt 1 view .LVU193
 706              	.LBB33:
 707              	.LBI33:
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 708              		.loc 2 140 27 view .LVU194
 709              	.LBB34:
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 710              		.loc 2 142 3 view .LVU195
 711              		.syntax unified
 712              	@ 142 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 713 0008 72B6     		cpsid i
 714              	@ 0 "" 2
 715              		.thumb
 716              		.syntax unified
 717              	.LBE34:
 718              	.LBE33:
 196:User/Modbus/usart.c **** 
 197:User/Modbus/usart.c ****     if (!IsFifoFull(&fifo_uart1_tx))
 719              		.loc 1 197 5 view .LVU196
 720              		.loc 1 197 10 is_stmt 0 view .LVU197
 721 000a 0B48     		ldr	r0, .L43
 722              	.LVL46:
 723              		.loc 1 197 10 view .LVU198
 724 000c FFF7FEFF 		bl	IsFifoFull
 725              	.LVL47:
 726              		.loc 1 197 8 view .LVU199
 727 0010 18B1     		cbz	r0, .L42
 198:User/Modbus/usart.c ****     {
 199:User/Modbus/usart.c ****         FifoPush(&fifo_uart1_tx, data);
 200:User/Modbus/usart.c ****         
 201:User/Modbus/usart.c ****         /* Trig UART Tx interrupt to start sending the FIFO contents */
 202:User/Modbus/usart.c ****         __HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 203:User/Modbus/usart.c **** 
 204:User/Modbus/usart.c ****         __set_PRIMASK(old_primask);
 205:User/Modbus/usart.c ****         return 0;       /* OK */
 206:User/Modbus/usart.c ****     }
 207:User/Modbus/usart.c **** 
 208:User/Modbus/usart.c ****     __set_PRIMASK(old_primask);
 728              		.loc 1 208 5 is_stmt 1 view .LVU200
 729              	.LVL48:
 730              	.LBB35:
ARM GAS  /tmp/ccQMqysg.s 			page 25


 731              	.LBI35:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 732              		.loc 2 412 27 view .LVU201
 733              	.LBB36:
 734              		.loc 2 414 3 view .LVU202
 735              		.syntax unified
 736              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 737 0012 85F31088 		MSR primask, r5
 738              	@ 0 "" 2
 739              	.LVL49:
 740              		.loc 2 414 3 is_stmt 0 view .LVU203
 741              		.thumb
 742              		.syntax unified
 743              	.LBE36:
 744              	.LBE35:
 209:User/Modbus/usart.c ****     return 1;   /* Busy */
 745              		.loc 1 209 5 is_stmt 1 view .LVU204
 746              		.loc 1 209 12 is_stmt 0 view .LVU205
 747 0016 0120     		movs	r0, #1
 748              	.L40:
 210:User/Modbus/usart.c **** }
 749              		.loc 1 210 1 view .LVU206
 750 0018 38BD     		pop	{r3, r4, r5, pc}
 751              	.LVL50:
 752              	.L42:
 199:User/Modbus/usart.c ****         
 753              		.loc 1 199 9 is_stmt 1 view .LVU207
 754 001a 2146     		mov	r1, r4
 755 001c 0648     		ldr	r0, .L43
 756 001e FFF7FEFF 		bl	FifoPush
 757              	.LVL51:
 202:User/Modbus/usart.c **** 
 758              		.loc 1 202 9 view .LVU208
 759 0022 064B     		ldr	r3, .L43+4
 760 0024 1A68     		ldr	r2, [r3]
 761 0026 D368     		ldr	r3, [r2, #12]
 762 0028 43F04003 		orr	r3, r3, #64
 763 002c D360     		str	r3, [r2, #12]
 204:User/Modbus/usart.c ****         return 0;       /* OK */
 764              		.loc 1 204 9 view .LVU209
 765              	.LVL52:
 766              	.LBB37:
 767              	.LBI37:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768              		.loc 2 412 27 view .LVU210
 769              	.LBB38:
 770              		.loc 2 414 3 view .LVU211
 771              		.syntax unified
 772              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 773 002e 85F31088 		MSR primask, r5
 774              	@ 0 "" 2
 775              	.LVL53:
 776              		.loc 2 414 3 is_stmt 0 view .LVU212
 777              		.thumb
 778              		.syntax unified
 779              	.LBE38:
 780              	.LBE37:
ARM GAS  /tmp/ccQMqysg.s 			page 26


 205:User/Modbus/usart.c ****     }
 781              		.loc 1 205 9 is_stmt 1 view .LVU213
 205:User/Modbus/usart.c ****     }
 782              		.loc 1 205 16 is_stmt 0 view .LVU214
 783 0032 0020     		movs	r0, #0
 784 0034 F0E7     		b	.L40
 785              	.L44:
 786 0036 00BF     		.align	2
 787              	.L43:
 788 0038 00000000 		.word	.LANCHOR2
 789 003c 00000000 		.word	.LANCHOR0
 790              		.cfi_endproc
 791              	.LFE201:
 793              		.section	.text.Uart1_Send_Data,"ax",%progbits
 794              		.align	1
 795              		.global	Uart1_Send_Data
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu softvfp
 801              	Uart1_Send_Data:
 802              	.LVL54:
 803              	.LFB202:
 211:User/Modbus/usart.c **** 
 212:User/Modbus/usart.c **** 
 213:User/Modbus/usart.c **** /**
 214:User/Modbus/usart.c ****  * [Uart_Rs485_Send_Data description]
 215:User/Modbus/usart.c ****  */
 216:User/Modbus/usart.c **** void Uart1_Send_Data(uint8_t *data, uint16_t length)
 217:User/Modbus/usart.c **** {
 804              		.loc 1 217 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808              		.loc 1 217 1 is_stmt 0 view .LVU216
 809 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 810              	.LCFI11:
 811              		.cfi_def_cfa_offset 24
 812              		.cfi_offset 3, -24
 813              		.cfi_offset 4, -20
 814              		.cfi_offset 5, -16
 815              		.cfi_offset 6, -12
 816              		.cfi_offset 7, -8
 817              		.cfi_offset 14, -4
 818 0002 0646     		mov	r6, r0
 819 0004 0F46     		mov	r7, r1
 218:User/Modbus/usart.c ****     uint32_t retry_count;
 820              		.loc 1 218 5 is_stmt 1 view .LVU217
 219:User/Modbus/usart.c **** 
 220:User/Modbus/usart.c ****     for (uint32_t i = 0; i < length; ++i)
 821              		.loc 1 220 5 view .LVU218
 822              	.LBB39:
 823              		.loc 1 220 10 view .LVU219
 824              	.LVL55:
 825              		.loc 1 220 19 is_stmt 0 view .LVU220
 826 0006 0025     		movs	r5, #0
 827              		.loc 1 220 5 view .LVU221
ARM GAS  /tmp/ccQMqysg.s 			page 27


 828 0008 00E0     		b	.L46
 829              	.LVL56:
 830              	.L47:
 831              		.loc 1 220 38 is_stmt 1 discriminator 2 view .LVU222
 832 000a 0135     		adds	r5, r5, #1
 833              	.LVL57:
 834              	.L46:
 835              		.loc 1 220 26 discriminator 1 view .LVU223
 836              		.loc 1 220 5 is_stmt 0 discriminator 1 view .LVU224
 837 000c AF42     		cmp	r7, r5
 838 000e 09D9     		bls	.L52
 221:User/Modbus/usart.c ****     {
 222:User/Modbus/usart.c ****         retry_count = 0;
 839              		.loc 1 222 21 view .LVU225
 840 0010 0024     		movs	r4, #0
 841              	.L49:
 842              	.LVL58:
 223:User/Modbus/usart.c ****         while(Uart1_Put_Char(data[i]))        /* Busy */
 843              		.loc 1 223 14 is_stmt 1 view .LVU226
 844              		.loc 1 223 15 is_stmt 0 view .LVU227
 845 0012 705D     		ldrb	r0, [r6, r5]	@ zero_extendqisi2
 846 0014 FFF7FEFF 		bl	Uart1_Put_Char
 847              	.LVL59:
 848              		.loc 1 223 14 view .LVU228
 849 0018 0028     		cmp	r0, #0
 850 001a F6D0     		beq	.L47
 224:User/Modbus/usart.c ****         {
 225:User/Modbus/usart.c ****             retry_count++;
 851              		.loc 1 225 13 is_stmt 1 view .LVU229
 852              		.loc 1 225 24 is_stmt 0 view .LVU230
 853 001c 0134     		adds	r4, r4, #1
 854              	.LVL60:
 226:User/Modbus/usart.c ****             if (retry_count > 5)
 855              		.loc 1 226 13 is_stmt 1 view .LVU231
 856              		.loc 1 226 16 is_stmt 0 view .LVU232
 857 001e 052C     		cmp	r4, #5
 858 0020 F7D9     		bls	.L49
 859 0022 F2E7     		b	.L47
 860              	.LVL61:
 861              	.L52:
 862              		.loc 1 226 16 view .LVU233
 863              	.LBE39:
 227:User/Modbus/usart.c ****                 break;
 228:User/Modbus/usart.c ****         }
 229:User/Modbus/usart.c ****     }
 230:User/Modbus/usart.c **** }
 864              		.loc 1 230 1 view .LVU234
 865 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 866              		.loc 1 230 1 view .LVU235
 867              		.cfi_endproc
 868              	.LFE202:
 870              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 871              		.align	1
 872              		.global	HAL_UART_RxCpltCallback
 873              		.syntax unified
 874              		.thumb
 875              		.thumb_func
ARM GAS  /tmp/ccQMqysg.s 			page 28


 876              		.fpu softvfp
 878              	HAL_UART_RxCpltCallback:
 879              	.LVL62:
 880              	.LFB203:
 231:User/Modbus/usart.c **** 
 232:User/Modbus/usart.c **** 
 233:User/Modbus/usart.c **** /**
 234:User/Modbus/usart.c ****  * DMA Rx complete AND DMA Rx Timeout function
 235:User/Modbus/usart.c ****  * Timeout event: duoc tao ra sau UART IDLE IT + DMA Timeout value
 236:User/Modbus/usart.c ****  * Callback nay duoc goi trong 2 th:
 237:User/Modbus/usart.c ****  *     1. Khi DMA nhan du SIZE (TC flag)
 238:User/Modbus/usart.c ****  *     2. Khi timeout xay ra 
 239:User/Modbus/usart.c ****  *     
 240:User/Modbus/usart.c ****  * @param huart [description]
 241:User/Modbus/usart.c ****  */
 242:User/Modbus/usart.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 243:User/Modbus/usart.c **** {
 881              		.loc 1 243 1 is_stmt 1 view -0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 886              		.loc 1 243 1 is_stmt 0 view .LVU237
 887 0000 70B4     		push	{r4, r5, r6}
 888              	.LCFI12:
 889              		.cfi_def_cfa_offset 12
 890              		.cfi_offset 4, -12
 891              		.cfi_offset 5, -8
 892              		.cfi_offset 6, -4
 244:User/Modbus/usart.c ****     uint16_t start, length;
 893              		.loc 1 244 5 is_stmt 1 view .LVU238
 245:User/Modbus/usart.c ****     uint16_t curr_cnt;
 894              		.loc 1 245 5 view .LVU239
 246:User/Modbus/usart.c **** 
 247:User/Modbus/usart.c ****     curr_cnt = __HAL_DMA_GET_COUNTER(huart->hdmarx);       /* So byte con lai */
 895              		.loc 1 247 5 view .LVU240
 896              		.loc 1 247 16 is_stmt 0 view .LVU241
 897 0002 836B     		ldr	r3, [r0, #56]
 898 0004 1B68     		ldr	r3, [r3]
 899 0006 5A68     		ldr	r2, [r3, #4]
 900              		.loc 1 247 14 view .LVU242
 901 0008 92B2     		uxth	r2, r2
 902              	.LVL63:
 248:User/Modbus/usart.c **** 
 249:User/Modbus/usart.c ****     if (huart->Instance == USART1)
 903              		.loc 1 249 5 is_stmt 1 view .LVU243
 904              		.loc 1 249 14 is_stmt 0 view .LVU244
 905 000a 0168     		ldr	r1, [r0]
 906              		.loc 1 249 8 view .LVU245
 907 000c 5C4B     		ldr	r3, .L80
 908 000e 9942     		cmp	r1, r3
 909 0010 20D0     		beq	.L77
 250:User/Modbus/usart.c ****     {
 251:User/Modbus/usart.c ****     	if (dma_uart1_rx.flag && curr_cnt == DMA_BUF_SIZE)
 252:User/Modbus/usart.c **** 	    {
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 254:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
ARM GAS  /tmp/ccQMqysg.s 			page 29


 255:User/Modbus/usart.c **** 	        return;
 256:User/Modbus/usart.c **** 	    }  
 257:User/Modbus/usart.c **** 
 258:User/Modbus/usart.c **** 	    /* Determine start position in DMA buffer based on previous counter value */
 259:User/Modbus/usart.c **** 	    start = (dma_uart1_rx.prev_cnt < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart1_rx.prev_cnt) : 0;
 260:User/Modbus/usart.c **** 
 261:User/Modbus/usart.c **** 	    if (dma_uart1_rx.flag)          /* Timeout event */
 262:User/Modbus/usart.c **** 	    {
 263:User/Modbus/usart.c **** 	        length = (dma_uart1_rx.prev_cnt < DMA_BUF_SIZE) ? (dma_uart1_rx.prev_cnt - curr_cnt) : (DM
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 265:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 266:User/Modbus/usart.c **** 	        /* Push to Fifo */
 267:User/Modbus/usart.c **** 	        for(uint32_t i = 0; i < length; ++i)
 268:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 269:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 270:User/Modbus/usart.c **** 	    }
 271:User/Modbus/usart.c **** 	    else        /* DMA Rx Complete event */
 272:User/Modbus/usart.c **** 	    {
 273:User/Modbus/usart.c **** 	        length = DMA_BUF_SIZE - start;
 274:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 275:User/Modbus/usart.c **** 
 276:User/Modbus/usart.c **** 	        /* Push to Fifo */
 277:User/Modbus/usart.c **** 	        for(uint32_t i = 0; i < length; ++i)
 278:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 279:User/Modbus/usart.c **** 	    }
 280:User/Modbus/usart.c ****     }
 281:User/Modbus/usart.c ****     else
 282:User/Modbus/usart.c ****     {
 283:User/Modbus/usart.c ****     	if (dma_uart2_rx.flag && curr_cnt == DMA_BUF_SIZE)
 910              		.loc 1 283 6 is_stmt 1 view .LVU246
 911              		.loc 1 283 22 is_stmt 0 view .LVU247
 912 0012 5C4B     		ldr	r3, .L80+4
 913 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 914              		.loc 1 283 9 view .LVU248
 915 0016 13B1     		cbz	r3, .L65
 916              		.loc 1 283 28 discriminator 1 view .LVU249
 917 0018 B2F5807F 		cmp	r2, #256
 918 001c 70D0     		beq	.L78
 919              	.L65:
 284:User/Modbus/usart.c ****         {
 285:User/Modbus/usart.c ****             dma_uart2_rx.state = 1;
 286:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 287:User/Modbus/usart.c ****             return;
 288:User/Modbus/usart.c ****         } 
 289:User/Modbus/usart.c ****     
 290:User/Modbus/usart.c ****         /* Determine start position in DMA buffer based on previous counter value */
 291:User/Modbus/usart.c ****         start = (dma_uart2_rx.prev_cnt < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart2_rx.prev_cnt) : 0
 920              		.loc 1 291 9 is_stmt 1 view .LVU250
 921              		.loc 1 291 30 is_stmt 0 view .LVU251
 922 001e 594B     		ldr	r3, .L80+4
 923 0020 B3F806C4 		ldrh	ip, [r3, #1030]
 924              		.loc 1 291 15 view .LVU252
 925 0024 BCF1FF0F 		cmp	ip, #255
 926 0028 71D8     		bhi	.L75
 927              		.loc 1 291 15 discriminator 1 view .LVU253
 928 002a CCF58073 		rsb	r3, ip, #256
 929 002e 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccQMqysg.s 			page 30


 930              	.L66:
 931              	.LVL64:
 292:User/Modbus/usart.c **** 
 293:User/Modbus/usart.c ****         if (dma_uart2_rx.flag)          /* Timeout event */
 932              		.loc 1 293 9 is_stmt 1 discriminator 4 view .LVU254
 933              		.loc 1 293 25 is_stmt 0 discriminator 4 view .LVU255
 934 0030 5449     		ldr	r1, .L80+4
 935 0032 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 936              		.loc 1 293 12 discriminator 4 view .LVU256
 937 0034 0029     		cmp	r1, #0
 938 0036 00F08680 		beq	.L67
 294:User/Modbus/usart.c ****         {
 295:User/Modbus/usart.c ****             length = (dma_uart2_rx.prev_cnt < DMA_BUF_SIZE) ? (dma_uart2_rx.prev_cnt - curr_cnt) : 
 939              		.loc 1 295 13 is_stmt 1 view .LVU257
 940              		.loc 1 295 20 is_stmt 0 view .LVU258
 941 003a BCF1FF0F 		cmp	ip, #255
 942 003e 68D8     		bhi	.L68
 943              		.loc 1 295 20 discriminator 1 view .LVU259
 944 0040 ACEB020C 		sub	ip, ip, r2
 945 0044 1FFA8CFC 		uxth	ip, ip
 946              	.L69:
 947              	.LVL65:
 296:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = curr_cnt;    
 948              		.loc 1 296 13 is_stmt 1 discriminator 4 view .LVU260
 949              		.loc 1 296 35 is_stmt 0 discriminator 4 view .LVU261
 950 0048 4E48     		ldr	r0, .L80+4
 951              	.LVL66:
 952              		.loc 1 296 35 discriminator 4 view .LVU262
 953 004a A0F80624 		strh	r2, [r0, #1030]	@ movhi
 297:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 954              		.loc 1 297 13 is_stmt 1 discriminator 4 view .LVU263
 955              		.loc 1 297 31 is_stmt 0 discriminator 4 view .LVU264
 956 004e 0021     		movs	r1, #0
 957 0050 0170     		strb	r1, [r0]
 298:User/Modbus/usart.c ****             /* Push to Fifo */
 299:User/Modbus/usart.c ****             for(uint32_t i = 0; i < length; ++i)
 958              		.loc 1 299 13 is_stmt 1 discriminator 4 view .LVU265
 959              	.LBB40:
 960              		.loc 1 299 17 discriminator 4 view .LVU266
 961              	.LVL67:
 962              		.loc 1 299 13 is_stmt 0 discriminator 4 view .LVU267
 963 0052 70E0     		b	.L70
 964              	.LVL68:
 965              	.L77:
 966              		.loc 1 299 13 discriminator 4 view .LVU268
 967              	.LBE40:
 251:User/Modbus/usart.c **** 	    {
 968              		.loc 1 251 6 is_stmt 1 view .LVU269
 251:User/Modbus/usart.c **** 	    {
 969              		.loc 1 251 22 is_stmt 0 view .LVU270
 970 0054 4C4B     		ldr	r3, .L80+8
 971 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 251:User/Modbus/usart.c **** 	    {
 972              		.loc 1 251 9 view .LVU271
 973 0058 13B1     		cbz	r3, .L55
 251:User/Modbus/usart.c **** 	    {
 974              		.loc 1 251 28 discriminator 1 view .LVU272
ARM GAS  /tmp/ccQMqysg.s 			page 31


 975 005a B2F5807F 		cmp	r2, #256
 976 005e 08D0     		beq	.L79
 977              	.L55:
 259:User/Modbus/usart.c **** 
 978              		.loc 1 259 6 is_stmt 1 view .LVU273
 259:User/Modbus/usart.c **** 
 979              		.loc 1 259 27 is_stmt 0 view .LVU274
 980 0060 494B     		ldr	r3, .L80+8
 981 0062 B3F80644 		ldrh	r4, [r3, #1030]
 259:User/Modbus/usart.c **** 
 982              		.loc 1 259 12 view .LVU275
 983 0066 FF2C     		cmp	r4, #255
 984 0068 0AD8     		bhi	.L74
 259:User/Modbus/usart.c **** 
 985              		.loc 1 259 12 discriminator 1 view .LVU276
 986 006a C4F58073 		rsb	r3, r4, #256
 987 006e 9BB2     		uxth	r3, r3
 988 0070 07E0     		b	.L57
 989              	.L79:
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 990              		.loc 1 253 10 is_stmt 1 view .LVU277
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 991              		.loc 1 253 29 is_stmt 0 view .LVU278
 992 0072 454B     		ldr	r3, .L80+8
 993 0074 0122     		movs	r2, #1
 994              	.LVL69:
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 995              		.loc 1 253 29 view .LVU279
 996 0076 83F80124 		strb	r2, [r3, #1025]
 254:User/Modbus/usart.c **** 	        return;
 997              		.loc 1 254 10 is_stmt 1 view .LVU280
 254:User/Modbus/usart.c **** 	        return;
 998              		.loc 1 254 28 is_stmt 0 view .LVU281
 999 007a 0022     		movs	r2, #0
 1000 007c 1A70     		strb	r2, [r3]
 255:User/Modbus/usart.c **** 	    }  
 1001              		.loc 1 255 10 is_stmt 1 view .LVU282
 1002 007e 60E0     		b	.L53
 1003              	.LVL70:
 1004              	.L74:
 259:User/Modbus/usart.c **** 
 1005              		.loc 1 259 12 is_stmt 0 view .LVU283
 1006 0080 0023     		movs	r3, #0
 1007              	.L57:
 1008              	.LVL71:
 261:User/Modbus/usart.c **** 	    {
 1009              		.loc 1 261 6 is_stmt 1 discriminator 4 view .LVU284
 261:User/Modbus/usart.c **** 	    {
 1010              		.loc 1 261 22 is_stmt 0 discriminator 4 view .LVU285
 1011 0082 4149     		ldr	r1, .L80+8
 1012 0084 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 261:User/Modbus/usart.c **** 	    {
 1013              		.loc 1 261 9 discriminator 4 view .LVU286
 1014 0086 09B3     		cbz	r1, .L58
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1015              		.loc 1 263 10 is_stmt 1 view .LVU287
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
ARM GAS  /tmp/ccQMqysg.s 			page 32


 1016              		.loc 1 263 17 is_stmt 0 view .LVU288
 1017 0088 FF2C     		cmp	r4, #255
 1018 008a 07D8     		bhi	.L59
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1019              		.loc 1 263 17 discriminator 1 view .LVU289
 1020 008c A41A     		subs	r4, r4, r2
 1021 008e A4B2     		uxth	r4, r4
 1022              	.L60:
 1023              	.LVL72:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1024              		.loc 1 264 10 is_stmt 1 discriminator 4 view .LVU290
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1025              		.loc 1 264 32 is_stmt 0 discriminator 4 view .LVU291
 1026 0090 3D48     		ldr	r0, .L80+8
 1027              	.LVL73:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1028              		.loc 1 264 32 discriminator 4 view .LVU292
 1029 0092 A0F80624 		strh	r2, [r0, #1030]	@ movhi
 265:User/Modbus/usart.c **** 	        /* Push to Fifo */
 1030              		.loc 1 265 10 is_stmt 1 discriminator 4 view .LVU293
 265:User/Modbus/usart.c **** 	        /* Push to Fifo */
 1031              		.loc 1 265 28 is_stmt 0 discriminator 4 view .LVU294
 1032 0096 0021     		movs	r1, #0
 1033 0098 0170     		strb	r1, [r0]
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1034              		.loc 1 267 10 is_stmt 1 discriminator 4 view .LVU295
 1035              	.LBB41:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1036              		.loc 1 267 14 discriminator 4 view .LVU296
 1037              	.LVL74:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1038              		.loc 1 267 10 is_stmt 0 discriminator 4 view .LVU297
 1039 009a 10E0     		b	.L61
 1040              	.LVL75:
 1041              	.L59:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1042              		.loc 1 267 10 discriminator 4 view .LVU298
 1043              	.LBE41:
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1044              		.loc 1 263 17 discriminator 2 view .LVU299
 1045 009c C2F58074 		rsb	r4, r2, #256
 1046 00a0 A4B2     		uxth	r4, r4
 1047 00a2 F5E7     		b	.L60
 1048              	.LVL76:
 1049              	.L62:
 1050              	.LBB42:
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1051              		.loc 1 268 14 is_stmt 1 discriminator 3 view .LVU300
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1052              		.loc 1 268 74 is_stmt 0 discriminator 3 view .LVU301
 1053 00a4 5D1C     		adds	r5, r3, #1
 1054              	.LVL77:
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1055              		.loc 1 268 44 discriminator 3 view .LVU302
 1056 00a6 384A     		ldr	r2, .L80+8
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1057              		.loc 1 268 44 discriminator 3 view .LVU303
ARM GAS  /tmp/ccQMqysg.s 			page 33


 1058 00a8 B2F80204 		ldrh	r0, [r2, #1026]
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1059              		.loc 1 268 51 discriminator 3 view .LVU304
 1060 00ac 461C     		adds	r6, r0, #1
 1061 00ae A2F80264 		strh	r6, [r2, #1026]	@ movhi
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1062              		.loc 1 268 68 discriminator 3 view .LVU305
 1063 00b2 364E     		ldr	r6, .L80+12
 1064 00b4 F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1065              		.loc 1 268 55 discriminator 3 view .LVU306
 1066 00b6 0244     		add	r2, r2, r0
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1067              		.loc 1 268 55 discriminator 3 view .LVU307
 1068 00b8 5370     		strb	r3, [r2, #1]
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1069              		.loc 1 267 42 is_stmt 1 discriminator 3 view .LVU308
 1070 00ba 0131     		adds	r1, r1, #1
 1071              	.LVL78:
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1072              		.loc 1 268 74 is_stmt 0 discriminator 3 view .LVU309
 1073 00bc ABB2     		uxth	r3, r5
 1074              	.LVL79:
 1075              	.L61:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1076              		.loc 1 267 30 is_stmt 1 discriminator 1 view .LVU310
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1077              		.loc 1 267 10 is_stmt 0 discriminator 1 view .LVU311
 1078 00be 8C42     		cmp	r4, r1
 1079 00c0 F0D8     		bhi	.L62
 1080              	.LBE42:
 269:User/Modbus/usart.c **** 	    }
 1081              		.loc 1 269 10 is_stmt 1 view .LVU312
 269:User/Modbus/usart.c **** 	    }
 1082              		.loc 1 269 29 is_stmt 0 view .LVU313
 1083 00c2 314B     		ldr	r3, .L80+8
 1084              	.LVL80:
 269:User/Modbus/usart.c **** 	    }
 1085              		.loc 1 269 29 view .LVU314
 1086 00c4 0122     		movs	r2, #1
 1087 00c6 83F80124 		strb	r2, [r3, #1025]
 1088 00ca 3AE0     		b	.L53
 1089              	.LVL81:
 1090              	.L58:
 273:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 1091              		.loc 1 273 10 is_stmt 1 view .LVU315
 273:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 1092              		.loc 1 273 17 is_stmt 0 view .LVU316
 1093 00cc C3F58076 		rsb	r6, r3, #256
 1094 00d0 B6B2     		uxth	r6, r6
 1095              	.LVL82:
 274:User/Modbus/usart.c **** 
 1096              		.loc 1 274 10 is_stmt 1 view .LVU317
 274:User/Modbus/usart.c **** 
 1097              		.loc 1 274 32 is_stmt 0 view .LVU318
 1098 00d2 2D4A     		ldr	r2, .L80+8
 1099              	.LVL83:
ARM GAS  /tmp/ccQMqysg.s 			page 34


 274:User/Modbus/usart.c **** 
 1100              		.loc 1 274 32 view .LVU319
 1101 00d4 4FF48071 		mov	r1, #256
 1102 00d8 A2F80614 		strh	r1, [r2, #1030]	@ movhi
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1103              		.loc 1 277 10 is_stmt 1 view .LVU320
 1104              	.LBB43:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1105              		.loc 1 277 14 view .LVU321
 1106              	.LVL84:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1107              		.loc 1 277 23 is_stmt 0 view .LVU322
 1108 00dc 0021     		movs	r1, #0
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1109              		.loc 1 277 10 view .LVU323
 1110 00de 0CE0     		b	.L63
 1111              	.LVL85:
 1112              	.L64:
 278:User/Modbus/usart.c **** 	    }
 1113              		.loc 1 278 14 is_stmt 1 discriminator 3 view .LVU324
 278:User/Modbus/usart.c **** 	    }
 1114              		.loc 1 278 74 is_stmt 0 discriminator 3 view .LVU325
 1115 00e0 5C1C     		adds	r4, r3, #1
 1116              	.LVL86:
 278:User/Modbus/usart.c **** 	    }
 1117              		.loc 1 278 44 discriminator 3 view .LVU326
 1118 00e2 294A     		ldr	r2, .L80+8
 1119 00e4 B2F80204 		ldrh	r0, [r2, #1026]
 278:User/Modbus/usart.c **** 	    }
 1120              		.loc 1 278 51 discriminator 3 view .LVU327
 1121 00e8 451C     		adds	r5, r0, #1
 1122 00ea A2F80254 		strh	r5, [r2, #1026]	@ movhi
 278:User/Modbus/usart.c **** 	    }
 1123              		.loc 1 278 68 discriminator 3 view .LVU328
 1124 00ee 274D     		ldr	r5, .L80+12
 1125 00f0 EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 278:User/Modbus/usart.c **** 	    }
 1126              		.loc 1 278 55 discriminator 3 view .LVU329
 1127 00f2 0244     		add	r2, r2, r0
 1128 00f4 5370     		strb	r3, [r2, #1]
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1129              		.loc 1 277 42 is_stmt 1 discriminator 3 view .LVU330
 1130 00f6 0131     		adds	r1, r1, #1
 1131              	.LVL87:
 278:User/Modbus/usart.c **** 	    }
 1132              		.loc 1 278 74 is_stmt 0 discriminator 3 view .LVU331
 1133 00f8 A3B2     		uxth	r3, r4
 1134              	.LVL88:
 1135              	.L63:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1136              		.loc 1 277 30 is_stmt 1 discriminator 1 view .LVU332
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1137              		.loc 1 277 10 is_stmt 0 discriminator 1 view .LVU333
 1138 00fa 8E42     		cmp	r6, r1
 1139 00fc F0D8     		bhi	.L64
 1140 00fe 20E0     		b	.L53
 1141              	.LVL89:
ARM GAS  /tmp/ccQMqysg.s 			page 35


 1142              	.L78:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1143              		.loc 1 277 10 discriminator 1 view .LVU334
 1144              	.LBE43:
 285:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1145              		.loc 1 285 13 is_stmt 1 view .LVU335
 285:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1146              		.loc 1 285 32 is_stmt 0 view .LVU336
 1147 0100 204B     		ldr	r3, .L80+4
 1148 0102 0122     		movs	r2, #1
 1149              	.LVL90:
 285:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1150              		.loc 1 285 32 view .LVU337
 1151 0104 83F80124 		strb	r2, [r3, #1025]
 286:User/Modbus/usart.c ****             return;
 1152              		.loc 1 286 13 is_stmt 1 view .LVU338
 286:User/Modbus/usart.c ****             return;
 1153              		.loc 1 286 31 is_stmt 0 view .LVU339
 1154 0108 0022     		movs	r2, #0
 1155 010a 1A70     		strb	r2, [r3]
 287:User/Modbus/usart.c ****         } 
 1156              		.loc 1 287 13 is_stmt 1 view .LVU340
 1157 010c 19E0     		b	.L53
 1158              	.LVL91:
 1159              	.L75:
 291:User/Modbus/usart.c **** 
 1160              		.loc 1 291 15 is_stmt 0 view .LVU341
 1161 010e 0023     		movs	r3, #0
 1162 0110 8EE7     		b	.L66
 1163              	.LVL92:
 1164              	.L68:
 295:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = curr_cnt;    
 1165              		.loc 1 295 20 discriminator 2 view .LVU342
 1166 0112 C2F5807C 		rsb	ip, r2, #256
 1167 0116 1FFA8CFC 		uxth	ip, ip
 1168 011a 95E7     		b	.L69
 1169              	.LVL93:
 1170              	.L71:
 1171              	.LBB44:
 300:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1172              		.loc 1 300 17 is_stmt 1 discriminator 3 view .LVU343
 1173              		.loc 1 300 77 is_stmt 0 discriminator 3 view .LVU344
 1174 011c 5C1C     		adds	r4, r3, #1
 1175              	.LVL94:
 1176              		.loc 1 300 47 discriminator 3 view .LVU345
 1177 011e 194A     		ldr	r2, .L80+4
 1178              		.loc 1 300 47 discriminator 3 view .LVU346
 1179 0120 B2F80204 		ldrh	r0, [r2, #1026]
 1180              		.loc 1 300 54 discriminator 3 view .LVU347
 1181 0124 451C     		adds	r5, r0, #1
 1182 0126 A2F80254 		strh	r5, [r2, #1026]	@ movhi
 1183              		.loc 1 300 71 discriminator 3 view .LVU348
 1184 012a 194D     		ldr	r5, .L80+16
 1185 012c EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 1186              		.loc 1 300 58 discriminator 3 view .LVU349
 1187 012e 0244     		add	r2, r2, r0
 1188              		.loc 1 300 58 discriminator 3 view .LVU350
ARM GAS  /tmp/ccQMqysg.s 			page 36


 1189 0130 5370     		strb	r3, [r2, #1]
 299:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1190              		.loc 1 299 45 is_stmt 1 discriminator 3 view .LVU351
 1191 0132 0131     		adds	r1, r1, #1
 1192              	.LVL95:
 1193              		.loc 1 300 77 is_stmt 0 discriminator 3 view .LVU352
 1194 0134 A3B2     		uxth	r3, r4
 1195              	.LVL96:
 1196              	.L70:
 299:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1197              		.loc 1 299 33 is_stmt 1 discriminator 1 view .LVU353
 299:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1198              		.loc 1 299 13 is_stmt 0 discriminator 1 view .LVU354
 1199 0136 8C45     		cmp	ip, r1
 1200 0138 F0D8     		bhi	.L71
 1201              	.LBE44:
 301:User/Modbus/usart.c ****             dma_uart2_rx.state = 1;
 1202              		.loc 1 301 13 is_stmt 1 view .LVU355
 1203              		.loc 1 301 32 is_stmt 0 view .LVU356
 1204 013a 124B     		ldr	r3, .L80+4
 1205              	.LVL97:
 1206              		.loc 1 301 32 view .LVU357
 1207 013c 0122     		movs	r2, #1
 1208 013e 83F80124 		strb	r2, [r3, #1025]
 1209              	.LVL98:
 1210              	.L53:
 302:User/Modbus/usart.c ****         }
 303:User/Modbus/usart.c ****         else        /* DMA Rx Complete event */
 304:User/Modbus/usart.c ****         {
 305:User/Modbus/usart.c ****             length = DMA_BUF_SIZE - start;
 306:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 307:User/Modbus/usart.c ****             /* Push to Fifo */
 308:User/Modbus/usart.c ****             for(uint32_t i = 0; i < length; ++i)
 309:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 310:User/Modbus/usart.c ****         }
 311:User/Modbus/usart.c ****     }
 312:User/Modbus/usart.c ****     
 313:User/Modbus/usart.c **** }
 1211              		.loc 1 313 1 view .LVU358
 1212 0142 70BC     		pop	{r4, r5, r6}
 1213              	.LCFI13:
 1214              		.cfi_remember_state
 1215              		.cfi_restore 6
 1216              		.cfi_restore 5
 1217              		.cfi_restore 4
 1218              		.cfi_def_cfa_offset 0
 1219 0144 7047     		bx	lr
 1220              	.LVL99:
 1221              	.L67:
 1222              	.LCFI14:
 1223              		.cfi_restore_state
 305:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 1224              		.loc 1 305 13 is_stmt 1 view .LVU359
 305:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 1225              		.loc 1 305 20 is_stmt 0 view .LVU360
 1226 0146 C3F58075 		rsb	r5, r3, #256
 1227 014a ADB2     		uxth	r5, r5
ARM GAS  /tmp/ccQMqysg.s 			page 37


 1228              	.LVL100:
 306:User/Modbus/usart.c ****             /* Push to Fifo */
 1229              		.loc 1 306 13 is_stmt 1 view .LVU361
 306:User/Modbus/usart.c ****             /* Push to Fifo */
 1230              		.loc 1 306 35 is_stmt 0 view .LVU362
 1231 014c 0D4A     		ldr	r2, .L80+4
 1232              	.LVL101:
 306:User/Modbus/usart.c ****             /* Push to Fifo */
 1233              		.loc 1 306 35 view .LVU363
 1234 014e 4FF48071 		mov	r1, #256
 1235 0152 A2F80614 		strh	r1, [r2, #1030]	@ movhi
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1236              		.loc 1 308 13 is_stmt 1 view .LVU364
 1237              	.LBB45:
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1238              		.loc 1 308 17 view .LVU365
 1239              	.LVL102:
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1240              		.loc 1 308 26 is_stmt 0 view .LVU366
 1241 0156 0021     		movs	r1, #0
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1242              		.loc 1 308 13 view .LVU367
 1243 0158 0EE0     		b	.L72
 1244              	.LVL103:
 1245              	.L73:
 309:User/Modbus/usart.c ****         }
 1246              		.loc 1 309 17 is_stmt 1 discriminator 3 view .LVU368
 309:User/Modbus/usart.c ****         }
 1247              		.loc 1 309 77 is_stmt 0 discriminator 3 view .LVU369
 1248 015a 03F1010C 		add	ip, r3, #1
 1249              	.LVL104:
 309:User/Modbus/usart.c ****         }
 1250              		.loc 1 309 47 discriminator 3 view .LVU370
 1251 015e 094A     		ldr	r2, .L80+4
 1252 0160 B2F80204 		ldrh	r0, [r2, #1026]
 309:User/Modbus/usart.c ****         }
 1253              		.loc 1 309 54 discriminator 3 view .LVU371
 1254 0164 441C     		adds	r4, r0, #1
 1255 0166 A2F80244 		strh	r4, [r2, #1026]	@ movhi
 309:User/Modbus/usart.c ****         }
 1256              		.loc 1 309 71 discriminator 3 view .LVU372
 1257 016a 094C     		ldr	r4, .L80+16
 1258 016c E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 309:User/Modbus/usart.c ****         }
 1259              		.loc 1 309 58 discriminator 3 view .LVU373
 1260 016e 0244     		add	r2, r2, r0
 1261 0170 5370     		strb	r3, [r2, #1]
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1262              		.loc 1 308 45 is_stmt 1 discriminator 3 view .LVU374
 1263 0172 0131     		adds	r1, r1, #1
 1264              	.LVL105:
 309:User/Modbus/usart.c ****         }
 1265              		.loc 1 309 77 is_stmt 0 discriminator 3 view .LVU375
 1266 0174 1FFA8CF3 		uxth	r3, ip
 1267              	.LVL106:
 1268              	.L72:
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
ARM GAS  /tmp/ccQMqysg.s 			page 38


 1269              		.loc 1 308 33 is_stmt 1 discriminator 1 view .LVU376
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1270              		.loc 1 308 13 is_stmt 0 discriminator 1 view .LVU377
 1271 0178 8D42     		cmp	r5, r1
 1272 017a EED8     		bhi	.L73
 1273 017c E1E7     		b	.L53
 1274              	.L81:
 1275 017e 00BF     		.align	2
 1276              	.L80:
 1277 0180 00380140 		.word	1073821696
 1278 0184 00000000 		.word	.LANCHOR11
 1279 0188 00000000 		.word	.LANCHOR10
 1280 018c 00000000 		.word	.LANCHOR4
 1281 0190 00000000 		.word	.LANCHOR9
 1282              	.LBE45:
 1283              		.cfi_endproc
 1284              	.LFE203:
 1286              		.section	.text.HAL_UART_ErrorCallback,"ax",%progbits
 1287              		.align	1
 1288              		.global	HAL_UART_ErrorCallback
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1292              		.fpu softvfp
 1294              	HAL_UART_ErrorCallback:
 1295              	.LVL107:
 1296              	.LFB204:
 314:User/Modbus/usart.c **** 
 315:User/Modbus/usart.c **** 
 316:User/Modbus/usart.c **** void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 317:User/Modbus/usart.c **** {
 1297              		.loc 1 317 1 is_stmt 1 view -0
 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 0
 1300              		@ frame_needed = 0, uses_anonymous_args = 0
 1301              		.loc 1 317 1 is_stmt 0 view .LVU379
 1302 0000 08B5     		push	{r3, lr}
 1303              	.LCFI15:
 1304              		.cfi_def_cfa_offset 8
 1305              		.cfi_offset 3, -8
 1306              		.cfi_offset 14, -4
 318:User/Modbus/usart.c **** 	if (huart->Instance == USART1)
 1307              		.loc 1 318 2 is_stmt 1 view .LVU380
 1308              		.loc 1 318 11 is_stmt 0 view .LVU381
 1309 0002 0268     		ldr	r2, [r0]
 1310              		.loc 1 318 5 view .LVU382
 1311 0004 084B     		ldr	r3, .L87
 1312 0006 9A42     		cmp	r2, r3
 1313 0008 06D0     		beq	.L86
 319:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 320:User/Modbus/usart.c ****    	else
 321:User/Modbus/usart.c ****    		HAL_UART_Receive_DMA(&huart2, (uint8_t*)dma_rx2_buf, DMA_BUF_SIZE);
 1314              		.loc 1 321 6 is_stmt 1 view .LVU383
 1315 000a 4FF48072 		mov	r2, #256
 1316 000e 0749     		ldr	r1, .L87+4
 1317 0010 0748     		ldr	r0, .L87+8
 1318              	.LVL108:
ARM GAS  /tmp/ccQMqysg.s 			page 39


 1319              		.loc 1 321 6 is_stmt 0 view .LVU384
 1320 0012 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1321              	.LVL109:
 1322              	.L82:
 322:User/Modbus/usart.c **** }
 1323              		.loc 1 322 1 view .LVU385
 1324 0016 08BD     		pop	{r3, pc}
 1325              	.LVL110:
 1326              	.L86:
 319:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 1327              		.loc 1 319 6 is_stmt 1 view .LVU386
 1328 0018 4FF48072 		mov	r2, #256
 1329 001c 0549     		ldr	r1, .L87+12
 1330 001e 0648     		ldr	r0, .L87+16
 1331              	.LVL111:
 319:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 1332              		.loc 1 319 6 is_stmt 0 view .LVU387
 1333 0020 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1334              	.LVL112:
 1335 0024 F7E7     		b	.L82
 1336              	.L88:
 1337 0026 00BF     		.align	2
 1338              	.L87:
 1339 0028 00380140 		.word	1073821696
 1340 002c 00000000 		.word	.LANCHOR9
 1341 0030 00000000 		.word	.LANCHOR5
 1342 0034 00000000 		.word	.LANCHOR4
 1343 0038 00000000 		.word	.LANCHOR0
 1344              		.cfi_endproc
 1345              	.LFE204:
 1347              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
 1348              		.align	1
 1349              		.global	HAL_UART_TxCpltCallback
 1350              		.syntax unified
 1351              		.thumb
 1352              		.thumb_func
 1353              		.fpu softvfp
 1355              	HAL_UART_TxCpltCallback:
 1356              	.LVL113:
 1357              	.LFB205:
 323:User/Modbus/usart.c **** 
 324:User/Modbus/usart.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 325:User/Modbus/usart.c **** {
 1358              		.loc 1 325 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		.loc 1 325 1 is_stmt 0 view .LVU389
 1363 0000 08B5     		push	{r3, lr}
 1364              	.LCFI16:
 1365              		.cfi_def_cfa_offset 8
 1366              		.cfi_offset 3, -8
 1367              		.cfi_offset 14, -4
 326:User/Modbus/usart.c **** 	if (huart->Instance == USART1)
 1368              		.loc 1 326 2 is_stmt 1 view .LVU390
 1369              		.loc 1 326 11 is_stmt 0 view .LVU391
 1370 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccQMqysg.s 			page 40


 1371              		.loc 1 326 5 view .LVU392
 1372 0004 104B     		ldr	r3, .L95
 1373 0006 9A42     		cmp	r2, r3
 1374 0008 04D0     		beq	.L93
 327:User/Modbus/usart.c **** 	{
 328:User/Modbus/usart.c **** 		if (!IsFifoEmpty(&fifo_uart1_tx)) 
 329:User/Modbus/usart.c **** 	    {
 330:User/Modbus/usart.c **** 	        tx1_data = FifoPop(&fifo_uart1_tx);
 331:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 332:User/Modbus/usart.c **** 	    } 
 333:User/Modbus/usart.c **** 	}
 334:User/Modbus/usart.c **** 	else
 335:User/Modbus/usart.c **** 	{
 336:User/Modbus/usart.c **** 		if (!IsFifoEmpty(&fifo_uart2_tx)) 
 1375              		.loc 1 336 3 is_stmt 1 view .LVU393
 1376              		.loc 1 336 8 is_stmt 0 view .LVU394
 1377 000a 1048     		ldr	r0, .L95+4
 1378              	.LVL114:
 1379              		.loc 1 336 8 view .LVU395
 1380 000c FFF7FEFF 		bl	IsFifoEmpty
 1381              	.LVL115:
 1382              		.loc 1 336 6 view .LVU396
 1383 0010 78B1     		cbz	r0, .L94
 1384              	.L89:
 337:User/Modbus/usart.c ****         {
 338:User/Modbus/usart.c ****             tx2_data = FifoPop(&fifo_uart2_tx);
 339:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 340:User/Modbus/usart.c ****         }
 341:User/Modbus/usart.c **** 	}
 342:User/Modbus/usart.c ****     
 343:User/Modbus/usart.c **** }
 1385              		.loc 1 343 1 view .LVU397
 1386 0012 08BD     		pop	{r3, pc}
 1387              	.LVL116:
 1388              	.L93:
 328:User/Modbus/usart.c **** 	    {
 1389              		.loc 1 328 3 is_stmt 1 view .LVU398
 328:User/Modbus/usart.c **** 	    {
 1390              		.loc 1 328 8 is_stmt 0 view .LVU399
 1391 0014 0E48     		ldr	r0, .L95+8
 1392              	.LVL117:
 328:User/Modbus/usart.c **** 	    {
 1393              		.loc 1 328 8 view .LVU400
 1394 0016 FFF7FEFF 		bl	IsFifoEmpty
 1395              	.LVL118:
 328:User/Modbus/usart.c **** 	    {
 1396              		.loc 1 328 6 view .LVU401
 1397 001a 0028     		cmp	r0, #0
 1398 001c F9D1     		bne	.L89
 330:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1399              		.loc 1 330 10 is_stmt 1 view .LVU402
 330:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1400              		.loc 1 330 21 is_stmt 0 view .LVU403
 1401 001e 0C48     		ldr	r0, .L95+8
 1402 0020 FFF7FEFF 		bl	FifoPop
 1403              	.LVL119:
 330:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
ARM GAS  /tmp/ccQMqysg.s 			page 41


 1404              		.loc 1 330 19 view .LVU404
 1405 0024 0B49     		ldr	r1, .L95+12
 1406 0026 0870     		strb	r0, [r1]
 331:User/Modbus/usart.c **** 	    } 
 1407              		.loc 1 331 10 is_stmt 1 view .LVU405
 1408 0028 0122     		movs	r2, #1
 1409 002a 0B48     		ldr	r0, .L95+16
 1410 002c FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1411              	.LVL120:
 1412 0030 EFE7     		b	.L89
 1413              	.L94:
 338:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1414              		.loc 1 338 13 view .LVU406
 338:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1415              		.loc 1 338 24 is_stmt 0 view .LVU407
 1416 0032 0648     		ldr	r0, .L95+4
 1417 0034 FFF7FEFF 		bl	FifoPop
 1418              	.LVL121:
 338:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1419              		.loc 1 338 22 view .LVU408
 1420 0038 0849     		ldr	r1, .L95+20
 1421 003a 0870     		strb	r0, [r1]
 339:User/Modbus/usart.c ****         }
 1422              		.loc 1 339 13 is_stmt 1 view .LVU409
 1423 003c 0122     		movs	r2, #1
 1424 003e 0848     		ldr	r0, .L95+24
 1425 0040 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1426              	.LVL122:
 1427              		.loc 1 343 1 is_stmt 0 view .LVU410
 1428 0044 E5E7     		b	.L89
 1429              	.L96:
 1430 0046 00BF     		.align	2
 1431              	.L95:
 1432 0048 00380140 		.word	1073821696
 1433 004c 00000000 		.word	.LANCHOR7
 1434 0050 00000000 		.word	.LANCHOR2
 1435 0054 00000000 		.word	.LANCHOR12
 1436 0058 00000000 		.word	.LANCHOR0
 1437 005c 00000000 		.word	.LANCHOR13
 1438 0060 00000000 		.word	.LANCHOR5
 1439              		.cfi_endproc
 1440              	.LFE205:
 1442              		.global	fifo_uart2_tx
 1443              		.global	fifo_uart1_tx
 1444              		.global	dma_uart2_rx
 1445              		.global	dma_uart1_rx
 1446              		.global	tx2_data
 1447              		.global	tx1_data
 1448              		.global	ring_buf_uart2_tx
 1449              		.global	ring_buf_uart1_tx
 1450              		.global	dma_rx2_buf
 1451              		.global	dma_rx1_buf
 1452              		.global	hdma_usart2_rx
 1453              		.global	hdma_usart1_rx
 1454              		.global	huart2
 1455              		.global	huart1
 1456              		.section	.bss.dma_rx1_buf,"aw",%nobits
ARM GAS  /tmp/ccQMqysg.s 			page 42


 1457              		.align	2
 1458              		.set	.LANCHOR4,. + 0
 1461              	dma_rx1_buf:
 1462 0000 00000000 		.space	256
 1462      00000000 
 1462      00000000 
 1462      00000000 
 1462      00000000 
 1463              		.section	.bss.dma_rx2_buf,"aw",%nobits
 1464              		.align	2
 1465              		.set	.LANCHOR9,. + 0
 1468              	dma_rx2_buf:
 1469 0000 00000000 		.space	256
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1470              		.section	.bss.fifo_uart1_tx,"aw",%nobits
 1471              		.align	2
 1472              		.set	.LANCHOR2,. + 0
 1475              	fifo_uart1_tx:
 1476 0000 00000000 		.space	12
 1476      00000000 
 1476      00000000 
 1477              		.section	.bss.fifo_uart2_tx,"aw",%nobits
 1478              		.align	2
 1479              		.set	.LANCHOR7,. + 0
 1482              	fifo_uart2_tx:
 1483 0000 00000000 		.space	12
 1483      00000000 
 1483      00000000 
 1484              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 1485              		.align	2
 1486              		.set	.LANCHOR3,. + 0
 1489              	hdma_usart1_rx:
 1490 0000 00000000 		.space	68
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1491              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1492              		.align	2
 1493              		.set	.LANCHOR8,. + 0
 1496              	hdma_usart2_rx:
 1497 0000 00000000 		.space	68
 1497      00000000 
 1497      00000000 
 1497      00000000 
 1497      00000000 
 1498              		.section	.bss.huart1,"aw",%nobits
 1499              		.align	2
 1500              		.set	.LANCHOR0,. + 0
 1503              	huart1:
 1504 0000 00000000 		.space	68
 1504      00000000 
 1504      00000000 
 1504      00000000 
ARM GAS  /tmp/ccQMqysg.s 			page 43


 1504      00000000 
 1505              		.section	.bss.huart2,"aw",%nobits
 1506              		.align	2
 1507              		.set	.LANCHOR5,. + 0
 1510              	huart2:
 1511 0000 00000000 		.space	68
 1511      00000000 
 1511      00000000 
 1511      00000000 
 1511      00000000 
 1512              		.section	.bss.ring_buf_uart1_tx,"aw",%nobits
 1513              		.align	2
 1514              		.set	.LANCHOR1,. + 0
 1517              	ring_buf_uart1_tx:
 1518 0000 00000000 		.space	1024
 1518      00000000 
 1518      00000000 
 1518      00000000 
 1518      00000000 
 1519              		.section	.bss.ring_buf_uart2_tx,"aw",%nobits
 1520              		.align	2
 1521              		.set	.LANCHOR6,. + 0
 1524              	ring_buf_uart2_tx:
 1525 0000 00000000 		.space	1024
 1525      00000000 
 1525      00000000 
 1525      00000000 
 1525      00000000 
 1526              		.section	.bss.tx1_data,"aw",%nobits
 1527              		.set	.LANCHOR12,. + 0
 1530              	tx1_data:
 1531 0000 00       		.space	1
 1532              		.section	.bss.tx2_data,"aw",%nobits
 1533              		.set	.LANCHOR13,. + 0
 1536              	tx2_data:
 1537 0000 00       		.space	1
 1538              		.section	.data.dma_uart1_rx,"aw"
 1539              		.align	2
 1540              		.set	.LANCHOR10,. + 0
 1543              	dma_uart1_rx:
 1544 0000 00       		.byte	0
 1545 0001 0000     		.ascii	"\000\000"
 1546 0003 00000000 		.space	1022
 1546      00000000 
 1546      00000000 
 1546      00000000 
 1546      00000000 
 1547 0401 00       		.byte	0
 1548 0402 0000     		.short	0
 1549 0404 0000     		.short	0
 1550 0406 0001     		.short	256
 1551              		.section	.data.dma_uart2_rx,"aw"
 1552              		.align	2
 1553              		.set	.LANCHOR11,. + 0
 1556              	dma_uart2_rx:
 1557 0000 00       		.byte	0
 1558 0001 0000     		.ascii	"\000\000"
ARM GAS  /tmp/ccQMqysg.s 			page 44


 1559 0003 00000000 		.space	1022
 1559      00000000 
 1559      00000000 
 1559      00000000 
 1559      00000000 
 1560 0401 00       		.byte	0
 1561 0402 0000     		.short	0
 1562 0404 0000     		.short	0
 1563 0406 0001     		.short	256
 1564              		.text
 1565              	.Letext0:
 1566              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1567              		.file 4 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Device/ST/STM32F
 1568              		.file 5 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1569              		.file 6 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1570              		.file 7 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1571              		.file 8 "User/Modbus/usart.h"
 1572              		.file 9 "User/Modbus/fifo.h"
 1573              		.file 10 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/
 1574              		.file 11 "Inc/main.h"
ARM GAS  /tmp/ccQMqysg.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/ccQMqysg.s:16     .text.Uart1_Init:0000000000000000 $t
     /tmp/ccQMqysg.s:24     .text.Uart1_Init:0000000000000000 Uart1_Init
     /tmp/ccQMqysg.s:217    .text.Uart1_Init:00000000000000dc $d
     /tmp/ccQMqysg.s:229    .text.Uart2_Init:0000000000000000 $t
     /tmp/ccQMqysg.s:236    .text.Uart2_Init:0000000000000000 Uart2_Init
     /tmp/ccQMqysg.s:432    .text.Uart2_Init:00000000000000d8 $d
     /tmp/ccQMqysg.s:444    .text.Uart2_Put_Char:0000000000000000 $t
     /tmp/ccQMqysg.s:451    .text.Uart2_Put_Char:0000000000000000 Uart2_Put_Char
     /tmp/ccQMqysg.s:570    .text.Uart2_Put_Char:0000000000000038 $d
     /tmp/ccQMqysg.s:576    .text.Uart2_Send_Data:0000000000000000 $t
     /tmp/ccQMqysg.s:583    .text.Uart2_Send_Data:0000000000000000 Uart2_Send_Data
     /tmp/ccQMqysg.s:663    .text.Uart1_Put_Char:0000000000000000 $t
     /tmp/ccQMqysg.s:670    .text.Uart1_Put_Char:0000000000000000 Uart1_Put_Char
     /tmp/ccQMqysg.s:788    .text.Uart1_Put_Char:0000000000000038 $d
     /tmp/ccQMqysg.s:794    .text.Uart1_Send_Data:0000000000000000 $t
     /tmp/ccQMqysg.s:801    .text.Uart1_Send_Data:0000000000000000 Uart1_Send_Data
     /tmp/ccQMqysg.s:871    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccQMqysg.s:878    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccQMqysg.s:1277   .text.HAL_UART_RxCpltCallback:0000000000000180 $d
     /tmp/ccQMqysg.s:1287   .text.HAL_UART_ErrorCallback:0000000000000000 $t
     /tmp/ccQMqysg.s:1294   .text.HAL_UART_ErrorCallback:0000000000000000 HAL_UART_ErrorCallback
     /tmp/ccQMqysg.s:1339   .text.HAL_UART_ErrorCallback:0000000000000028 $d
     /tmp/ccQMqysg.s:1348   .text.HAL_UART_TxCpltCallback:0000000000000000 $t
     /tmp/ccQMqysg.s:1355   .text.HAL_UART_TxCpltCallback:0000000000000000 HAL_UART_TxCpltCallback
     /tmp/ccQMqysg.s:1432   .text.HAL_UART_TxCpltCallback:0000000000000048 $d
     /tmp/ccQMqysg.s:1482   .bss.fifo_uart2_tx:0000000000000000 fifo_uart2_tx
     /tmp/ccQMqysg.s:1475   .bss.fifo_uart1_tx:0000000000000000 fifo_uart1_tx
     /tmp/ccQMqysg.s:1556   .data.dma_uart2_rx:0000000000000000 dma_uart2_rx
     /tmp/ccQMqysg.s:1543   .data.dma_uart1_rx:0000000000000000 dma_uart1_rx
     /tmp/ccQMqysg.s:1536   .bss.tx2_data:0000000000000000 tx2_data
     /tmp/ccQMqysg.s:1530   .bss.tx1_data:0000000000000000 tx1_data
     /tmp/ccQMqysg.s:1524   .bss.ring_buf_uart2_tx:0000000000000000 ring_buf_uart2_tx
     /tmp/ccQMqysg.s:1517   .bss.ring_buf_uart1_tx:0000000000000000 ring_buf_uart1_tx
     /tmp/ccQMqysg.s:1468   .bss.dma_rx2_buf:0000000000000000 dma_rx2_buf
     /tmp/ccQMqysg.s:1461   .bss.dma_rx1_buf:0000000000000000 dma_rx1_buf
     /tmp/ccQMqysg.s:1496   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccQMqysg.s:1489   .bss.hdma_usart1_rx:0000000000000000 hdma_usart1_rx
     /tmp/ccQMqysg.s:1510   .bss.huart2:0000000000000000 huart2
     /tmp/ccQMqysg.s:1503   .bss.huart1:0000000000000000 huart1
     /tmp/ccQMqysg.s:1457   .bss.dma_rx1_buf:0000000000000000 $d
     /tmp/ccQMqysg.s:1464   .bss.dma_rx2_buf:0000000000000000 $d
     /tmp/ccQMqysg.s:1471   .bss.fifo_uart1_tx:0000000000000000 $d
     /tmp/ccQMqysg.s:1478   .bss.fifo_uart2_tx:0000000000000000 $d
     /tmp/ccQMqysg.s:1485   .bss.hdma_usart1_rx:0000000000000000 $d
     /tmp/ccQMqysg.s:1492   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccQMqysg.s:1499   .bss.huart1:0000000000000000 $d
     /tmp/ccQMqysg.s:1506   .bss.huart2:0000000000000000 $d
     /tmp/ccQMqysg.s:1513   .bss.ring_buf_uart1_tx:0000000000000000 $d
     /tmp/ccQMqysg.s:1520   .bss.ring_buf_uart2_tx:0000000000000000 $d
     /tmp/ccQMqysg.s:1531   .bss.tx1_data:0000000000000000 $d
     /tmp/ccQMqysg.s:1537   .bss.tx2_data:0000000000000000 $d
     /tmp/ccQMqysg.s:1539   .data.dma_uart1_rx:0000000000000000 $d
     /tmp/ccQMqysg.s:1552   .data.dma_uart2_rx:0000000000000000 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccQMqysg.s 			page 46


HAL_UART_Init
FifoInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_DMA_Init
HAL_UART_Receive_DMA
Error_Handler
IsFifoFull
FifoPush
IsFifoEmpty
FifoPop
HAL_UART_Transmit_IT
