`ifndef V_74139
`define V_74139

// from 
// https://books.google.co.uk/books?id=pkW5DwAAQBAJ&pg=PA362&lpg=PA362&dq=verilog+%2274139%22&source=bl&ots=p5Lb0vS6Gc&sig=ACfU3U39tOIUbv0jCeofuICsNqxWo7PJJA&hl=en&sa=X&ved=2ahUKEwjVp6ecno3oAhXEoFwKHdR-BX0Q6AEwAXoECDIQAQ#v=onepage&q=verilog%20%2274139%22&f=false

// Following naming used by https://assets.nexperia.com/documents/data-sheet/74HC_HCT139.pdf
`timescale 1ns/1ns
module hct74139(
input _Ea, 
input _Eb, 
input [1:0] Aa,
input [1:0] Ab,
output [3:0] _Ya,
output [3:0] _Yb
); 

parameter LOG = 0;
parameter AY_PD = 100;
parameter EY_PD = 10;


logic [3:0] _Yao;
assign _Ya = _Yao;

    // https://assets.nexperia.com/documents/data-sheet/74HC_HCT139.pdf
/*
    specify
      (_Ea *> _Ya) = (EY_PD);
      (Aa *> _Ya) = (AY_PD);
      (_Eb *> _Yb) = (EY_PD);
      (Ab *> _Yb) = (AY_PD);
    endspecify
*/
    logic [1:0] _Ea_t;
    logic [1:0] Aa_t;
    logic [2:0] E_Aa_t;

    assign #(EY_PD) _Ea_t = _Ea;
    assign #(AY_PD) Aa_t = Aa;
    assign E_Aa_t = {_Ea_t, Aa_t };
//    wire [2:0] Aa_t = {_Ea, Aa };

    ///always @(_Ea, A*a) begin
    always @(E_Aa_t) begin

        // data sheet shows Y0-Y1-Y2-Y3 in that order with HH=>1111, HL=>1110, LH=>1101, LL=>0111
//        if (_Ea == 0) begin 
            case (E_Aa_t) 
                // per https://assets.nexperia.com/documents/data-sheet/74HC_HCT139.pdf _Y0 is lsb
                0: _Yao <= 4'b1110;
                1: _Yao <= 4'b1101;
                2: _Yao <= 4'b1011; 
                3: _Yao <= 4'b0111; 
                default: _Yao <= 4'b1111;
            endcase
 //     end 
  //      else
   //     if (_Ea == 1) begin 
    //        _Yao <= 4'b1111;
     //   end

    end

//    assign _Ya = f74139(Aa,_Ea);
//    assign _Yb = f74139(Ab,_Eb);

   //if (LOG) 
    always @*
        $display($time, " DEMUX  Aa_t %2b ", Aa_t, " _Ea=%1b", _Ea, " Aa=%2b", Aa, " _Ya=%4b", _Ya, "  /  _Eb=%1b", _Eb, " Ab=%2b", Ab, " _Yb=%4b", _Yb);

endmodule

`endif
