# RISCie

A Verilog implementation of a simple 32-bit RISCV processor, with five stage pipeline.
Just getting my hands on some practical stuff
Currently under Development... Hope i'll write a good Readme soon... :p
