// file extradig.v

module extradig (
	input wire in,
	output reg [6:0] out);
	
	always @* begin 
		if (in == 0) begin 
			out = 7'b1000000;
		end else if (in == 1) begin
			out = 7'b1111001;
		end			
	end
	
endmodule