Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: shift_circular_register.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "shift_circular_register.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "shift_circular_register"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : shift_circular_register
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_03\esercizio_03\et_mazzeo.vhd" into library work
Parsing entity <et_mazzeo>.
Parsing architecture <Behavioral> of entity <et_mazzeo>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" into library work
Parsing entity <shift_circular_register>.
Parsing architecture <structural> of entity <shift_circular_register>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <shift_circular_register> (architecture <structural>) from library <work>.

Elaborating entity <et_mazzeo> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\control_unit.vhd" Line 26: y_temp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\control_unit.vhd" Line 29: init should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <shift_circular_register>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd".
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 39: Output port <not_q> of the instance <ff1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 47: Output port <not_q> of the instance <ff2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 55: Output port <not_q> of the instance <ff3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 63: Output port <not_q> of the instance <ff4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 71: Output port <not_q> of the instance <ff5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 79: Output port <not_q> of the instance <ff6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 87: Output port <not_q> of the instance <ff7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\shift_circular_register.vhd" line 95: Output port <not_q> of the instance <ff8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <shift_circular_register> synthesized.

Synthesizing Unit <et_mazzeo>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_03\esercizio_03\et_mazzeo.vhd".
    Found 1-bit register for signal <not_q>.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <et_mazzeo> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_05\esercizio_05\control_unit.vhd".
    Found 8-bit register for signal <y_temp[7]_dff_0_OUT>.
    Found 1-bit register for signal <y_temp<7>>.
    Found 1-bit register for signal <y_temp<6>>.
    Found 1-bit register for signal <y_temp<5>>.
    Found 1-bit register for signal <y_temp<4>>.
    Found 1-bit register for signal <y_temp<3>>.
    Found 1-bit register for signal <y_temp<2>>.
    Found 1-bit register for signal <y_temp<1>>.
    Found 1-bit register for signal <y_temp<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 25
 1-bit register                                        : 24
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ff8/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff7/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff6/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff5/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff4/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff3/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff2/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:2677 - Node <ff1/not_q> of sequential type is unconnected in block <shift_circular_register>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    y_temp_7 in unit <control_unit>
    y_temp_0 in unit <control_unit>
    y_temp_1 in unit <control_unit>
    y_temp_2 in unit <control_unit>
    y_temp_3 in unit <control_unit>
    y_temp_4 in unit <control_unit>
    y_temp_6 in unit <control_unit>
    y_temp_5 in unit <control_unit>


Optimizing unit <shift_circular_register> ...

Optimizing unit <control_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_circular_register, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : shift_circular_register.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      LUT2                        : 16
#      LUT3                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 40
#      FD_1                        : 16
#      FDC_1                       : 8
#      FDP_1                       : 8
#      LDC                         : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  126800     0%  
 Number of Slice LUTs:                   24  out of  63400     0%  
    Number used as Logic:                24  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     48
   Number with an unused Flip Flop:       8  out of     48    16%  
   Number with an unused LUT:            24  out of     48    50%  
   Number of fully used LUT-FF pairs:    16  out of     48    33%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    128     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------+------------------------------+-------+
button                                                           | BUFGP                        | 8     |
clk                                                              | BUFGP                        | 24    |
control/reset_init[0]_AND_1_o(control/reset_init[0]_AND_1_o1:O)  | NONE(*)(control/y_temp_7_LDC)| 1     |
control/reset_init[7]_AND_15_o(control/reset_init[7]_AND_15_o1:O)| NONE(*)(control/y_temp_0_LDC)| 1     |
control/reset_init[6]_AND_13_o(control/reset_init[6]_AND_13_o1:O)| NONE(*)(control/y_temp_1_LDC)| 1     |
control/reset_init[5]_AND_11_o(control/reset_init[5]_AND_11_o1:O)| NONE(*)(control/y_temp_2_LDC)| 1     |
control/reset_init[4]_AND_9_o(control/reset_init[4]_AND_9_o1:O)  | NONE(*)(control/y_temp_3_LDC)| 1     |
control/reset_init[3]_AND_7_o(control/reset_init[3]_AND_7_o1:O)  | NONE(*)(control/y_temp_4_LDC)| 1     |
control/reset_init[1]_AND_3_o(control/reset_init[1]_AND_3_o1:O)  | NONE(*)(control/y_temp_6_LDC)| 1     |
control/reset_init[2]_AND_5_o(control/reset_init[2]_AND_5_o1:O)  | NONE(*)(control/y_temp_5_LDC)| 1     |
-----------------------------------------------------------------+------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.848ns (Maximum Frequency: 1178.828MHz)
   Minimum input arrival time before clock: 1.178ns
   Maximum output required time after clock: 0.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.848ns (frequency: 1178.828MHz)
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               0.848ns (Levels of Logic = 1)
  Source:            control/y_temp_0_P_0 (FF)
  Destination:       ff8/q (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: control/y_temp_0_P_0 to ff8/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.364   0.379  control/y_temp_0_P_0 (control/y_temp_0_P_0)
     LUT3:I1->O            2   0.097   0.000  control/y_temp_01 (control/y_temp_0)
     FD_1:D                    0.008          ff8/q
    ----------------------------------------
    Total                      0.848ns (0.469ns logic, 0.379ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[0]_AND_1_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_7_LDC (LATCH)
  Destination Clock: control/reset_init[0]_AND_1_o falling

  Data Path: rst to control/y_temp_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[0]_AND_2_o1 (control/reset_init[0]_AND_2_o)
     LDC:CLR                   0.349          control/y_temp_7_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_7_C_7 (FF)
  Destination Clock: clk falling

  Data Path: rst to control/y_temp_7_C_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[7]_AND_16_o1 (control/reset_init[7]_AND_16_o)
     FDC_1:CLR                 0.349          control/y_temp_0_C_0
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[7]_AND_15_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_0_LDC (LATCH)
  Destination Clock: control/reset_init[7]_AND_15_o falling

  Data Path: rst to control/y_temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[7]_AND_16_o1 (control/reset_init[7]_AND_16_o)
     LDC:CLR                   0.349          control/y_temp_0_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[6]_AND_13_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_1_LDC (LATCH)
  Destination Clock: control/reset_init[6]_AND_13_o falling

  Data Path: rst to control/y_temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[6]_AND_14_o1 (control/reset_init[6]_AND_14_o)
     LDC:CLR                   0.349          control/y_temp_1_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[5]_AND_11_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_2_LDC (LATCH)
  Destination Clock: control/reset_init[5]_AND_11_o falling

  Data Path: rst to control/y_temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[5]_AND_12_o1 (control/reset_init[5]_AND_12_o)
     LDC:CLR                   0.349          control/y_temp_2_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[4]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_3_LDC (LATCH)
  Destination Clock: control/reset_init[4]_AND_9_o falling

  Data Path: rst to control/y_temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[4]_AND_10_o1 (control/reset_init[4]_AND_10_o)
     LDC:CLR                   0.349          control/y_temp_3_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[3]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_4_LDC (LATCH)
  Destination Clock: control/reset_init[3]_AND_7_o falling

  Data Path: rst to control/y_temp_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[3]_AND_8_o1 (control/reset_init[3]_AND_8_o)
     LDC:CLR                   0.349          control/y_temp_4_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[1]_AND_3_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_6_LDC (LATCH)
  Destination Clock: control/reset_init[1]_AND_3_o falling

  Data Path: rst to control/y_temp_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[1]_AND_4_o1 (control/reset_init[1]_AND_4_o)
     LDC:CLR                   0.349          control/y_temp_6_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/reset_init[2]_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control/y_temp_5_LDC (LATCH)
  Destination Clock: control/reset_init[2]_AND_5_o falling

  Data Path: rst to control/y_temp_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.097   0.283  control/reset_init[2]_AND_6_o1 (control/reset_init[2]_AND_6_o)
     LDC:CLR                   0.349          control/y_temp_5_LDC
    ----------------------------------------
    Total                      1.178ns (0.447ns logic, 0.731ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            ff1/q (FF)
  Destination:       y<0> (PAD)
  Source Clock:      clk falling

  Data Path: ff1/q to y<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.364   0.279  ff1/q (ff1/q)
     OBUF:I->O                 0.000          y_0_OBUF (y<0>)
    ----------------------------------------
    Total                      0.643ns (0.364ns logic, 0.279ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock button
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    0.848|         |
control/reset_init[0]_AND_1_o |         |         |    1.088|         |
control/reset_init[1]_AND_3_o |         |         |    1.088|         |
control/reset_init[2]_AND_5_o |         |         |    1.088|         |
control/reset_init[3]_AND_7_o |         |         |    1.088|         |
control/reset_init[4]_AND_9_o |         |         |    1.088|         |
control/reset_init[5]_AND_11_o|         |         |    1.088|         |
control/reset_init[6]_AND_13_o|         |         |    1.088|         |
control/reset_init[7]_AND_15_o|         |         |    1.088|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
button                        |         |         |    0.655|         |
clk                           |         |         |    0.848|         |
control/reset_init[0]_AND_1_o |         |         |    1.088|         |
control/reset_init[1]_AND_3_o |         |         |    1.088|         |
control/reset_init[2]_AND_5_o |         |         |    1.088|         |
control/reset_init[3]_AND_7_o |         |         |    1.088|         |
control/reset_init[4]_AND_9_o |         |         |    1.088|         |
control/reset_init[5]_AND_11_o|         |         |    1.088|         |
control/reset_init[6]_AND_13_o|         |         |    1.088|         |
control/reset_init[7]_AND_15_o|         |         |    1.088|         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.40 secs
 
--> 

Total memory usage is 4622544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    9 (   0 filtered)

