Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_coarse_sync_behav xil_defaultlib.test_coarse_sync xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_mult...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_mult...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_dsp
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_dsp_...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_mult...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_dsp_...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_72_64_ip
Compiling module xil_defaultlib.psi_operator(SYNC_DATA_WIDTH=16,...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.dsp48_mul_ip_xbip_dsp48e1_wrappe...
Compiling module xil_defaultlib.dsp48_mul_ip_xbip_dsp48_macro_sy...
Compiling module xil_defaultlib.dsp48_mul_ip_xbip_dsp48_macro_v3...
Compiling module xil_defaultlib.dsp48_mul_ip_xbip_dsp48_macro_v3...
Compiling module xil_defaultlib.dsp48_mul_ip
Compiling module xil_defaultlib.dsp48_mul_add_ip_xbip_dsp48e1_wr...
Compiling module xil_defaultlib.dsp48_mul_add_ip_xbip_dsp48_macr...
Compiling module xil_defaultlib.dsp48_mul_add_ip_xbip_dsp48_macr...
Compiling module xil_defaultlib.dsp48_mul_add_ip_xbip_dsp48_macr...
Compiling module xil_defaultlib.dsp48_mul_add_ip
Compiling module xil_defaultlib.complex_abs_power2_18
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_36_64_ip
Compiling module xil_defaultlib.phi_operator(SYNC_DATA_WIDTH=16,...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_144_32_ip
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,BCASCR...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_dsp
Compiling module xil_defaultlib.multiplier_42_42_ip_mult_gen_v12...
Compiling module xil_defaultlib.multiplier_42_42_ip_mult_gen_v12...
Compiling module xil_defaultlib.multiplier_42_42_ip
Compiling module xil_defaultlib.complex_abs_power2_42
Compiling module xil_defaultlib.tar_operator(PSI_WIDTH=34,PHI_WI...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_144_512_ip
Compiling module xil_defaultlib.coarse_sync_default
Compiling module xil_defaultlib.test_coarse_sync
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot test_coarse_sync_behav
