<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/X86FixupBWInsts.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L256'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- X86FixupBWInsts.cpp - Fixup Byte or Word instructions -----------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file defines the pass that looks through the machine instructions</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// late in the compilation, and finds byte or word instructions that</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// can be profitably replaced with 32 bit instructions that give equivalent</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// results for the bits of the results that are used. There are two possible</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reasons to do this.</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// One reason is to avoid false-dependences on the upper portions</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of the registers.  Only instructions that have a destination register</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// which is not in any of the source registers can be affected by this.</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Any instruction where one of the source registers is also the destination</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register is unaffected, because it has a true dependence on the source</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register already.  So, this consideration primarily affects load</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instructions and register-to-register moves.  It would</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// seem like cmov(s) would also be affected, but because of the way cmov is</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// really implemented by most machines as reading both the destination and</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and source registers, and then &quot;merging&quot; the two based on a condition,</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// it really already should be considered as having a true dependence on the</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// destination register as well.</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The other reason to do this is for potential code size savings.  Word</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operations need an extra override byte compared to their 32 bit</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// versions. So this can convert many word operations to their larger</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// size, saving a byte in encoding. This could introduce partial register</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// dependences where none existed however.  As an example take:</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   orw  ax, $0x1000</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   addw ax, $3</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// now if this were to get transformed into</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   orw  ax, $1000</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   addl eax, $3</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// because the addl encodes shorter than the addw, this would introduce</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a use of a register that was only partially written earlier.  On older</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Intel processors this can be quite a performance penalty, so this should</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// probably only be done when it can be proven that a new partial dependence</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// wouldn&apos;t be created, or when your know a newer processor is being</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// targeted, or when optimizing for minimum code size.</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86Subtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/ProfileSummaryInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LazyMachineBlockFrequencyInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegUnits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineSizeOpts.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Passes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>#define FIXUPBW_DESC &quot;X86 Byte/Word Instruction Fixup&quot;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define FIXUPBW_NAME &quot;x86-fixup-bw-insts&quot;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE FIXUPBW_NAME</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Option to allow this optimization pass to have fine-grained control.</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FixupBWInsts(&quot;fixup-byte-word-insts&quot;,</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 cl::desc(&quot;Change byte and word instructions to larger sizes&quot;),</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 cl::init(true), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class FixupBWInstPass : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Loop over all of the instructions in the basic block replacing applicable</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte or word instructions with better alternatives.</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void processBasicBlock(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This returns the 32 bit super reg of the original destination register of</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the MachineInstr passed in, if that super register is dead just prior to</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p OrigMI. Otherwise it returns Register().</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register getSuperRegDestIfDead(MachineInstr *OrigMI) const;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Change the MachineInstr \p MI into the equivalent extending load to 32 bit</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register if it is safe to do so.  Return the replacement instruction if</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OK, otherwise return nullptr.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *tryReplaceLoad(unsigned New32BitOpcode, MachineInstr *MI) const;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Change the MachineInstr \p MI into the equivalent 32-bit copy if it is</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// safe to do so.  Return the replacement instruction if OK, otherwise return</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// nullptr.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *tryReplaceCopy(MachineInstr *MI) const;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Change the MachineInstr \p MI into the equivalent extend to 32 bit</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register if it is safe to do so.  Return the replacement instruction if</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OK, otherwise return nullptr.</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *tryReplaceExtend(unsigned New32BitOpcode,</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineInstr *MI) const;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Change the MachineInstr \p MI into an eqivalent 32 bit instruction if</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // possible.  Return the replacement instruction if OK, return nullptr</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // otherwise.</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *tryReplaceInstr(MachineInstr *MI, MachineBasicBlock &amp;MBB) const;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>  StringRef getPassName() const override { return <span class='cyan'>FIXUPBW_DESC</span>; }</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>#define FIXUPBW_DESC &quot;X86 Byte/Word Instruction Fixup&quot;</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  FixupBWInstPass() : MachineFunctionPass(ID) { }</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineLoopInfo&gt;(); // Machine loop info is used to</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       // guide some heuristics.</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    AU.addRequired&lt;ProfileSummaryInfoWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    AU.addRequired&lt;LazyMachineBlockFrequencyInfoPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Loop over all of the basic blocks, replacing byte and word instructions by</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// equivalent 32 bit instructions where performance or code size can be</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// improved.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction *MF = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Machine instruction info used throughout the class.</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const X86InstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Local member for function&apos;s OptForSize attribute.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool OptForSize = false;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Machine loop info used for guiding some heruistics.</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineLoopInfo *MLI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Register Liveness information after the current instruction.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveRegUnits LiveUnits;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ProfileSummaryInfo *PSI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBlockFrequencyInfo *MBFI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char FixupBWInstPass::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(FixupBWInstPass, FIXUPBW_NAME, FIXUPBW_DESC, false, false)</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>FunctionPass *llvm::createX86FixupBWInsts() { return new FixupBWInstPass(); }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>bool FixupBWInstPass::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  if (!FixupBWInsts || <div class='tooltip'>skipFunction(MF.getFunction())<span class='tooltip-content'>178k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>178k</span>]
  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>590</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:7</span></a></span>) to (<span class='line-number'><a href='#L161'><span>161:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (161:7)
     Condition C2 --> (161:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>746</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  this-&gt;MF = &amp;MF;</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  TII = MF.getSubtarget&lt;X86Subtarget&gt;().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  TRI = MF.getRegInfo().getTargetRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  MLI = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  PSI = &amp;getAnalysis&lt;ProfileSummaryInfoWrapperPass&gt;().getPSI();</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  MBFI = (PSI &amp;&amp; PSI-&gt;hasProfileSummary()) ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.71k</span>, <span class='None'>False</span>: <span class='covered-line'>174k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L169'><span>169:11</span></a></span>) to (<span class='line-number'><a href='#L169'><span>169:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (169:11)
     Condition C2 --> (169:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>3.71k</pre></td><td class='code'><pre>         &amp;getAnalysis&lt;LazyMachineBlockFrequencyInfoPass&gt;().getBFI() :</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>         <div class='tooltip'>nullptr<span class='tooltip-content'>174k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  LiveUnits.init(TII-&gt;getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Start X86FixupBWInsts\n&quot;;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>83</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>17</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process all basic blocks.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  for (auto &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>287k</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>    processBasicBlock(MF, MBB);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;End X86FixupBWInsts\n&quot;;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>83</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>17</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if after \p OrigMI the only portion of super register</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of the destination register of \p OrigMI that is alive is that</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// destination register.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If so, return that super register in \p SuperDestReg.</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>Register FixupBWInstPass::getSuperRegDestIfDead(MachineInstr *OrigMI) const {</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  const X86RegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  Register OrigDestReg = OrigMI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  Register SuperDestReg = getX86SubSuperRegister(OrigDestReg, 32);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  assert(SuperDestReg.isValid() &amp;&amp; &quot;Invalid Operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  const auto SubRegIdx = TRI-&gt;getSubRegIndex(SuperDestReg, OrigDestReg);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure that the sub-register that this instruction has as its</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // destination is the lowest order sub-register of the super-register.</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If it isn&apos;t, then the register isn&apos;t really dead even if the</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // super-register is considered dead.</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  if (SubRegIdx == X86::sub_8bit_hi)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>14.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    return Register();</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Test all regunits of the super register that are not part of the</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sub register. If none of them are live then the super register is safe to</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use.</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  bool SuperIsLive = false;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  auto Range = TRI-&gt;regunits(OrigDestReg);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  MCRegUnitIterator I = Range.begin(), E = Range.end();</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  for (MCRegUnit S : TRI-&gt;regunits(SuperDestReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>    I = std::lower_bound(I, E, S);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>    if ((I == E || <div class='tooltip'>*I &gt; S<span class='tooltip-content'>24.0k</span></div>) &amp;&amp; <div class='tooltip'>LiveUnits.getBitVector().test(S)<span class='tooltip-content'>22.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.1k</span>, <span class='None'>False</span>: <span class='covered-line'>24.0k</span>]
  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.48k</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.93k</span>, <span class='None'>False</span>: <span class='covered-line'>18.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L213'><span>213:9</span></a></span>) to (<span class='line-number'><a href='#L213'><span>213:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (213:10)
     Condition C2 --> (213:20)
     Condition C3 --> (213:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      SuperIsLive = true;</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  if (!SuperIsLive)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>    return SuperDestReg;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we get here, the super-register destination (or some part of it) is</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // marked as live after the original instruction.</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The X86 backend does not have subregister liveness tracking enabled,</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // so liveness information might be overly conservative. Specifically, the</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // super register might be marked as live because it is implicitly defined</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by the instruction we are examining.</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // However, for some specific instructions (this pass only cares about MOVs)</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we can produce more precise results by analysing that MOV&apos;s operands.</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Indeed, if super-register is not live before the mov it means that it</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // was originally &lt;read-undef&gt; and so we are free to modify these</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // undef upper bits. That may happen in case where the use is in another MBB</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and the vreg/physreg corresponding to the move has higher width than</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // necessary (e.g. due to register coalescing with a &quot;truncate&quot; copy).</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // So, we would like to handle patterns like this:</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %bb.2: derived from LLVM BB %if.then</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Live Ins: %rdi</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Predecessors according to CFG: %bb.0</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %ax&lt;def&gt; = MOV16rm killed %rdi, 1, %noreg, 0, %noreg, implicit-def %eax</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                                 ; No implicit %eax</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Successors according to CFG: %bb.3(?%)</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %bb.3: derived from LLVM BB %if.end</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Live Ins: %eax                            Only %ax is actually live</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Predecessors according to CFG: %bb.2 %bb.1</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %ax = KILL %ax, implicit killed %eax</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   RET 0, %ax</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  unsigned Opc = OrigMI-&gt;getOpcode(); (void)Opc;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // These are the opcodes currently known to work with the code below, if</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // something // else will be added we need to ensure that new opcode has the</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // same properties.</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  if (Opc != X86::MOV8rm &amp;&amp; <div class='tooltip'>Opc != X86::MOV16rm<span class='tooltip-content'>1.17k</span></div> &amp;&amp; <div class='tooltip'>Opc != X86::MOV8rr<span class='tooltip-content'>445</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>445</span>, <span class='None'>False</span>: <span class='covered-line'>725</span>]
  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>401</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      <div class='tooltip'>Opc != X86::MOV16rr<span class='tooltip-content'>44</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L255'><span>255:7</span></a></span>) to (<span class='line-number'><a href='#L255'><span>256:26</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (255:7)
     Condition C2 --> (255:29)
     Condition C3 --> (255:52)
     Condition C4 --> (256:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return Register()</span>;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  bool IsDefined = false;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  for (auto &amp;MO: OrigMI-&gt;implicit_operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.60k</span>, <span class='None'>False</span>: <span class='covered-line'>3.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    assert((MO.isDef() || MO.isUse()) &amp;&amp; &quot;Expected Def or Use only!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    if (MO.isDef() &amp;&amp; <div class='tooltip'>TRI-&gt;isSuperRegisterEq(OrigDestReg, MO.getReg())<span class='tooltip-content'>3.49k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.49k</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.49k</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.49k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L266'><span>266:9</span></a></span>) to (<span class='line-number'><a href='#L266'><span>266:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (266:9)
     Condition C2 --> (266:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>      IsDefined = true;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If MO is a use of any part of the destination register but is not equal</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to OrigDestReg or one of its subregisters, we cannot use SuperDestReg.</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For example, if OrigDestReg is %al then an implicit use of %ah, %ax,</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %eax, or %rax will prevent us from using the %eax register.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    if (MO.isUse() &amp;&amp; <div class='tooltip'>!TRI-&gt;isSubRegisterEq(OrigDestReg, MO.getReg())<span class='tooltip-content'>111</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>3.53k</span>]
  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>3.49k</span>]
  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>        <div class='tooltip'>TRI-&gt;regsOverlap(SuperDestReg, MO.getReg())<span class='tooltip-content'>111</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L273'><span>273:9</span></a></span>) to (<span class='line-number'><a href='#L273'><span>274:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (273:9)
     Condition C2 --> (273:23)
     Condition C3 --> (274:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      return Register();</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg is not Imp-def&apos;ed -&gt; it&apos;s live both before/after the instruction.</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  if (!IsDefined)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>367</span>, <span class='None'>False</span>: <span class='covered-line'>3.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>367</pre></td><td class='code'><pre>    return Register();</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, the Reg is not live before the MI and the MOV can&apos;t</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // make it really live, so it&apos;s in fact dead even after the MI.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>  return SuperDestReg;</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *FixupBWInstPass::tryReplaceLoad(unsigned New32BitOpcode,</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>                                              MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are going to try to rewrite this load to a larger zero-extending</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // load.  This is safe if all portions of the 32 bit super-register</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the original destination register, except for the original destination</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register are dead. getSuperRegDestIfDead checks that.</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>  Register NewDestReg = getSuperRegDestIfDead(MI);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>  if (!NewDestReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Safe to change the instruction.</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>      BuildMI(*MF, MIMetadata(*MI), TII-&gt;get(New32BitOpcode), NewDestReg);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  unsigned NumArgs = MI-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>67.6k</pre></td><td class='code'><pre>  for (unsigned i = 1; i &lt; NumArgs; <div class='tooltip'>++i<span class='tooltip-content'>56.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.9k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>56.9k</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  MIB.setMemRefs(MI-&gt;memoperands());</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If it was debug tracked, record a substitution.</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  if (unsigned OldInstrNum = MI-&gt;peekDebugInstrNum()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    unsigned Subreg = TRI-&gt;getSubRegIndex(MIB-&gt;getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                          MI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    unsigned NewInstrNum = MIB-&gt;getDebugInstrNum(*MF);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MF-&gt;makeDebugValueSubstitution({OldInstrNum, 0}, {NewInstrNum, 0}, Subreg);</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  return MIB;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>MachineInstr *FixupBWInstPass::tryReplaceCopy(MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  assert(MI-&gt;getNumExplicitOperands() == 2);</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  auto &amp;OldDest = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  auto &amp;OldSrc = MI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  Register NewDestReg = getSuperRegDestIfDead(MI);</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  if (!NewDestReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>2.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  Register NewSrcReg = getX86SubSuperRegister(OldSrc.getReg(), 32);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  assert(NewSrcReg.isValid() &amp;&amp; &quot;Invalid Operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is only correct if we access the same subregister index: otherwise,</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we could try to replace &quot;movb %ah, %al&quot; with &quot;movl %eax, %eax&quot;.</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  const X86RegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  if (TRI-&gt;getSubRegIndex(NewSrcReg, OldSrc.getReg()) !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>      TRI-&gt;getSubRegIndex(NewDestReg, OldDest.getReg()))</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Safe to change the instruction.</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t set src flags, as we don&apos;t know if we&apos;re also killing the superreg.</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // However, the superregister might not be defined; make it explicit that</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we don&apos;t care about the higher bits by reading it as Undef, and adding</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // an imp-use on the original subregister.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>      BuildMI(*MF, MIMetadata(*MI), TII-&gt;get(X86::MOV32rr), NewDestReg)</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>          .addReg(NewSrcReg, RegState::Undef)</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>          .addReg(OldSrc.getReg(), RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Drop imp-defs/uses that would be redundant with the new def/use.</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>  for (auto &amp;Op : MI-&gt;implicit_operands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>635</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>635</pre></td><td class='code'><pre>    if (Op.getReg() != (Op.isDef() ? <div class='tooltip'>NewDestReg<span class='tooltip-content'>254</span></div> : <div class='tooltip'>NewSrcReg<span class='tooltip-content'>381</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>502</span>]
  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254</span>, <span class='None'>False</span>: <span class='covered-line'>381</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>      MIB.add(Op);</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>  return MIB;</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *FixupBWInstPass::tryReplaceExtend(unsigned New32BitOpcode,</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>                                                MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>  Register NewDestReg = getSuperRegDestIfDead(MI);</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>  if (!NewDestReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>263</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t interfere with formation of CBW instructions which should be a</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shorter encoding than even the MOVSX32rr8. It&apos;s also immune to partial</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // merge issues on Intel CPUs.</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>  if (MI-&gt;getOpcode() == X86::MOVSX16rr8 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>      <div class='tooltip'>MI-&gt;getOperand(0).getReg() == X86::AX<span class='tooltip-content'>102</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>      <div class='tooltip'>MI-&gt;getOperand(1).getReg() == X86::AL<span class='tooltip-content'>97</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L363'><span>363:7</span></a></span>) to (<span class='line-number'><a href='#L363'><span>365:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (363:7)
     Condition C2 --> (364:7)
     Condition C3 --> (365:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Safe to change the instruction.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>      BuildMI(*MF, MIMetadata(*MI), TII-&gt;get(New32BitOpcode), NewDestReg);</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  unsigned NumArgs = MI-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>873</pre></td><td class='code'><pre>  for (unsigned i = 1; i &lt; NumArgs; <div class='tooltip'>++i<span class='tooltip-content'>682</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>682</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  MIB.setMemRefs(MI-&gt;memoperands());</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  if (unsigned OldInstrNum = MI-&gt;peekDebugInstrNum()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned Subreg = TRI-&gt;getSubRegIndex(MIB-&gt;getOperand(0).getReg(),</span></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                          MI-&gt;getOperand(0).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned NewInstrNum = MIB-&gt;getDebugInstrNum(*MF);</span></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MF-&gt;makeDebugValueSubstitution({OldInstrNum, 0}, {NewInstrNum, 0}, Subreg);</span></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  return MIB;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *FixupBWInstPass::tryReplaceInstr(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>                                               MachineBasicBlock &amp;MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See if this is an instruction of the type we are currently looking for.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>8.59k</pre></td><td class='code'><pre>  case X86::MOV8rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.59k</span>, <span class='None'>False</span>: <span class='covered-line'>2.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace 8-bit loads with the zero-extending version if not optimizing</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // for size. The extending op is cheaper across a wide range of uarch and</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it avoids a potentially expensive partial register stall. It takes an</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extra byte to encode, however, so don&apos;t do this when optimizing for size.</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>8.59k</pre></td><td class='code'><pre>    if (!OptForSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L398' href='#L398'><span>398:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.54k</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>8.54k</pre></td><td class='code'><pre>      return tryReplaceLoad(X86::MOVZX32rm8, MI);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>2.56k</pre></td><td class='code'><pre>  case X86::MOV16rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.56k</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Always try to replace 16 bit load with 32 bit zero extending.</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Code size is the same, and there is sometimes a perf advantage</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // from eliminating a false dependence on the upper portion of</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the register.</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>2.56k</pre></td><td class='code'><pre>    return tryReplaceLoad(X86::MOVZX32rm16, MI);</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>3.02k</pre></td><td class='code'><pre>  case X86::MOV8rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.02k</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  case X86::MOV16rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L410' href='#L410'><span>410:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Always try to replace 8/16 bit copies with a 32 bit copy.</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Code size is either less (16) or equal (8), and there is sometimes a</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // perf advantage from eliminating a false dependence on the upper portion</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // of the register.</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>    return tryReplaceCopy(MI);</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  case X86::MOVSX16rr8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    return tryReplaceExtend(X86::MOVSX32rr8, MI);</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case X86::MOVSX16rm8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return tryReplaceExtend(X86::MOVSX32rm8, MI);</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  case X86::MOVZX16rr8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return tryReplaceExtend(X86::MOVZX32rr8, MI);</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  case X86::MOVZX16rm8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>2.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    return tryReplaceExtend(X86::MOVZX32rm8, MI);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L426' href='#L426'><span>426:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.29M</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // nothing to do here.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void FixupBWInstPass::processBasicBlock(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>                                        MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This algorithm doesn&apos;t delete the instructions it is replacing</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // right away.  By leaving the existing instructions in place, the</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register liveness information doesn&apos;t change, and this makes the</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // analysis that goes on be better than if the replaced instructions</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // were immediately removed.</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This algorithm always creates a replacement instruction</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and notes that and the original in a data structure, until the</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // whole BB has been analyzed.  This keeps the replacement instructions</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // from making it seem as if the larger register might be live.</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt;, 8&gt; MIReplacements;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start computing liveness for this block. We iterate from the end to be able</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to update this for each instruction.</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>  LiveUnits.clear();</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We run after PEI, so we need to AddPristinesAndCSRs.</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>  LiveUnits.addLiveOuts(MBB);</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>  OptForSize = MF.getFunction().hasOptSize() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.53k</span>, <span class='None'>False</span>: <span class='covered-line'>284k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>               <div class='tooltip'>llvm::shouldOptimizeForSize(&amp;MBB, PSI, MBFI)<span class='tooltip-content'>284k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>800</span>, <span class='None'>False</span>: <span class='covered-line'>283k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L455'><span>455:16</span></a></span>) to (<span class='line-number'><a href='#L455'><span>456:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (455:16)
     Condition C2 --> (456:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : llvm::reverse(MBB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30M</span>, <span class='None'>False</span>: <span class='covered-line'>287k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>    if (MachineInstr *NewMI = tryReplaceInstr(&amp;MI, MBB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>      MIReplacements.push_back(std::make_pair(&amp;MI, NewMI));</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We&apos;re done with this instruction, update liveness for the next one.</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>    LiveUnits.stepBackward(MI);</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>2.30M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>300k</pre></td><td class='code'><pre>  while (!MIReplacements.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>287k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    MachineInstr *MI = MIReplacements.back().first;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    MachineInstr *NewMI = MIReplacements.back().second;</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    MIReplacements.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    MBB.insert(MI, NewMI);</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    MBB.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>