Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : QR_CORDIC
Version: N-2017.09-SP2
Date   : Mon Dec  5 15:01:24 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: row_index_gg3_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: in_reg_reg[6][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  QR_CORDIC          tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  row_index_gg3_reg[2]/CK (DFFSX4)         0.00       0.50 r
  row_index_gg3_reg[2]/Q (DFFSX4)          0.53       1.03 f
  U8028/Y (NAND2BX1)                       0.30       1.33 f
  U12052/Y (NOR2X2)                        0.37       1.71 r
  U7969/Y (AND2X2)                         0.45       2.16 r
  U10485/Y (INVX8)                         0.29       2.44 f
  U14525/Y (AOI2BB2X1)                     0.35       2.79 f
  U14526/Y (OAI211X1)                      0.50       3.29 r
  U14527/Y (AOI22X1)                       0.32       3.61 f
  U14528/Y (OAI211X1)                      0.27       3.88 r
  U10208/Y (XOR2X2)                        0.38       4.26 r
  U14540/Y (NAND2X2)                       0.26       4.53 f
  U14542/Y (OAI21X4)                       0.20       4.73 r
  U14543/Y (AOI21X4)                       0.11       4.84 f
  U14546/Y (OAI21X4)                       0.20       5.03 r
  U11787/Y (CLKINVX1)                      0.34       5.38 f
  U14698/Y (OAI21X2)                       0.29       5.67 r
  U14699/Y (XNOR2X4)                       0.23       5.90 r
  U8228/Y (MXI2X1)                         0.30       6.20 f
  U12069/Y (OAI21XL)                       0.53       6.73 r
  U14911/Y (XOR2X1)                        0.35       7.07 f
  U9989/CO (ADDFX1)                        0.46       7.54 f
  U15843/CO (ADDFHX1)                      0.32       7.86 f
  U15925/CO (ADDFHX1)                      0.33       8.19 f
  U16215/CO (ADDFX2)                       0.37       8.56 f
  U8548/CO (ADDFX2)                        0.37       8.92 f
  U16176/CO (ADDFX2)                       0.37       9.29 f
  U12075/CO (ADDFX2)                       0.37       9.66 f
  U11329/CO (ADDFX2)                       0.37      10.02 f
  U12073/CO (ADDFX2)                       0.37      10.39 f
  U11043/CO (ADDFX2)                       0.37      10.75 f
  U10675/S (ADDFX2)                        0.35      11.10 f
  U16507/Y (MXI2X4)                        0.35      11.45 r
  U10619/Y (NOR2X2)                        0.16      11.62 f
  U16538/Y (AOI211X1)                      0.31      11.92 r
  U16539/Y (OAI211X1)                      0.22      12.15 f
  in_reg_reg[6][2][11]/D (DFFRX1)          0.00      12.15 f
  data arrival time                                  12.15

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.50      12.50
  clock uncertainty                       -0.10      12.40
  in_reg_reg[6][2][11]/CK (DFFRX1)         0.00      12.40 r
  library setup time                      -0.25      12.15
  data required time                                 12.15
  -----------------------------------------------------------
  data required time                                 12.15
  data arrival time                                 -12.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
