
AVRASM ver. 2.1.30  D:\Punya Koko\LPKTA\APA\List\patt2.asm Fri Jun 08 14:33:01 2012

D:\Punya Koko\LPKTA\APA\List\patt2.asm(1059): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32
                 ;Program type             : Application
                 ;Clock frequency          : 11.059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2143
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _i=R5
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0068 	JMP  _ext_int0_isr
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 
                 __GLOBAL_INI_TBL:
000034 0001      	.DW  0x01
000035 0002      	.DW  0x02
000036 0066      	.DW  __REG_BIT_VARS*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003f e1f8      	LDI  R31,0x18
000040 bdf1      	OUT  WDTCR,R31
000041 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000042 e08d      	LDI  R24,(14-2)+1
000043 e0a2      	LDI  R26,2
000044 27bb      	CLR  R27
                 __CLEAR_REG:
000045 93ed      	ST   X+,R30
000046 958a      	DEC  R24
000047 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000048 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000049 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004a e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004b 93ed      	ST   X+,R30
00004c 9701      	SBIW R24,1
00004d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004e e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000050 9185      	LPM  R24,Z+
000051 9195      	LPM  R25,Z+
000052 9700      	SBIW R24,0
000053 f061      	BREQ __GLOBAL_INI_END
000054 91a5      	LPM  R26,Z+
000055 91b5      	LPM  R27,Z+
000056 9005      	LPM  R0,Z+
000057 9015      	LPM  R1,Z+
000058 01bf      	MOVW R22,R30
000059 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005a 9005      	LPM  R0,Z+
00005b 920d      	ST   X+,R0
00005c 9701      	SBIW R24,1
00005d f7e1      	BRNE __GLOBAL_INI_LOOP
00005e 01fb      	MOVW R30,R22
00005f cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000060 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000061 bfed      	OUT  SPL,R30
000062 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000063 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000064 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000065 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000066 940c 0091 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 6/8/2012
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#include <stdio.h>
                 ;
                 ;#define MUX_A	PINB.0
                 ;#define MUX_B	PINB.1
                 ;#define MUX_C	PINB.2
                 ;
                 ;bit en=0;
                 ;
                 ;unsigned char sen_buff[5];
                 ;unsigned char sen[26];
                 ;
                 ;char i;
                 ;
                 ;char ratusan(unsigned char in)
                 ; 0000 002A {
                 
                 	.CSEG
                 ; 0000 002B 	in/=100;
                 ;	in -> Y+0
                 ; 0000 002C         //in/=10;
                 ; 0000 002D 
                 ; 0000 002E         return (in +'0');
                 ; 0000 002F }
                 ;
                 ;char puluhan(unsigned char in)
                 ; 0000 0032 {
                 ; 0000 0033 	in%=100;
                 ;	in -> Y+0
                 ; 0000 0034 
                 ; 0000 0035         return ((in / 10)+'0');
                 ; 0000 0036 }
                 ;
                 ;char satuan(unsigned char in)
                 ; 0000 0039 {
                 ; 0000 003A 	return ((in % 10)+'0');
                 ;	in -> Y+0
                 ; 0000 003B }
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 003F {
                 _ext_int0_isr:
000068 920a      	ST   -Y,R0
000069 921a      	ST   -Y,R1
00006a 92fa      	ST   -Y,R15
00006b 936a      	ST   -Y,R22
00006c 937a      	ST   -Y,R23
00006d 938a      	ST   -Y,R24
00006e 939a      	ST   -Y,R25
00006f 93aa      	ST   -Y,R26
000070 93ba      	ST   -Y,R27
000071 93ea      	ST   -Y,R30
000072 93fa      	ST   -Y,R31
000073 b7ef      	IN   R30,SREG
000074 93ea      	ST   -Y,R30
                 ; 0000 0040 // Place your code here
                 ; 0000 0041 	if(en==1)
000075 fe20      	SBRS R2,0
000076 c005      	RJMP _0x3
                 ; 0000 0042         {
                 ; 0000 0043         	en=0;
000077 94e8      	CLT
000078 f820      	BLD  R2,0
                 ; 0000 0044                 /*for(i=0;i<25;i++)
                 ; 0000 0045                 {
                 ; 0000 0046                         	putchar(13);
                 ; 0000 0047                                 putchar(ratusan(sen[i+1]));
                 ; 0000 0048                                 putchar(puluhan(sen[i+1]));
                 ; 0000 0049                                 putchar(satuan(sen[i+1]));
                 ; 0000 004A                                 sen[i+1]=0;
                 ; 0000 004B                 } */
                 ; 0000 004C 
                 ; 0000 004D                 putchar('A');
000079 e4e1      	LDI  R30,LOW(65)
00007a 93ea      	ST   -Y,R30
00007b d056      	RCALL _putchar
                 ; 0000 004E         }
                 ; 0000 004F 
                 ; 0000 0050         if(en==0)
                 _0x3:
00007c fc20      	SBRC R2,0
00007d c005      	RJMP _0x4
                 ; 0000 0051         {
                 ; 0000 0052         	en=1;
00007e 9468      	SET
00007f f820      	BLD  R2,0
                 ; 0000 0053                 putchar('B');
000080 e4e2      	LDI  R30,LOW(66)
000081 93ea      	ST   -Y,R30
000082 d04f      	RCALL _putchar
                 ; 0000 0054         }
                 ; 0000 0055 
                 ; 0000 0056 }
                 _0x4:
000083 91e9      	LD   R30,Y+
000084 bfef      	OUT  SREG,R30
000085 91f9      	LD   R31,Y+
000086 91e9      	LD   R30,Y+
000087 91b9      	LD   R27,Y+
000088 91a9      	LD   R26,Y+
000089 9199      	LD   R25,Y+
00008a 9189      	LD   R24,Y+
00008b 9179      	LD   R23,Y+
00008c 9169      	LD   R22,Y+
00008d 90f9      	LD   R15,Y+
00008e 9019      	LD   R1,Y+
00008f 9009      	LD   R0,Y+
000090 9518      	RETI
                 ;
                 ;
                 ;
                 ;// Standard Input/Output functions
                 ;
                 ;
                 ;#define ADC_VREF_TYPE 0x60
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 0062 {
                 ; 0000 0063 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
                 ; 0000 0064 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0065 delay_us(10);
                 ; 0000 0066 // Start the AD conversion
                 ; 0000 0067 ADCSRA|=0x40;
                 ; 0000 0068 // Wait for the AD conversion to complete
                 ; 0000 0069 while ((ADCSRA & 0x10)==0);
                 ; 0000 006A ADCSRA|=0x10;
                 ; 0000 006B return ADCH;
                 ; 0000 006C }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0071 {
                 _main:
                 ; 0000 0072 // Declare your local variables here
                 ; 0000 0073 
                 ; 0000 0074 // Input/Output Ports initialization
                 ; 0000 0075 // Port A initialization
                 ; 0000 0076 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0077 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0078 PORTA=0x00;
000091 e0e0      	LDI  R30,LOW(0)
000092 bbeb      	OUT  0x1B,R30
                 ; 0000 0079 DDRA=0x00;
000093 bbea      	OUT  0x1A,R30
                 ; 0000 007A 
                 ; 0000 007B // Port B initialization
                 ; 0000 007C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 007D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 007E PORTB=0x00;
000094 bbe8      	OUT  0x18,R30
                 ; 0000 007F DDRB=0x00;
000095 bbe7      	OUT  0x17,R30
                 ; 0000 0080 
                 ; 0000 0081 // Port C initialization
                 ; 0000 0082 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0083 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0084 PORTC=0x00;
000096 bbe5      	OUT  0x15,R30
                 ; 0000 0085 DDRC=0x00;
000097 bbe4      	OUT  0x14,R30
                 ; 0000 0086 
                 ; 0000 0087 // Port D initialization
                 ; 0000 0088 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=Out Func0=In
                 ; 0000 0089 // State7=T State6=T State5=T State4=T State3=T State2=T State1=1 State0=P
                 ; 0000 008A PORTD=0x03;
000098 e0e3      	LDI  R30,LOW(3)
000099 bbe2      	OUT  0x12,R30
                 ; 0000 008B DDRD=0x02;
00009a e0e2      	LDI  R30,LOW(2)
00009b bbe1      	OUT  0x11,R30
                 ; 0000 008C 
                 ; 0000 008D // Timer/Counter 0 initialization
                 ; 0000 008E // Clock source: System Clock
                 ; 0000 008F // Clock value: Timer 0 Stopped
                 ; 0000 0090 // Mode: Normal top=0xFF
                 ; 0000 0091 // OC0 output: Disconnected
                 ; 0000 0092 TCCR0=0x00;
00009c e0e0      	LDI  R30,LOW(0)
00009d bfe3      	OUT  0x33,R30
                 ; 0000 0093 TCNT0=0x00;
00009e bfe2      	OUT  0x32,R30
                 ; 0000 0094 OCR0=0x00;
00009f bfec      	OUT  0x3C,R30
                 ; 0000 0095 
                 ; 0000 0096 // Timer/Counter 1 initialization
                 ; 0000 0097 // Clock source: System Clock
                 ; 0000 0098 // Clock value: Timer1 Stopped
                 ; 0000 0099 // Mode: Normal top=0xFFFF
                 ; 0000 009A // OC1A output: Discon.
                 ; 0000 009B // OC1B output: Discon.
                 ; 0000 009C // Noise Canceler: Off
                 ; 0000 009D // Input Capture on Falling Edge
                 ; 0000 009E // Timer1 Overflow Interrupt: Off
                 ; 0000 009F // Input Capture Interrupt: Off
                 ; 0000 00A0 // Compare A Match Interrupt: Off
                 ; 0000 00A1 // Compare B Match Interrupt: Off
                 ; 0000 00A2 TCCR1A=0x00;
0000a0 bdef      	OUT  0x2F,R30
                 ; 0000 00A3 TCCR1B=0x00;
0000a1 bdee      	OUT  0x2E,R30
                 ; 0000 00A4 TCNT1H=0x00;
0000a2 bded      	OUT  0x2D,R30
                 ; 0000 00A5 TCNT1L=0x00;
0000a3 bdec      	OUT  0x2C,R30
                 ; 0000 00A6 ICR1H=0x00;
0000a4 bde7      	OUT  0x27,R30
                 ; 0000 00A7 ICR1L=0x00;
0000a5 bde6      	OUT  0x26,R30
                 ; 0000 00A8 OCR1AH=0x00;
0000a6 bdeb      	OUT  0x2B,R30
                 ; 0000 00A9 OCR1AL=0x00;
0000a7 bdea      	OUT  0x2A,R30
                 ; 0000 00AA OCR1BH=0x00;
0000a8 bde9      	OUT  0x29,R30
                 ; 0000 00AB OCR1BL=0x00;
0000a9 bde8      	OUT  0x28,R30
                 ; 0000 00AC 
                 ; 0000 00AD // Timer/Counter 2 initialization
                 ; 0000 00AE // Clock source: System Clock
                 ; 0000 00AF // Clock value: Timer2 Stopped
                 ; 0000 00B0 // Mode: Normal top=0xFF
                 ; 0000 00B1 // OC2 output: Disconnected
                 ; 0000 00B2 ASSR=0x00;
0000aa bde2      	OUT  0x22,R30
                 ; 0000 00B3 TCCR2=0x00;
0000ab bde5      	OUT  0x25,R30
                 ; 0000 00B4 TCNT2=0x00;
0000ac bde4      	OUT  0x24,R30
                 ; 0000 00B5 OCR2=0x00;
0000ad bde3      	OUT  0x23,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // External Interrupt(s) initialization
                 ; 0000 00B8 // INT0: On
                 ; 0000 00B9 // INT0 Mode: Any change
                 ; 0000 00BA // INT1: Off
                 ; 0000 00BB // INT2: Off
                 ; 0000 00BC GICR|=0x40;
0000ae b7eb      	IN   R30,0x3B
0000af 64e0      	ORI  R30,0x40
0000b0 bfeb      	OUT  0x3B,R30
                 ; 0000 00BD MCUCR=0x01;
0000b1 e0e1      	LDI  R30,LOW(1)
0000b2 bfe5      	OUT  0x35,R30
                 ; 0000 00BE MCUCSR=0x00;
0000b3 e0e0      	LDI  R30,LOW(0)
0000b4 bfe4      	OUT  0x34,R30
                 ; 0000 00BF GIFR=0x40;
0000b5 e4e0      	LDI  R30,LOW(64)
0000b6 bfea      	OUT  0x3A,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C2 TIMSK=0x00;
0000b7 e0e0      	LDI  R30,LOW(0)
0000b8 bfe9      	OUT  0x39,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // USART initialization
                 ; 0000 00C5 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00C6 // USART Receiver: Off
                 ; 0000 00C7 // USART Transmitter: On
                 ; 0000 00C8 // USART Mode: Asynchronous
                 ; 0000 00C9 // USART Baud Rate: 1200
                 ; 0000 00CA UCSRA=0x00;
0000b9 b9eb      	OUT  0xB,R30
                 ; 0000 00CB UCSRB=0x08;
0000ba e0e8      	LDI  R30,LOW(8)
0000bb b9ea      	OUT  0xA,R30
                 ; 0000 00CC UCSRC=0x86;
0000bc e8e6      	LDI  R30,LOW(134)
0000bd bde0      	OUT  0x20,R30
                 ; 0000 00CD UBRRH=0x02;
0000be e0e2      	LDI  R30,LOW(2)
0000bf bde0      	OUT  0x20,R30
                 ; 0000 00CE UBRRL=0x3F;
0000c0 e3ef      	LDI  R30,LOW(63)
0000c1 b9e9      	OUT  0x9,R30
                 ; 0000 00CF 
                 ; 0000 00D0 // Analog Comparator initialization
                 ; 0000 00D1 // Analog Comparator: Off
                 ; 0000 00D2 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00D3 ACSR=0x80;
0000c2 e8e0      	LDI  R30,LOW(128)
0000c3 b9e8      	OUT  0x8,R30
                 ; 0000 00D4 SFIOR=0x00;
0000c4 e0e0      	LDI  R30,LOW(0)
0000c5 bfe0      	OUT  0x30,R30
                 ; 0000 00D5 
                 ; 0000 00D6 // ADC initialization
                 ; 0000 00D7 // ADC Clock frequency: 691.200 kHz
                 ; 0000 00D8 // ADC Voltage Reference: AVCC pin
                 ; 0000 00D9 // Only the 8 most significant bits of
                 ; 0000 00DA // the AD conversion result are used
                 ; 0000 00DB ADMUX=ADC_VREF_TYPE & 0xff;
0000c6 e6e0      	LDI  R30,LOW(96)
0000c7 b9e7      	OUT  0x7,R30
                 ; 0000 00DC ADCSRA=0x84;
0000c8 e8e4      	LDI  R30,LOW(132)
0000c9 b9e6      	OUT  0x6,R30
                 ; 0000 00DD 
                 ; 0000 00DE // SPI initialization
                 ; 0000 00DF // SPI disabled
                 ; 0000 00E0 SPCR=0x00;
0000ca e0e0      	LDI  R30,LOW(0)
0000cb b9ed      	OUT  0xD,R30
                 ; 0000 00E1 
                 ; 0000 00E2 // TWI initialization
                 ; 0000 00E3 // TWI disabled
                 ; 0000 00E4 TWCR=0x00;
0000cc bfe6      	OUT  0x36,R30
                 ; 0000 00E5 
                 ; 0000 00E6 en=0;
0000cd 94e8      	CLT
0000ce f820      	BLD  R2,0
                 ; 0000 00E7 
                 ; 0000 00E8 // Global enable interrupts
                 ; 0000 00E9 #asm("sei")
0000cf 9478      	sei
                 ; 0000 00EA 
                 ; 0000 00EB while (1)
                 _0x8:
                 ; 0000 00EC       {
                 ; 0000 00ED       // Place your code here
                 ; 0000 00EE       	/*while(en==1)
                 ; 0000 00EF         {
                 ; 0000 00F0         	if((MUX_A==0)&&(MUX_B==0)&&(MUX_C==0))
                 ; 0000 00F1                 {
                 ; 0000 00F2                 	sen_buff[0]=read_adc(0);
                 ; 0000 00F3                         sen_buff[1]=read_adc(1);
                 ; 0000 00F4                         sen_buff[2]=read_adc(2);
                 ; 0000 00F5                         sen_buff[3]=read_adc(3);
                 ; 0000 00F6 
                 ; 0000 00F7                         if(sen_buff[0]>sen[17])	sen[17]=sen_buff[0];
                 ; 0000 00F8                         if(sen_buff[1]>sen[9])	sen[9]=sen_buff[1];
                 ; 0000 00F9                         if(sen_buff[2]>sen[1])	sen[1]=sen_buff[2];
                 ; 0000 00FA                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 00FB                 }
                 ; 0000 00FC 
                 ; 0000 00FD                 else if((MUX_A==0)&&(MUX_B==0)&&(MUX_C==1))
                 ; 0000 00FE                 {
                 ; 0000 00FF                 	sen_buff[0]=read_adc(0);
                 ; 0000 0100                         sen_buff[1]=read_adc(1);
                 ; 0000 0101                         sen_buff[2]=read_adc(2);
                 ; 0000 0102                         sen_buff[3]=read_adc(3);
                 ; 0000 0103 
                 ; 0000 0104                         if(sen_buff[0]>sen[18])	sen[18]=sen_buff[0];
                 ; 0000 0105                         if(sen_buff[1]>sen[10])	sen[10]=sen_buff[1];
                 ; 0000 0106                         if(sen_buff[2]>sen[2])	sen[2]=sen_buff[2];
                 ; 0000 0107                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 0108                 }
                 ; 0000 0109 
                 ; 0000 010A                 else if((MUX_A==0)&&(MUX_B==1)&&(MUX_C==0))
                 ; 0000 010B                 {
                 ; 0000 010C                 	sen_buff[0]=read_adc(0);
                 ; 0000 010D                         sen_buff[1]=read_adc(1);
                 ; 0000 010E                         sen_buff[2]=read_adc(2);
                 ; 0000 010F                         sen_buff[3]=read_adc(3);
                 ; 0000 0110 
                 ; 0000 0111                         if(sen_buff[0]>sen[19])	sen[18]=sen_buff[0];
                 ; 0000 0112                         if(sen_buff[1]>sen[11])	sen[11]=sen_buff[1];
                 ; 0000 0113                         if(sen_buff[2]>sen[3])	sen[3]=sen_buff[2];
                 ; 0000 0114                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 0115                 }
                 ; 0000 0116 
                 ; 0000 0117                 else if((MUX_A==0)&&(MUX_B==1)&&(MUX_C==1))
                 ; 0000 0118                 {
                 ; 0000 0119                 	sen_buff[0]=read_adc(0);
                 ; 0000 011A                         sen_buff[1]=read_adc(1);
                 ; 0000 011B                         sen_buff[2]=read_adc(2);
                 ; 0000 011C                         sen_buff[3]=read_adc(3);
                 ; 0000 011D 
                 ; 0000 011E                         if(sen_buff[0]>sen[20])	sen[20]=sen_buff[0];
                 ; 0000 011F                         if(sen_buff[1]>sen[12])	sen[12]=sen_buff[1];
                 ; 0000 0120                         if(sen_buff[2]>sen[4])	sen[4]=sen_buff[2];
                 ; 0000 0121                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 0122                 }
                 ; 0000 0123 
                 ; 0000 0124                 else if((MUX_A==1)&&(MUX_B==0)&&(MUX_C==0))
                 ; 0000 0125                 {
                 ; 0000 0126                 	sen_buff[0]=read_adc(0);
                 ; 0000 0127                         sen_buff[1]=read_adc(1);
                 ; 0000 0128                         sen_buff[2]=read_adc(2);
                 ; 0000 0129                         sen_buff[3]=read_adc(3);
                 ; 0000 012A 
                 ; 0000 012B                         if(sen_buff[0]>sen[21])	sen[21]=sen_buff[0];
                 ; 0000 012C                         if(sen_buff[1]>sen[13])	sen[13]=sen_buff[1];
                 ; 0000 012D                         if(sen_buff[2]>sen[5])	sen[5]=sen_buff[2];
                 ; 0000 012E                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 012F                 }
                 ; 0000 0130 
                 ; 0000 0131                 else if((MUX_A==1)&&(MUX_B==0)&&(MUX_C==1))
                 ; 0000 0132                 {
                 ; 0000 0133                 	sen_buff[0]=read_adc(0);
                 ; 0000 0134                         sen_buff[1]=read_adc(1);
                 ; 0000 0135                         sen_buff[2]=read_adc(2);
                 ; 0000 0136                         sen_buff[3]=read_adc(3);
                 ; 0000 0137 
                 ; 0000 0138                         if(sen_buff[0]>sen[22])	sen[22]=sen_buff[0];
                 ; 0000 0139                         if(sen_buff[1]>sen[14])	sen[14]=sen_buff[1];
                 ; 0000 013A                         if(sen_buff[2]>sen[6])	sen[6]=sen_buff[2];
                 ; 0000 013B                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 013C                 }
                 ; 0000 013D 
                 ; 0000 013E                 else if((MUX_A==1)&&(MUX_B==1)&&(MUX_C==0))
                 ; 0000 013F                 {
                 ; 0000 0140                 	sen_buff[0]=read_adc(0);
                 ; 0000 0141                         sen_buff[1]=read_adc(1);
                 ; 0000 0142                         sen_buff[2]=read_adc(2);
                 ; 0000 0143                         sen_buff[3]=read_adc(3);
                 ; 0000 0144 
                 ; 0000 0145                         if(sen_buff[0]>sen[23])	sen[23]=sen_buff[0];
                 ; 0000 0146                         if(sen_buff[1]>sen[15])	sen[15]=sen_buff[1];
                 ; 0000 0147                         if(sen_buff[2]>sen[7])	sen[7]=sen_buff[2];
                 ; 0000 0148                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 0149                 }
                 ; 0000 014A 
                 ; 0000 014B                 else if((MUX_A==1)&&(MUX_B==1)&&(MUX_C==1))
                 ; 0000 014C                 {
                 ; 0000 014D                 	sen_buff[0]=read_adc(0);
                 ; 0000 014E                         sen_buff[1]=read_adc(1);
                 ; 0000 014F                         sen_buff[2]=read_adc(2);
                 ; 0000 0150                         sen_buff[3]=read_adc(3);
                 ; 0000 0151 
                 ; 0000 0152                         if(sen_buff[0]>sen[24])	sen[24]=sen_buff[0];
                 ; 0000 0153                         if(sen_buff[1]>sen[16])	sen[16]=sen_buff[1];
                 ; 0000 0154                         if(sen_buff[2]>sen[8])	sen[8]=sen_buff[2];
                 ; 0000 0155                         if(sen_buff[3]>sen[25])	sen[25]=sen_buff[3];
                 ; 0000 0156                 }
                 ; 0000 0157         }*/
                 ; 0000 0158 
                 ; 0000 0159       }
0000d0 cfff      	RJMP _0x8
                 ; 0000 015A }
                 _0xB:
0000d1 cfff      	RJMP _0xB
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _putchar:
                 putchar0:
0000d2 9b5d           sbis usr,udre
0000d3 cffe           rjmp putchar0
0000d4 81e8           ld   r30,y
0000d5 b9ec           out  udr,r30
0000d6 9621      	ADIW R28,1
0000d7 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   6 r1 :   3 r2 :   5 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   4 r23:   2 
r24:   9 r25:   4 r26:   5 r27:   4 r28:   2 r29:   1 r30:  87 r31:   7 
x  :   3 y  :  27 z  :   7 
Registers used: 17 out of 35 (48.6%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   3 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   2 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   0 
cp    :   0 cpc   :   0 cpi   :   0 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   0 jmp   :  22 ld    :  13 ldd   :   0 ldi   :  32 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   0 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   1 out   :  51 pop   :   0 push  :   0 rcall :   2 ret   :   1 
reti  :   1 rjmp  :   6 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   0 sbic  :   0 sbis  :   1 sbiw  :   3 sbr   :   0 sbrc  :   1 
sbrs  :   1 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  17 std   :   0 sts   :   0 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 27 out of 116 (23.3%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0001b0    404     28    432   32768   1.3%
[.dseg] 0x000060 0x000260      0      0      0    2143   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
