Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 22:11:26 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_61_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.938ns (25.947%)  route 2.677ns (74.053%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.937ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.853ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=57405, routed)       1.939     2.897    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X147Y368       FDCE                                         r  Delay1No22_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y368       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.976 r  Delay1No22_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.870     3.846    Delay1No22_instance/Q[7]
    SLICE_X155Y408       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.935 r  Delay1No22_instance/geqOp_carry_i_13__2/O
                         net (fo=1, routed)           0.009     3.944    Sum10_3_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X155Y408       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.098 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.124    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X155Y409       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.139 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.165    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X155Y410       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.217 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.356     4.573    Delay1No23_instance/CO[0]
    SLICE_X154Y412       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.096     4.669 f  Delay1No23_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.239     4.908    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X153Y411       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.058 f  Delay1No22_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.047     5.105    Delay1No22_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X153Y411       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.194 r  Delay1No22_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.345     5.539    Delay1No23_instance/Y_reg[23]_0
    SLICE_X155Y410       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     5.628 r  Delay1No23_instance/shiftedFracY_d1[9]_i_2__2/O
                         net (fo=4, routed)           0.289     5.917    Delay1No23_instance/Sum10_3_impl_instance/level2[10]
    SLICE_X154Y411       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     6.042 r  Delay1No23_instance/shiftedFracY_d1[9]_i_1__2/O
                         net (fo=2, routed)           0.470     6.512    Sum10_3_impl_instance/FPAddSubOp_instance/level4__0[9]
    SLICE_X156Y411       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=57405, routed)       1.745     6.412    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X156Y411       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/C
                         clock pessimism              0.424     6.837    
                         clock uncertainty           -0.035     6.801    
    SLICE_X156Y411       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.826    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.314    




