# VHDL->Verilog-translator

A weak attempt at creating tools that aid in the translation of VHDL to System Verilog
