<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
    <xd:fcnMap xd:fcnName="mmult_fpga" xd:type="hls_opencl" xd:clockId="0" xd:flow="explicit" xd:componentRef="mmult_fpga">
        <xd:interrupt xd:busInterfaceRef="interrupt"/>
        <xd:ctrlReg xd:busInterface="s_axi_control" xd:portInterfaceType="axilite" xd:name="control" xd:type="ap_ctrl_chain" xd:offset="0x0"/>
        <xd:arg xd:name="A" xd:swRootName="A" xd:dataWidth="64" xd:offset="0x10" xd:portInterfaceType="axilite" xd:direction="in" xd:id="0" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_b0" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="512"/>
        <xd:arg xd:name="B" xd:swRootName="B" xd:dataWidth="64" xd:offset="0x1C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="1" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_b1" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="512"/>
        <xd:arg xd:name="C" xd:swRootName="C" xd:dataWidth="64" xd:offset="0x28" xd:portInterfaceType="axilite" xd:direction="in" xd:id="2" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_b2" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="512"/>
    </xd:fcnMap>
</xd:repository>
