Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "uni9000_ver" -lib "aim_ver" -lib "cpld_ver" -lib "xilinxcorelib_ver" -o "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/toptest_isim_beh.exe" -prj "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/toptest_beh.prj" "work.toptest" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/spi_slave.v" into library work
Analyzing Verilog file "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/sid_glue.v" into library work
Analyzing Verilog file "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/ram.v" into library work
Analyzing Verilog file "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/espSID_top.v" into library work
Analyzing Verilog file "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/toptest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/toptest.v" Line 18: Port sid_data is not connected to this instance
Completed static elaboration
Compiling module clock_divider
Compiling module ram
Compiling module spi_slave
Compiling module sid_glue
Compiling module espSID_top
Compiling module toptest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Users/blark/Desktop/ESP8266_SID_Server/cpld/espSID/toptest_isim_beh.exe
Fuse Memory Usage: 27756 KB
Fuse CPU Usage: 374 ms
