// Seed: 1262117881
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  reg id_3;
  initial begin
    id_3 <= id_3;
    id_3 <= 1;
    id_3 <= id_0;
  end
  logic id_4;
endmodule
