module control_tb(); 
    reg [31:0] instr; 
    reg BrEq; 
    reg BrLT; 