$date
	Fri Sep 16 10:32:08 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clk $end
$var wire 1 " p1 $end
$var reg 1 # p $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$scope module pulse1 $end
$var wire 1 ! clock $end
$var reg 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
1"
0!
$end
#3
0%
0"
#6
1%
1"
#9
0%
0"
#12
1$
1!
#21
1%
1"
#24
0$
0!
#27
0%
0"
#30
1%
1"
#33
0%
0"
#36
1$
1!
#45
1%
1"
#48
0$
0!
#51
0%
0"
#54
1%
1"
#57
0%
0"
#60
1$
1!
#69
1%
1"
#72
0$
0!
#75
0%
0"
#78
1%
1"
#81
0%
0"
#84
1$
1!
#93
1%
1"
#96
0$
0!
#99
0%
0"
#102
1%
1"
#105
0%
0"
#108
1$
1!
#117
1%
1"
#120
0$
0!
