#ifndef RES_R00_00_H
#define RES_R00_00_H

enum dRes_INDEX_R00_00 {
    /* BMDR */
    dRes_INDEX_R00_00_BMD_MODEL_e=0x9,
    dRes_INDEX_R00_00_BMD_MODEL4_e=0xA,
    dRes_INDEX_R00_00_BMD_MODEL5_e=0xB,
    /* BRK  */
    dRes_INDEX_R00_00_BRK_MODEL5_1_e=0xE,
    /* BTK  */
    dRes_INDEX_R00_00_BTK_MODEL4_1_e=0x11,
    dRes_INDEX_R00_00_BTK_MODEL5_2_e=0x12,
    /* DZR  */
    dRes_INDEX_R00_00_DZR_ROOM_e=0x15,
    /* EVT  */
    dRes_INDEX_R00_00_DAT_EVENT_LIST_e=0x18,
    dRes_INDEX_R00_00_STB_R00_DARK_IN_e=0x19,
    /* KCL  */
    dRes_INDEX_R00_00_KCL_ROOM_1_e=0x1C,
    /* PLC  */
    dRes_INDEX_R00_00_PLC_ROOM_2_e=0x1F,
};

enum dRes_ID_R00_00 {
    /* BMDR */
    dRes_ID_R00_00_BMD_MODEL_e=0x9,
    dRes_ID_R00_00_BMD_MODEL4_e=0xA,
    dRes_ID_R00_00_BMD_MODEL5_e=0xB,
    /* BRK  */
    dRes_ID_R00_00_BRK_MODEL5_1_e=0xE,
    /* BTK  */
    dRes_ID_R00_00_BTK_MODEL4_1_e=0x11,
    dRes_ID_R00_00_BTK_MODEL5_2_e=0x12,
    /* DZR  */
    dRes_ID_R00_00_DZR_ROOM_e=0x15,
    /* EVT  */
    dRes_ID_R00_00_DAT_EVENT_LIST_e=0x18,
    dRes_ID_R00_00_STB_R00_DARK_IN_e=0x19,
    /* KCL  */
    dRes_ID_R00_00_KCL_ROOM_1_e=0x1C,
    /* PLC  */
    dRes_ID_R00_00_PLC_ROOM_2_e=0x1F,
};

#endif /* !RES_R00_00_H */