// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_q0,
        conv_out_V_address1,
        conv_out_V_ce1,
        conv_out_V_q1,
        max_pool_out_V_address0,
        max_pool_out_V_ce0,
        max_pool_out_V_we0,
        max_pool_out_V_d0
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_pp0_stage0 = 28'd2;
parameter    ap_ST_fsm_pp0_stage1 = 28'd4;
parameter    ap_ST_fsm_pp0_stage2 = 28'd8;
parameter    ap_ST_fsm_pp0_stage3 = 28'd16;
parameter    ap_ST_fsm_pp0_stage4 = 28'd32;
parameter    ap_ST_fsm_pp0_stage5 = 28'd64;
parameter    ap_ST_fsm_pp0_stage6 = 28'd128;
parameter    ap_ST_fsm_pp0_stage7 = 28'd256;
parameter    ap_ST_fsm_pp0_stage8 = 28'd512;
parameter    ap_ST_fsm_pp0_stage9 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 28'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 28'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 28'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 28'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 28'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 28'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 28'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 28'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 28'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 28'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 28'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 28'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 28'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 28'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 28'd33554432;
parameter    ap_ST_fsm_pp0_stage25 = 28'd67108864;
parameter    ap_ST_fsm_state29 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_out_V_address0;
output   conv_out_V_ce0;
input  [13:0] conv_out_V_q0;
output  [11:0] conv_out_V_address1;
output   conv_out_V_ce1;
input  [13:0] conv_out_V_q1;
output  [9:0] max_pool_out_V_address0;
output   max_pool_out_V_ce0;
output   max_pool_out_V_we0;
output  [13:0] max_pool_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] conv_out_V_address0;
reg conv_out_V_ce0;
reg[11:0] conv_out_V_address1;
reg conv_out_V_ce1;
reg[9:0] max_pool_out_V_address0;
reg max_pool_out_V_ce0;
reg max_pool_out_V_we0;
reg[13:0] max_pool_out_V_d0;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_692;
reg   [2:0] f_0_reg_703;
reg   [3:0] r_0_reg_714;
wire   [0:0] icmp_ln10_fu_737_p2;
reg   [0:0] icmp_ln10_reg_2801;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state28_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] add_ln10_fu_743_p2;
reg   [6:0] add_ln10_reg_2805;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] select_ln29_52_fu_761_p3;
reg   [3:0] select_ln29_52_reg_2810;
wire   [2:0] select_ln29_53_fu_769_p3;
reg   [2:0] select_ln29_53_reg_2816;
wire   [12:0] zext_ln14_fu_777_p1;
reg   [12:0] zext_ln14_reg_2829;
wire   [4:0] shl_ln_fu_781_p3;
reg   [4:0] shl_ln_reg_2876;
wire   [9:0] mul_ln1494_fu_793_p2;
reg   [9:0] mul_ln1494_reg_2882;
wire   [12:0] trunc_ln1494_fu_894_p1;
reg   [12:0] trunc_ln1494_reg_2897;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [13:0] conv_out_V_load_1_reg_2932;
wire   [12:0] select_ln29_4_fu_972_p3;
reg   [12:0] select_ln29_4_reg_2938;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [13:0] select_ln29_1_fu_1053_p3;
reg   [13:0] select_ln29_1_reg_2953;
wire   [4:0] or_ln26_fu_1060_p2;
reg   [4:0] or_ln26_reg_2959;
wire   [9:0] mul_ln1494_2_fu_1069_p2;
reg   [9:0] mul_ln1494_2_reg_2964;
wire   [12:0] select_ln29_8_fu_1079_p3;
reg   [12:0] select_ln29_8_reg_2969;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [12:0] mul_ln1494_3_fu_1142_p2;
reg   [12:0] mul_ln1494_3_reg_2984;
wire   [12:0] select_ln29_12_fu_1152_p3;
reg   [12:0] select_ln29_12_reg_3013;
wire   [12:0] select_ln29_16_fu_1164_p3;
reg   [12:0] select_ln29_16_reg_3018;
wire   [10:0] mul_ln203_fu_1175_p2;
reg   [10:0] mul_ln203_reg_3023;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [12:0] select_ln29_20_fu_1237_p3;
reg   [12:0] select_ln29_20_reg_3050;
wire   [12:0] select_ln29_24_fu_1249_p3;
reg   [12:0] select_ln29_24_reg_3055;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire   [12:0] select_ln29_28_fu_1313_p3;
reg   [12:0] select_ln29_28_reg_3070;
wire   [12:0] select_ln29_32_fu_1325_p3;
reg   [12:0] select_ln29_32_reg_3075;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [12:0] select_ln29_36_fu_1389_p3;
reg   [12:0] select_ln29_36_reg_3090;
wire   [12:0] select_ln29_40_fu_1401_p3;
reg   [12:0] select_ln29_40_reg_3095;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire   [12:0] select_ln29_44_fu_1463_p3;
reg   [12:0] select_ln29_44_reg_3110;
wire   [12:0] select_ln29_48_fu_1475_p3;
reg   [12:0] select_ln29_48_reg_3115;
wire   [10:0] zext_ln14_1_fu_1483_p1;
reg   [10:0] zext_ln14_1_reg_3120;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [13:0] select_ln29_6_fu_1632_p3;
reg   [13:0] select_ln29_6_reg_3156;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [13:0] select_ln29_9_fu_1707_p3;
reg   [13:0] select_ln29_9_reg_3172;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [13:0] select_ln29_14_fu_1840_p3;
reg   [13:0] select_ln29_14_reg_3198;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [13:0] select_ln29_17_fu_1915_p3;
reg   [13:0] select_ln29_17_reg_3214;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [13:0] select_ln29_22_fu_2048_p3;
reg   [13:0] select_ln29_22_reg_3240;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [13:0] select_ln29_25_fu_2123_p3;
reg   [13:0] select_ln29_25_reg_3256;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire   [13:0] select_ln29_30_fu_2256_p3;
reg   [13:0] select_ln29_30_reg_3282;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire   [13:0] select_ln29_33_fu_2331_p3;
reg   [13:0] select_ln29_33_reg_3298;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire   [13:0] select_ln29_38_fu_2464_p3;
reg   [13:0] select_ln29_38_reg_3324;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire   [13:0] select_ln29_41_fu_2539_p3;
reg   [13:0] select_ln29_41_reg_3340;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire   [13:0] select_ln29_46_fu_2672_p3;
reg   [13:0] select_ln29_46_reg_3366;
wire   [10:0] add_ln203_26_fu_2700_p2;
reg   [10:0] add_ln203_26_reg_3372;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state27_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire   [13:0] select_ln29_49_fu_2757_p3;
reg   [13:0] select_ln29_49_reg_3387;
wire   [3:0] r_fu_2765_p2;
reg   [3:0] r_reg_3393;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage25_subdone;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_696_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_f_0_phi_fu_707_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_718_p4;
wire   [63:0] zext_ln1494_5_fu_837_p1;
wire   [63:0] zext_ln1494_7_fu_880_p1;
wire  signed [63:0] sext_ln1494_fu_925_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1494_10_fu_963_p1;
wire  signed [63:0] sext_ln1494_2_fu_990_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1494_11_fu_1027_p1;
wire  signed [63:0] sext_ln1494_5_fu_1097_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1494_12_fu_1134_p1;
wire  signed [63:0] sext_ln1494_8_fu_1191_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1494_13_fu_1228_p1;
wire  signed [63:0] sext_ln1494_11_fu_1267_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1494_14_fu_1304_p1;
wire  signed [63:0] sext_ln1494_14_fu_1343_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1494_15_fu_1380_p1;
wire  signed [63:0] sext_ln1494_17_fu_1413_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1494_19_fu_1454_p1;
wire  signed [63:0] sext_ln203_fu_1491_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln1494_9_fu_1532_p1;
wire  signed [63:0] sext_ln1494_18_fu_1547_p1;
wire  signed [63:0] sext_ln1494_1_fu_1589_p1;
wire    ap_block_pp0_stage9;
wire  signed [63:0] sext_ln1494_19_fu_1604_p1;
wire  signed [63:0] sext_ln203_1_fu_1650_p1;
wire    ap_block_pp0_stage10;
wire  signed [63:0] sext_ln1494_20_fu_1665_p1;
wire  signed [63:0] sext_ln1494_21_fu_1680_p1;
wire  signed [63:0] sext_ln203_2_fu_1725_p1;
wire    ap_block_pp0_stage11;
wire  signed [63:0] sext_ln1494_3_fu_1740_p1;
wire  signed [63:0] sext_ln1494_22_fu_1755_p1;
wire  signed [63:0] sext_ln1494_4_fu_1797_p1;
wire    ap_block_pp0_stage12;
wire  signed [63:0] sext_ln1494_23_fu_1812_p1;
wire  signed [63:0] sext_ln203_3_fu_1858_p1;
wire    ap_block_pp0_stage13;
wire  signed [63:0] sext_ln1494_24_fu_1873_p1;
wire  signed [63:0] sext_ln1494_25_fu_1888_p1;
wire  signed [63:0] sext_ln203_4_fu_1933_p1;
wire    ap_block_pp0_stage14;
wire  signed [63:0] sext_ln1494_6_fu_1948_p1;
wire  signed [63:0] sext_ln1494_26_fu_1963_p1;
wire  signed [63:0] sext_ln1494_7_fu_2005_p1;
wire    ap_block_pp0_stage15;
wire  signed [63:0] sext_ln1494_27_fu_2020_p1;
wire  signed [63:0] sext_ln203_5_fu_2066_p1;
wire    ap_block_pp0_stage16;
wire  signed [63:0] sext_ln1494_28_fu_2081_p1;
wire  signed [63:0] sext_ln1494_29_fu_2096_p1;
wire  signed [63:0] sext_ln203_6_fu_2141_p1;
wire    ap_block_pp0_stage17;
wire  signed [63:0] sext_ln1494_9_fu_2156_p1;
wire  signed [63:0] sext_ln1494_30_fu_2171_p1;
wire  signed [63:0] sext_ln1494_10_fu_2213_p1;
wire    ap_block_pp0_stage18;
wire  signed [63:0] sext_ln1494_31_fu_2228_p1;
wire  signed [63:0] sext_ln203_7_fu_2274_p1;
wire    ap_block_pp0_stage19;
wire  signed [63:0] sext_ln1494_32_fu_2289_p1;
wire  signed [63:0] sext_ln1494_33_fu_2304_p1;
wire  signed [63:0] sext_ln203_8_fu_2349_p1;
wire    ap_block_pp0_stage20;
wire  signed [63:0] sext_ln1494_12_fu_2364_p1;
wire  signed [63:0] sext_ln1494_34_fu_2379_p1;
wire  signed [63:0] sext_ln1494_13_fu_2421_p1;
wire    ap_block_pp0_stage21;
wire  signed [63:0] sext_ln1494_35_fu_2436_p1;
wire  signed [63:0] sext_ln203_9_fu_2482_p1;
wire    ap_block_pp0_stage22;
wire  signed [63:0] sext_ln1494_36_fu_2497_p1;
wire  signed [63:0] sext_ln1494_37_fu_2512_p1;
wire  signed [63:0] sext_ln203_10_fu_2557_p1;
wire    ap_block_pp0_stage23;
wire  signed [63:0] sext_ln1494_15_fu_2572_p1;
wire  signed [63:0] sext_ln1494_38_fu_2587_p1;
wire  signed [63:0] sext_ln1494_16_fu_2629_p1;
wire    ap_block_pp0_stage24;
wire  signed [63:0] sext_ln1494_39_fu_2644_p1;
wire  signed [63:0] sext_ln203_11_fu_2690_p1;
wire    ap_block_pp0_stage25;
wire  signed [63:0] sext_ln1494_40_fu_2715_p1;
wire  signed [63:0] sext_ln1494_41_fu_2730_p1;
wire  signed [63:0] sext_ln203_12_fu_2770_p1;
wire   [13:0] select_ln29_3_fu_1570_p3;
wire   [13:0] select_ln29_7_fu_1690_p3;
wire   [13:0] select_ln29_11_fu_1778_p3;
wire   [13:0] select_ln29_15_fu_1898_p3;
wire   [13:0] select_ln29_19_fu_1986_p3;
wire   [13:0] select_ln29_23_fu_2106_p3;
wire   [13:0] select_ln29_27_fu_2194_p3;
wire   [13:0] select_ln29_31_fu_2314_p3;
wire   [13:0] select_ln29_35_fu_2402_p3;
wire   [13:0] select_ln29_39_fu_2522_p3;
wire   [13:0] select_ln29_43_fu_2610_p3;
wire   [13:0] select_ln29_47_fu_2740_p3;
wire   [13:0] select_ln29_51_fu_2792_p3;
wire   [0:0] icmp_ln13_fu_755_p2;
wire   [2:0] f_fu_749_p2;
wire   [4:0] mul_ln1494_fu_793_p1;
wire   [9:0] or_ln1494_1_fu_799_p2;
wire   [10:0] tmp_2_fu_813_p3;
wire   [12:0] p_shl6_cast_fu_805_p3;
wire   [12:0] zext_ln1494_4_fu_821_p1;
wire   [12:0] sub_ln1494_fu_825_p2;
wire   [12:0] add_ln1494_fu_831_p2;
wire   [9:0] or_ln1494_2_fu_842_p2;
wire   [10:0] tmp_3_fu_856_p3;
wire   [12:0] p_shl4_cast_fu_848_p3;
wire   [12:0] zext_ln1494_6_fu_864_p1;
wire   [12:0] sub_ln1494_1_fu_868_p2;
wire   [12:0] add_ln1494_2_fu_874_p2;
wire   [4:0] mul_ln1494_1_fu_888_p1;
wire   [13:0] mul_ln1494_1_fu_888_p2;
wire   [2:0] trunc_ln1494_1_fu_898_p1;
wire   [10:0] tmp_fu_907_p4;
wire   [2:0] or_ln1494_fu_902_p2;
wire   [13:0] tmp_1_fu_917_p3;
wire   [12:0] add_ln1494_4_fu_930_p2;
wire   [2:0] trunc_ln1494_2_fu_936_p1;
wire   [9:0] tmp_6_fu_945_p4;
wire   [2:0] or_ln1494_4_fu_940_p2;
wire   [12:0] tmp_7_fu_955_p3;
wire   [0:0] grp_fu_725_p2;
wire   [12:0] trunc_ln1494_9_fu_968_p1;
wire   [12:0] add_ln1494_7_fu_980_p2;
wire   [12:0] add_ln1494_8_fu_985_p2;
wire   [12:0] add_ln1494_11_fu_995_p2;
wire   [2:0] trunc_ln1494_3_fu_1000_p1;
wire   [9:0] tmp_8_fu_1009_p4;
wire   [2:0] or_ln1494_5_fu_1004_p2;
wire   [12:0] tmp_9_fu_1019_p3;
wire   [0:0] grp_fu_731_p2;
wire   [12:0] trunc_ln1494_8_fu_1032_p1;
wire   [12:0] select_ln29_fu_1036_p3;
wire   [13:0] zext_ln29_fu_1044_p1;
wire   [0:0] icmp_ln1494_1_fu_1048_p2;
wire   [4:0] mul_ln1494_2_fu_1069_p1;
wire   [12:0] trunc_ln1494_10_fu_1075_p1;
wire   [12:0] add_ln1494_14_fu_1087_p2;
wire   [12:0] add_ln1494_15_fu_1092_p2;
wire   [12:0] add_ln1494_18_fu_1102_p2;
wire   [2:0] trunc_ln1494_4_fu_1107_p1;
wire   [9:0] tmp_10_fu_1116_p4;
wire   [2:0] or_ln1494_6_fu_1111_p2;
wire   [12:0] tmp_11_fu_1126_p3;
wire   [4:0] mul_ln1494_3_fu_1142_p1;
wire   [12:0] trunc_ln1494_11_fu_1148_p1;
wire   [12:0] trunc_ln1494_12_fu_1160_p1;
wire   [3:0] mul_ln203_fu_1175_p1;
wire   [12:0] add_ln1494_21_fu_1181_p2;
wire   [12:0] add_ln1494_22_fu_1186_p2;
wire   [12:0] add_ln1494_25_fu_1196_p2;
wire   [2:0] trunc_ln1494_5_fu_1201_p1;
wire   [9:0] tmp_12_fu_1210_p4;
wire   [2:0] or_ln1494_7_fu_1205_p2;
wire   [12:0] tmp_13_fu_1220_p3;
wire   [12:0] trunc_ln1494_13_fu_1233_p1;
wire   [12:0] trunc_ln1494_14_fu_1245_p1;
wire   [12:0] add_ln1494_28_fu_1257_p2;
wire   [12:0] add_ln1494_29_fu_1262_p2;
wire   [12:0] add_ln1494_32_fu_1272_p2;
wire   [2:0] trunc_ln1494_6_fu_1277_p1;
wire   [9:0] tmp_14_fu_1286_p4;
wire   [2:0] or_ln1494_8_fu_1281_p2;
wire   [12:0] tmp_15_fu_1296_p3;
wire   [12:0] trunc_ln1494_15_fu_1309_p1;
wire   [12:0] trunc_ln1494_16_fu_1321_p1;
wire   [12:0] add_ln1494_35_fu_1333_p2;
wire   [12:0] add_ln1494_36_fu_1338_p2;
wire   [12:0] add_ln1494_39_fu_1348_p2;
wire   [2:0] trunc_ln1494_7_fu_1353_p1;
wire   [9:0] tmp_16_fu_1362_p4;
wire   [2:0] or_ln1494_9_fu_1357_p2;
wire   [12:0] tmp_17_fu_1372_p3;
wire   [12:0] trunc_ln1494_17_fu_1385_p1;
wire   [12:0] trunc_ln1494_18_fu_1397_p1;
wire   [12:0] add_ln1494_42_fu_1409_p2;
wire   [9:0] or_ln1494_10_fu_1418_p2;
wire   [10:0] tmp_18_fu_1431_p3;
wire   [12:0] p_shl_cast_fu_1423_p3;
wire   [12:0] zext_ln1494_18_fu_1439_p1;
wire   [12:0] sub_ln1494_3_fu_1443_p2;
wire   [12:0] add_ln1494_43_fu_1449_p2;
wire   [12:0] trunc_ln1494_19_fu_1459_p1;
wire   [12:0] trunc_ln1494_20_fu_1471_p1;
wire   [10:0] add_ln203_fu_1486_p2;
wire   [9:0] or_ln1494_3_fu_1496_p2;
wire   [10:0] tmp_5_fu_1509_p3;
wire   [12:0] p_shl2_cast_fu_1501_p3;
wire   [12:0] zext_ln1494_8_fu_1517_p1;
wire   [12:0] sub_ln1494_2_fu_1521_p2;
wire   [12:0] add_ln1494_3_fu_1527_p2;
wire   [12:0] add_ln1494_44_fu_1537_p2;
wire   [12:0] add_ln1494_45_fu_1542_p2;
wire   [0:0] icmp_ln1494_2_fu_1552_p2;
wire   [13:0] select_ln29_2_fu_1557_p3;
wire   [0:0] icmp_ln1494_3_fu_1564_p2;
wire   [12:0] add_ln1494_5_fu_1579_p2;
wire   [12:0] add_ln1494_6_fu_1584_p2;
wire   [12:0] add_ln1494_46_fu_1594_p2;
wire   [12:0] add_ln1494_47_fu_1599_p2;
wire   [13:0] zext_ln29_1_fu_1609_p1;
wire   [0:0] icmp_ln1494_5_fu_1612_p2;
wire   [13:0] select_ln29_5_fu_1618_p3;
wire   [0:0] icmp_ln1494_6_fu_1626_p2;
wire   [10:0] add_ln203_3_fu_1640_p2;
wire   [10:0] add_ln203_4_fu_1645_p2;
wire   [12:0] add_ln1494_48_fu_1655_p2;
wire   [12:0] add_ln1494_49_fu_1660_p2;
wire   [12:0] add_ln1494_50_fu_1670_p2;
wire   [12:0] add_ln1494_51_fu_1675_p2;
wire   [0:0] icmp_ln1494_7_fu_1685_p2;
wire   [13:0] zext_ln29_2_fu_1698_p1;
wire   [0:0] icmp_ln1494_9_fu_1701_p2;
wire   [10:0] add_ln203_5_fu_1715_p2;
wire   [10:0] add_ln203_6_fu_1720_p2;
wire   [12:0] add_ln1494_9_fu_1730_p2;
wire   [12:0] add_ln1494_10_fu_1735_p2;
wire   [12:0] add_ln1494_52_fu_1745_p2;
wire   [12:0] add_ln1494_53_fu_1750_p2;
wire   [0:0] icmp_ln1494_10_fu_1760_p2;
wire   [13:0] select_ln29_10_fu_1765_p3;
wire   [0:0] icmp_ln1494_11_fu_1772_p2;
wire   [12:0] add_ln1494_12_fu_1787_p2;
wire   [12:0] add_ln1494_13_fu_1792_p2;
wire   [12:0] add_ln1494_54_fu_1802_p2;
wire   [12:0] add_ln1494_55_fu_1807_p2;
wire   [13:0] zext_ln29_3_fu_1817_p1;
wire   [0:0] icmp_ln1494_13_fu_1820_p2;
wire   [13:0] select_ln29_13_fu_1826_p3;
wire   [0:0] icmp_ln1494_14_fu_1834_p2;
wire   [10:0] add_ln203_7_fu_1848_p2;
wire   [10:0] add_ln203_8_fu_1853_p2;
wire   [12:0] add_ln1494_56_fu_1863_p2;
wire   [12:0] add_ln1494_57_fu_1868_p2;
wire   [12:0] add_ln1494_58_fu_1878_p2;
wire   [12:0] add_ln1494_59_fu_1883_p2;
wire   [0:0] icmp_ln1494_15_fu_1893_p2;
wire   [13:0] zext_ln29_4_fu_1906_p1;
wire   [0:0] icmp_ln1494_17_fu_1909_p2;
wire   [10:0] add_ln203_9_fu_1923_p2;
wire   [10:0] add_ln203_10_fu_1928_p2;
wire   [12:0] add_ln1494_16_fu_1938_p2;
wire   [12:0] add_ln1494_17_fu_1943_p2;
wire   [12:0] add_ln1494_60_fu_1953_p2;
wire   [12:0] add_ln1494_61_fu_1958_p2;
wire   [0:0] icmp_ln1494_18_fu_1968_p2;
wire   [13:0] select_ln29_18_fu_1973_p3;
wire   [0:0] icmp_ln1494_19_fu_1980_p2;
wire   [12:0] add_ln1494_19_fu_1995_p2;
wire   [12:0] add_ln1494_20_fu_2000_p2;
wire   [12:0] add_ln1494_62_fu_2010_p2;
wire   [12:0] add_ln1494_63_fu_2015_p2;
wire   [13:0] zext_ln29_5_fu_2025_p1;
wire   [0:0] icmp_ln1494_21_fu_2028_p2;
wire   [13:0] select_ln29_21_fu_2034_p3;
wire   [0:0] icmp_ln1494_22_fu_2042_p2;
wire   [10:0] add_ln203_11_fu_2056_p2;
wire   [10:0] add_ln203_12_fu_2061_p2;
wire   [12:0] add_ln1494_64_fu_2071_p2;
wire   [12:0] add_ln1494_65_fu_2076_p2;
wire   [12:0] add_ln1494_66_fu_2086_p2;
wire   [12:0] add_ln1494_67_fu_2091_p2;
wire   [0:0] icmp_ln1494_23_fu_2101_p2;
wire   [13:0] zext_ln29_6_fu_2114_p1;
wire   [0:0] icmp_ln1494_25_fu_2117_p2;
wire   [10:0] add_ln203_13_fu_2131_p2;
wire   [10:0] add_ln203_14_fu_2136_p2;
wire   [12:0] add_ln1494_23_fu_2146_p2;
wire   [12:0] add_ln1494_24_fu_2151_p2;
wire   [12:0] add_ln1494_68_fu_2161_p2;
wire   [12:0] add_ln1494_69_fu_2166_p2;
wire   [0:0] icmp_ln1494_26_fu_2176_p2;
wire   [13:0] select_ln29_26_fu_2181_p3;
wire   [0:0] icmp_ln1494_27_fu_2188_p2;
wire   [12:0] add_ln1494_26_fu_2203_p2;
wire   [12:0] add_ln1494_27_fu_2208_p2;
wire   [12:0] add_ln1494_70_fu_2218_p2;
wire   [12:0] add_ln1494_71_fu_2223_p2;
wire   [13:0] zext_ln29_7_fu_2233_p1;
wire   [0:0] icmp_ln1494_29_fu_2236_p2;
wire   [13:0] select_ln29_29_fu_2242_p3;
wire   [0:0] icmp_ln1494_30_fu_2250_p2;
wire   [10:0] add_ln203_15_fu_2264_p2;
wire   [10:0] add_ln203_16_fu_2269_p2;
wire   [12:0] add_ln1494_72_fu_2279_p2;
wire   [12:0] add_ln1494_73_fu_2284_p2;
wire   [12:0] add_ln1494_74_fu_2294_p2;
wire   [12:0] add_ln1494_75_fu_2299_p2;
wire   [0:0] icmp_ln1494_31_fu_2309_p2;
wire   [13:0] zext_ln29_8_fu_2322_p1;
wire   [0:0] icmp_ln1494_33_fu_2325_p2;
wire   [10:0] add_ln203_17_fu_2339_p2;
wire   [10:0] add_ln203_18_fu_2344_p2;
wire   [12:0] add_ln1494_30_fu_2354_p2;
wire   [12:0] add_ln1494_31_fu_2359_p2;
wire   [12:0] add_ln1494_76_fu_2369_p2;
wire   [12:0] add_ln1494_77_fu_2374_p2;
wire   [0:0] icmp_ln1494_34_fu_2384_p2;
wire   [13:0] select_ln29_34_fu_2389_p3;
wire   [0:0] icmp_ln1494_35_fu_2396_p2;
wire   [12:0] add_ln1494_33_fu_2411_p2;
wire   [12:0] add_ln1494_34_fu_2416_p2;
wire   [12:0] add_ln1494_78_fu_2426_p2;
wire   [12:0] add_ln1494_79_fu_2431_p2;
wire   [13:0] zext_ln29_9_fu_2441_p1;
wire   [0:0] icmp_ln1494_37_fu_2444_p2;
wire   [13:0] select_ln29_37_fu_2450_p3;
wire   [0:0] icmp_ln1494_38_fu_2458_p2;
wire   [10:0] add_ln203_19_fu_2472_p2;
wire   [10:0] add_ln203_20_fu_2477_p2;
wire   [12:0] add_ln1494_80_fu_2487_p2;
wire   [12:0] add_ln1494_81_fu_2492_p2;
wire   [12:0] add_ln1494_82_fu_2502_p2;
wire   [12:0] add_ln1494_83_fu_2507_p2;
wire   [0:0] icmp_ln1494_39_fu_2517_p2;
wire   [13:0] zext_ln29_10_fu_2530_p1;
wire   [0:0] icmp_ln1494_41_fu_2533_p2;
wire   [10:0] add_ln203_21_fu_2547_p2;
wire   [10:0] add_ln203_22_fu_2552_p2;
wire   [12:0] add_ln1494_37_fu_2562_p2;
wire   [12:0] add_ln1494_38_fu_2567_p2;
wire   [12:0] add_ln1494_84_fu_2577_p2;
wire   [12:0] add_ln1494_85_fu_2582_p2;
wire   [0:0] icmp_ln1494_42_fu_2592_p2;
wire   [13:0] select_ln29_42_fu_2597_p3;
wire   [0:0] icmp_ln1494_43_fu_2604_p2;
wire   [12:0] add_ln1494_40_fu_2619_p2;
wire   [12:0] add_ln1494_41_fu_2624_p2;
wire   [12:0] add_ln1494_86_fu_2634_p2;
wire   [12:0] add_ln1494_87_fu_2639_p2;
wire   [13:0] zext_ln29_11_fu_2649_p1;
wire   [0:0] icmp_ln1494_45_fu_2652_p2;
wire   [13:0] select_ln29_45_fu_2658_p3;
wire   [0:0] icmp_ln1494_46_fu_2666_p2;
wire   [10:0] add_ln203_23_fu_2680_p2;
wire   [10:0] add_ln203_24_fu_2685_p2;
wire   [10:0] add_ln203_25_fu_2695_p2;
wire   [12:0] add_ln1494_88_fu_2705_p2;
wire   [12:0] add_ln1494_89_fu_2710_p2;
wire   [12:0] add_ln1494_90_fu_2720_p2;
wire   [12:0] add_ln1494_91_fu_2725_p2;
wire   [0:0] icmp_ln1494_47_fu_2735_p2;
wire   [13:0] zext_ln29_12_fu_2748_p1;
wire   [0:0] icmp_ln1494_49_fu_2751_p2;
wire   [0:0] icmp_ln1494_50_fu_2774_p2;
wire   [13:0] select_ln29_50_fu_2779_p3;
wire   [0:0] icmp_ln1494_51_fu_2786_p2;
wire    ap_CS_fsm_state29;
reg   [27:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [13:0] mul_ln1494_1_fu_888_p10;
wire   [9:0] mul_ln1494_2_fu_1069_p10;
wire   [12:0] mul_ln1494_3_fu_1142_p10;
wire   [9:0] mul_ln1494_fu_793_p10;
wire   [10:0] mul_ln203_fu_1175_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage25_subdone) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        f_0_reg_703 <= select_ln29_53_reg_2816;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_703 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_692 <= add_ln10_reg_2805;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_692 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_0_reg_714 <= r_reg_3393;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_714 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln10_reg_2805 <= add_ln10_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        add_ln203_26_reg_3372 <= add_ln203_26_fu_2700_p2;
        select_ln29_49_reg_3387 <= select_ln29_49_fu_2757_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_out_V_load_1_reg_2932 <= conv_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_2801 <= icmp_ln10_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul_ln1494_2_reg_2964[9 : 1] <= mul_ln1494_2_fu_1069_p2[9 : 1];
        or_ln26_reg_2959[4 : 1] <= or_ln26_fu_1060_p2[4 : 1];
        select_ln29_1_reg_2953 <= select_ln29_1_fu_1053_p3;
        select_ln29_8_reg_2969 <= select_ln29_8_fu_1079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_ln1494_3_reg_2984[12 : 1] <= mul_ln1494_3_fu_1142_p2[12 : 1];
        select_ln29_12_reg_3013 <= select_ln29_12_fu_1152_p3;
        select_ln29_16_reg_3018 <= select_ln29_16_fu_1164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_737_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1494_reg_2882[9 : 1] <= mul_ln1494_fu_793_p2[9 : 1];
        select_ln29_52_reg_2810 <= select_ln29_52_fu_761_p3;
        shl_ln_reg_2876[4 : 1] <= shl_ln_fu_781_p3[4 : 1];
        zext_ln14_reg_2829[2 : 0] <= zext_ln14_fu_777_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        mul_ln203_reg_3023 <= mul_ln203_fu_1175_p2;
        select_ln29_20_reg_3050 <= select_ln29_20_fu_1237_p3;
        select_ln29_24_reg_3055 <= select_ln29_24_fu_1249_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        r_reg_3393 <= r_fu_2765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        select_ln29_14_reg_3198 <= select_ln29_14_fu_1840_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        select_ln29_17_reg_3214 <= select_ln29_17_fu_1915_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        select_ln29_22_reg_3240 <= select_ln29_22_fu_2048_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        select_ln29_25_reg_3256 <= select_ln29_25_fu_2123_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln29_28_reg_3070 <= select_ln29_28_fu_1313_p3;
        select_ln29_32_reg_3075 <= select_ln29_32_fu_1325_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        select_ln29_30_reg_3282 <= select_ln29_30_fu_2256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        select_ln29_33_reg_3298 <= select_ln29_33_fu_2331_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        select_ln29_36_reg_3090 <= select_ln29_36_fu_1389_p3;
        select_ln29_40_reg_3095 <= select_ln29_40_fu_1401_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        select_ln29_38_reg_3324 <= select_ln29_38_fu_2464_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        select_ln29_41_reg_3340 <= select_ln29_41_fu_2539_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln29_44_reg_3110 <= select_ln29_44_fu_1463_p3;
        select_ln29_48_reg_3115 <= select_ln29_48_fu_1475_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        select_ln29_46_reg_3366 <= select_ln29_46_fu_2672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln29_4_reg_2938 <= select_ln29_4_fu_972_p3;
        trunc_ln1494_reg_2897[12 : 1] <= trunc_ln1494_fu_894_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln29_53_reg_2816 <= select_ln29_53_fu_769_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        select_ln29_6_reg_3156 <= select_ln29_6_fu_1632_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        select_ln29_9_reg_3172 <= select_ln29_9_fu_1707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        zext_ln14_1_reg_3120[2 : 0] <= zext_ln14_1_fu_1483_p1[2 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_737_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_f_0_phi_fu_707_p4 = select_ln29_53_reg_2816;
    end else begin
        ap_phi_mux_f_0_phi_fu_707_p4 = f_0_reg_703;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_696_p4 = add_ln10_reg_2805;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_696_p4 = indvar_flatten_reg_692;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_r_0_phi_fu_718_p4 = r_reg_3393;
    end else begin
        ap_phi_mux_r_0_phi_fu_718_p4 = r_0_reg_714;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            conv_out_V_address0 = sext_ln1494_40_fu_2715_p1;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            conv_out_V_address0 = sext_ln1494_39_fu_2644_p1;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            conv_out_V_address0 = sext_ln1494_15_fu_2572_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            conv_out_V_address0 = sext_ln1494_36_fu_2497_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            conv_out_V_address0 = sext_ln1494_35_fu_2436_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            conv_out_V_address0 = sext_ln1494_12_fu_2364_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            conv_out_V_address0 = sext_ln1494_32_fu_2289_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv_out_V_address0 = sext_ln1494_31_fu_2228_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv_out_V_address0 = sext_ln1494_9_fu_2156_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv_out_V_address0 = sext_ln1494_28_fu_2081_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv_out_V_address0 = sext_ln1494_27_fu_2020_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv_out_V_address0 = sext_ln1494_6_fu_1948_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv_out_V_address0 = sext_ln1494_24_fu_1873_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv_out_V_address0 = sext_ln1494_23_fu_1812_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv_out_V_address0 = sext_ln1494_3_fu_1740_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv_out_V_address0 = sext_ln1494_20_fu_1665_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv_out_V_address0 = sext_ln1494_19_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv_out_V_address0 = zext_ln1494_9_fu_1532_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv_out_V_address0 = sext_ln1494_17_fu_1413_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_V_address0 = sext_ln1494_14_fu_1343_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_V_address0 = sext_ln1494_11_fu_1267_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_V_address0 = sext_ln1494_8_fu_1191_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_V_address0 = sext_ln1494_5_fu_1097_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_V_address0 = sext_ln1494_2_fu_990_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_V_address0 = sext_ln1494_fu_925_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_V_address0 = zext_ln1494_5_fu_837_p1;
        end else begin
            conv_out_V_address0 = 'bx;
        end
    end else begin
        conv_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            conv_out_V_address1 = sext_ln1494_41_fu_2730_p1;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            conv_out_V_address1 = sext_ln1494_16_fu_2629_p1;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            conv_out_V_address1 = sext_ln1494_38_fu_2587_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            conv_out_V_address1 = sext_ln1494_37_fu_2512_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            conv_out_V_address1 = sext_ln1494_13_fu_2421_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            conv_out_V_address1 = sext_ln1494_34_fu_2379_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            conv_out_V_address1 = sext_ln1494_33_fu_2304_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv_out_V_address1 = sext_ln1494_10_fu_2213_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv_out_V_address1 = sext_ln1494_30_fu_2171_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv_out_V_address1 = sext_ln1494_29_fu_2096_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv_out_V_address1 = sext_ln1494_7_fu_2005_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv_out_V_address1 = sext_ln1494_26_fu_1963_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv_out_V_address1 = sext_ln1494_25_fu_1888_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv_out_V_address1 = sext_ln1494_4_fu_1797_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv_out_V_address1 = sext_ln1494_22_fu_1755_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv_out_V_address1 = sext_ln1494_21_fu_1680_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv_out_V_address1 = sext_ln1494_1_fu_1589_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv_out_V_address1 = sext_ln1494_18_fu_1547_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv_out_V_address1 = zext_ln1494_19_fu_1454_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_V_address1 = zext_ln1494_15_fu_1380_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_V_address1 = zext_ln1494_14_fu_1304_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_V_address1 = zext_ln1494_13_fu_1228_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_V_address1 = zext_ln1494_12_fu_1134_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_V_address1 = zext_ln1494_11_fu_1027_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_V_address1 = zext_ln1494_10_fu_963_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_V_address1 = zext_ln1494_7_fu_880_p1;
        end else begin
            conv_out_V_address1 = 'bx;
        end
    end else begin
        conv_out_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_V_ce1 = 1'b1;
    end else begin
        conv_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_address0 = sext_ln203_12_fu_2770_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        max_pool_out_V_address0 = sext_ln203_11_fu_2690_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        max_pool_out_V_address0 = sext_ln203_10_fu_2557_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        max_pool_out_V_address0 = sext_ln203_9_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        max_pool_out_V_address0 = sext_ln203_8_fu_2349_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        max_pool_out_V_address0 = sext_ln203_7_fu_2274_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        max_pool_out_V_address0 = sext_ln203_6_fu_2141_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        max_pool_out_V_address0 = sext_ln203_5_fu_2066_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        max_pool_out_V_address0 = sext_ln203_4_fu_1933_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        max_pool_out_V_address0 = sext_ln203_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        max_pool_out_V_address0 = sext_ln203_2_fu_1725_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        max_pool_out_V_address0 = sext_ln203_1_fu_1650_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        max_pool_out_V_address0 = sext_ln203_fu_1491_p1;
    end else begin
        max_pool_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        max_pool_out_V_ce0 = 1'b1;
    end else begin
        max_pool_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_d0 = select_ln29_51_fu_2792_p3;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        max_pool_out_V_d0 = select_ln29_47_fu_2740_p3;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        max_pool_out_V_d0 = select_ln29_43_fu_2610_p3;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        max_pool_out_V_d0 = select_ln29_39_fu_2522_p3;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        max_pool_out_V_d0 = select_ln29_35_fu_2402_p3;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        max_pool_out_V_d0 = select_ln29_31_fu_2314_p3;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        max_pool_out_V_d0 = select_ln29_27_fu_2194_p3;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        max_pool_out_V_d0 = select_ln29_23_fu_2106_p3;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        max_pool_out_V_d0 = select_ln29_19_fu_1986_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        max_pool_out_V_d0 = select_ln29_15_fu_1898_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        max_pool_out_V_d0 = select_ln29_11_fu_1778_p3;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        max_pool_out_V_d0 = select_ln29_7_fu_1690_p3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        max_pool_out_V_d0 = select_ln29_3_fu_1570_p3;
    end else begin
        max_pool_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln10_reg_2801 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2801 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        max_pool_out_V_we0 = 1'b1;
    end else begin
        max_pool_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln10_fu_737_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln10_fu_737_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_743_p2 = (ap_phi_mux_indvar_flatten_phi_fu_696_p4 + 7'd1);

assign add_ln1494_10_fu_1735_p2 = (zext_ln14_reg_2829 + add_ln1494_9_fu_1730_p2);

assign add_ln1494_11_fu_995_p2 = (13'd48 + trunc_ln1494_reg_2897);

assign add_ln1494_12_fu_1787_p2 = (13'd54 + trunc_ln1494_reg_2897);

assign add_ln1494_13_fu_1792_p2 = (zext_ln14_reg_2829 + add_ln1494_12_fu_1787_p2);

assign add_ln1494_14_fu_1087_p2 = (13'd60 + trunc_ln1494_reg_2897);

assign add_ln1494_15_fu_1092_p2 = (zext_ln14_reg_2829 + add_ln1494_14_fu_1087_p2);

assign add_ln1494_16_fu_1938_p2 = (13'd66 + trunc_ln1494_reg_2897);

assign add_ln1494_17_fu_1943_p2 = (zext_ln14_reg_2829 + add_ln1494_16_fu_1938_p2);

assign add_ln1494_18_fu_1102_p2 = (13'd72 + trunc_ln1494_reg_2897);

assign add_ln1494_19_fu_1995_p2 = (13'd78 + trunc_ln1494_reg_2897);

assign add_ln1494_20_fu_2000_p2 = (zext_ln14_reg_2829 + add_ln1494_19_fu_1995_p2);

assign add_ln1494_21_fu_1181_p2 = (13'd84 + trunc_ln1494_reg_2897);

assign add_ln1494_22_fu_1186_p2 = (zext_ln14_reg_2829 + add_ln1494_21_fu_1181_p2);

assign add_ln1494_23_fu_2146_p2 = (13'd90 + trunc_ln1494_reg_2897);

assign add_ln1494_24_fu_2151_p2 = (zext_ln14_reg_2829 + add_ln1494_23_fu_2146_p2);

assign add_ln1494_25_fu_1196_p2 = (13'd96 + trunc_ln1494_reg_2897);

assign add_ln1494_26_fu_2203_p2 = (13'd102 + trunc_ln1494_reg_2897);

assign add_ln1494_27_fu_2208_p2 = (zext_ln14_reg_2829 + add_ln1494_26_fu_2203_p2);

assign add_ln1494_28_fu_1257_p2 = (13'd108 + trunc_ln1494_reg_2897);

assign add_ln1494_29_fu_1262_p2 = (zext_ln14_reg_2829 + add_ln1494_28_fu_1257_p2);

assign add_ln1494_2_fu_874_p2 = (zext_ln14_fu_777_p1 + sub_ln1494_1_fu_868_p2);

assign add_ln1494_30_fu_2354_p2 = (13'd114 + trunc_ln1494_reg_2897);

assign add_ln1494_31_fu_2359_p2 = (zext_ln14_reg_2829 + add_ln1494_30_fu_2354_p2);

assign add_ln1494_32_fu_1272_p2 = (13'd120 + trunc_ln1494_reg_2897);

assign add_ln1494_33_fu_2411_p2 = (13'd126 + trunc_ln1494_reg_2897);

assign add_ln1494_34_fu_2416_p2 = (zext_ln14_reg_2829 + add_ln1494_33_fu_2411_p2);

assign add_ln1494_35_fu_1333_p2 = (13'd132 + trunc_ln1494_reg_2897);

assign add_ln1494_36_fu_1338_p2 = (zext_ln14_reg_2829 + add_ln1494_35_fu_1333_p2);

assign add_ln1494_37_fu_2562_p2 = (13'd138 + trunc_ln1494_reg_2897);

assign add_ln1494_38_fu_2567_p2 = (zext_ln14_reg_2829 + add_ln1494_37_fu_2562_p2);

assign add_ln1494_39_fu_1348_p2 = (13'd144 + trunc_ln1494_reg_2897);

assign add_ln1494_3_fu_1527_p2 = (zext_ln14_reg_2829 + sub_ln1494_2_fu_1521_p2);

assign add_ln1494_40_fu_2619_p2 = (13'd150 + trunc_ln1494_reg_2897);

assign add_ln1494_41_fu_2624_p2 = (zext_ln14_reg_2829 + add_ln1494_40_fu_2619_p2);

assign add_ln1494_42_fu_1409_p2 = (zext_ln14_reg_2829 + mul_ln1494_3_reg_2984);

assign add_ln1494_43_fu_1449_p2 = (zext_ln14_reg_2829 + sub_ln1494_3_fu_1443_p2);

assign add_ln1494_44_fu_1537_p2 = (13'd12 + mul_ln1494_3_reg_2984);

assign add_ln1494_45_fu_1542_p2 = (zext_ln14_reg_2829 + add_ln1494_44_fu_1537_p2);

assign add_ln1494_46_fu_1594_p2 = (13'd18 + mul_ln1494_3_reg_2984);

assign add_ln1494_47_fu_1599_p2 = (zext_ln14_reg_2829 + add_ln1494_46_fu_1594_p2);

assign add_ln1494_48_fu_1655_p2 = (13'd24 + mul_ln1494_3_reg_2984);

assign add_ln1494_49_fu_1660_p2 = (zext_ln14_reg_2829 + add_ln1494_48_fu_1655_p2);

assign add_ln1494_4_fu_930_p2 = (13'd24 + trunc_ln1494_fu_894_p1);

assign add_ln1494_50_fu_1670_p2 = (13'd30 + mul_ln1494_3_reg_2984);

assign add_ln1494_51_fu_1675_p2 = (zext_ln14_reg_2829 + add_ln1494_50_fu_1670_p2);

assign add_ln1494_52_fu_1745_p2 = (13'd36 + mul_ln1494_3_reg_2984);

assign add_ln1494_53_fu_1750_p2 = (zext_ln14_reg_2829 + add_ln1494_52_fu_1745_p2);

assign add_ln1494_54_fu_1802_p2 = (13'd42 + mul_ln1494_3_reg_2984);

assign add_ln1494_55_fu_1807_p2 = (zext_ln14_reg_2829 + add_ln1494_54_fu_1802_p2);

assign add_ln1494_56_fu_1863_p2 = (13'd48 + mul_ln1494_3_reg_2984);

assign add_ln1494_57_fu_1868_p2 = (zext_ln14_reg_2829 + add_ln1494_56_fu_1863_p2);

assign add_ln1494_58_fu_1878_p2 = (13'd54 + mul_ln1494_3_reg_2984);

assign add_ln1494_59_fu_1883_p2 = (zext_ln14_reg_2829 + add_ln1494_58_fu_1878_p2);

assign add_ln1494_5_fu_1579_p2 = (13'd30 + trunc_ln1494_reg_2897);

assign add_ln1494_60_fu_1953_p2 = (13'd60 + mul_ln1494_3_reg_2984);

assign add_ln1494_61_fu_1958_p2 = (zext_ln14_reg_2829 + add_ln1494_60_fu_1953_p2);

assign add_ln1494_62_fu_2010_p2 = (13'd66 + mul_ln1494_3_reg_2984);

assign add_ln1494_63_fu_2015_p2 = (zext_ln14_reg_2829 + add_ln1494_62_fu_2010_p2);

assign add_ln1494_64_fu_2071_p2 = (13'd72 + mul_ln1494_3_reg_2984);

assign add_ln1494_65_fu_2076_p2 = (zext_ln14_reg_2829 + add_ln1494_64_fu_2071_p2);

assign add_ln1494_66_fu_2086_p2 = (13'd78 + mul_ln1494_3_reg_2984);

assign add_ln1494_67_fu_2091_p2 = (zext_ln14_reg_2829 + add_ln1494_66_fu_2086_p2);

assign add_ln1494_68_fu_2161_p2 = (13'd84 + mul_ln1494_3_reg_2984);

assign add_ln1494_69_fu_2166_p2 = (zext_ln14_reg_2829 + add_ln1494_68_fu_2161_p2);

assign add_ln1494_6_fu_1584_p2 = (zext_ln14_reg_2829 + add_ln1494_5_fu_1579_p2);

assign add_ln1494_70_fu_2218_p2 = (13'd90 + mul_ln1494_3_reg_2984);

assign add_ln1494_71_fu_2223_p2 = (zext_ln14_reg_2829 + add_ln1494_70_fu_2218_p2);

assign add_ln1494_72_fu_2279_p2 = (13'd96 + mul_ln1494_3_reg_2984);

assign add_ln1494_73_fu_2284_p2 = (zext_ln14_reg_2829 + add_ln1494_72_fu_2279_p2);

assign add_ln1494_74_fu_2294_p2 = (13'd102 + mul_ln1494_3_reg_2984);

assign add_ln1494_75_fu_2299_p2 = (zext_ln14_reg_2829 + add_ln1494_74_fu_2294_p2);

assign add_ln1494_76_fu_2369_p2 = (13'd108 + mul_ln1494_3_reg_2984);

assign add_ln1494_77_fu_2374_p2 = (zext_ln14_reg_2829 + add_ln1494_76_fu_2369_p2);

assign add_ln1494_78_fu_2426_p2 = (13'd114 + mul_ln1494_3_reg_2984);

assign add_ln1494_79_fu_2431_p2 = (zext_ln14_reg_2829 + add_ln1494_78_fu_2426_p2);

assign add_ln1494_7_fu_980_p2 = (13'd36 + trunc_ln1494_reg_2897);

assign add_ln1494_80_fu_2487_p2 = (13'd120 + mul_ln1494_3_reg_2984);

assign add_ln1494_81_fu_2492_p2 = (zext_ln14_reg_2829 + add_ln1494_80_fu_2487_p2);

assign add_ln1494_82_fu_2502_p2 = (13'd126 + mul_ln1494_3_reg_2984);

assign add_ln1494_83_fu_2507_p2 = (zext_ln14_reg_2829 + add_ln1494_82_fu_2502_p2);

assign add_ln1494_84_fu_2577_p2 = (13'd132 + mul_ln1494_3_reg_2984);

assign add_ln1494_85_fu_2582_p2 = (zext_ln14_reg_2829 + add_ln1494_84_fu_2577_p2);

assign add_ln1494_86_fu_2634_p2 = (13'd138 + mul_ln1494_3_reg_2984);

assign add_ln1494_87_fu_2639_p2 = (zext_ln14_reg_2829 + add_ln1494_86_fu_2634_p2);

assign add_ln1494_88_fu_2705_p2 = (13'd144 + mul_ln1494_3_reg_2984);

assign add_ln1494_89_fu_2710_p2 = (zext_ln14_reg_2829 + add_ln1494_88_fu_2705_p2);

assign add_ln1494_8_fu_985_p2 = (zext_ln14_reg_2829 + add_ln1494_7_fu_980_p2);

assign add_ln1494_90_fu_2720_p2 = (13'd150 + mul_ln1494_3_reg_2984);

assign add_ln1494_91_fu_2725_p2 = (zext_ln14_reg_2829 + add_ln1494_90_fu_2720_p2);

assign add_ln1494_9_fu_1730_p2 = (13'd42 + trunc_ln1494_reg_2897);

assign add_ln1494_fu_831_p2 = (zext_ln14_fu_777_p1 + sub_ln1494_fu_825_p2);

assign add_ln203_10_fu_1928_p2 = (zext_ln14_1_reg_3120 + add_ln203_9_fu_1923_p2);

assign add_ln203_11_fu_2056_p2 = (11'd30 + mul_ln203_reg_3023);

assign add_ln203_12_fu_2061_p2 = (zext_ln14_1_reg_3120 + add_ln203_11_fu_2056_p2);

assign add_ln203_13_fu_2131_p2 = (11'd36 + mul_ln203_reg_3023);

assign add_ln203_14_fu_2136_p2 = (zext_ln14_1_reg_3120 + add_ln203_13_fu_2131_p2);

assign add_ln203_15_fu_2264_p2 = (11'd42 + mul_ln203_reg_3023);

assign add_ln203_16_fu_2269_p2 = (zext_ln14_1_reg_3120 + add_ln203_15_fu_2264_p2);

assign add_ln203_17_fu_2339_p2 = (11'd48 + mul_ln203_reg_3023);

assign add_ln203_18_fu_2344_p2 = (zext_ln14_1_reg_3120 + add_ln203_17_fu_2339_p2);

assign add_ln203_19_fu_2472_p2 = (11'd54 + mul_ln203_reg_3023);

assign add_ln203_20_fu_2477_p2 = (zext_ln14_1_reg_3120 + add_ln203_19_fu_2472_p2);

assign add_ln203_21_fu_2547_p2 = (11'd60 + mul_ln203_reg_3023);

assign add_ln203_22_fu_2552_p2 = (zext_ln14_1_reg_3120 + add_ln203_21_fu_2547_p2);

assign add_ln203_23_fu_2680_p2 = (11'd66 + mul_ln203_reg_3023);

assign add_ln203_24_fu_2685_p2 = (zext_ln14_1_reg_3120 + add_ln203_23_fu_2680_p2);

assign add_ln203_25_fu_2695_p2 = (11'd72 + mul_ln203_reg_3023);

assign add_ln203_26_fu_2700_p2 = (zext_ln14_1_reg_3120 + add_ln203_25_fu_2695_p2);

assign add_ln203_3_fu_1640_p2 = (11'd6 + mul_ln203_reg_3023);

assign add_ln203_4_fu_1645_p2 = (zext_ln14_1_reg_3120 + add_ln203_3_fu_1640_p2);

assign add_ln203_5_fu_1715_p2 = (11'd12 + mul_ln203_reg_3023);

assign add_ln203_6_fu_1720_p2 = (zext_ln14_1_reg_3120 + add_ln203_5_fu_1715_p2);

assign add_ln203_7_fu_1848_p2 = (11'd18 + mul_ln203_reg_3023);

assign add_ln203_8_fu_1853_p2 = (zext_ln14_1_reg_3120 + add_ln203_7_fu_1848_p2);

assign add_ln203_9_fu_1923_p2 = (11'd24 + mul_ln203_reg_3023);

assign add_ln203_fu_1486_p2 = (zext_ln14_1_fu_1483_p1 + mul_ln203_reg_3023);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign f_fu_749_p2 = (3'd1 + ap_phi_mux_f_0_phi_fu_707_p4);

assign grp_fu_725_p2 = (($signed(conv_out_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign grp_fu_731_p2 = (($signed(conv_out_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln10_fu_737_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_696_p4 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_755_p2 = ((ap_phi_mux_r_0_phi_fu_718_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1494_10_fu_1760_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_9_reg_3172)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1772_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_10_fu_1765_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_1820_p2 = (($signed(conv_out_V_q0) > $signed(zext_ln29_3_fu_1817_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_1834_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_13_fu_1826_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_1893_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_14_reg_3198)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_1909_p2 = (($signed(conv_out_V_q1) > $signed(zext_ln29_4_fu_1906_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_1968_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_17_reg_3214)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_1980_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_18_fu_1973_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_1048_p2 = (($signed(conv_out_V_load_1_reg_2932) > $signed(zext_ln29_fu_1044_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_2028_p2 = (($signed(conv_out_V_q0) > $signed(zext_ln29_5_fu_2025_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_2042_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_21_fu_2034_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_2101_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_22_reg_3240)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_2117_p2 = (($signed(conv_out_V_q1) > $signed(zext_ln29_6_fu_2114_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_2176_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_25_reg_3256)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_2188_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_26_fu_2181_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_2236_p2 = (($signed(conv_out_V_q0) > $signed(zext_ln29_7_fu_2233_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1552_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_1_reg_2953)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_2250_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_29_fu_2242_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_2309_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_30_reg_3282)) ? 1'b1 : 1'b0);

assign icmp_ln1494_33_fu_2325_p2 = (($signed(conv_out_V_q1) > $signed(zext_ln29_8_fu_2322_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_34_fu_2384_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_33_reg_3298)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_2396_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_34_fu_2389_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_37_fu_2444_p2 = (($signed(conv_out_V_q0) > $signed(zext_ln29_9_fu_2441_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_2458_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_37_fu_2450_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_39_fu_2517_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_38_reg_3324)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1564_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_2_fu_1557_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_2533_p2 = (($signed(conv_out_V_q1) > $signed(zext_ln29_10_fu_2530_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_42_fu_2592_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_41_reg_3340)) ? 1'b1 : 1'b0);

assign icmp_ln1494_43_fu_2604_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_42_fu_2597_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_45_fu_2652_p2 = (($signed(conv_out_V_q0) > $signed(zext_ln29_11_fu_2649_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_46_fu_2666_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_45_fu_2658_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_2735_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_46_reg_3366)) ? 1'b1 : 1'b0);

assign icmp_ln1494_49_fu_2751_p2 = (($signed(conv_out_V_q1) > $signed(zext_ln29_12_fu_2748_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_50_fu_2774_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_49_reg_3387)) ? 1'b1 : 1'b0);

assign icmp_ln1494_51_fu_2786_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_50_fu_2779_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_1612_p2 = (($signed(conv_out_V_q0) > $signed(zext_ln29_1_fu_1609_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_1626_p2 = (($signed(conv_out_V_q1) > $signed(select_ln29_5_fu_1618_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_1685_p2 = (($signed(conv_out_V_q0) > $signed(select_ln29_6_reg_3156)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1701_p2 = (($signed(conv_out_V_q1) > $signed(zext_ln29_2_fu_1698_p1)) ? 1'b1 : 1'b0);

assign mul_ln1494_1_fu_888_p1 = mul_ln1494_1_fu_888_p10;

assign mul_ln1494_1_fu_888_p10 = shl_ln_reg_2876;

assign mul_ln1494_1_fu_888_p2 = (14'd156 * mul_ln1494_1_fu_888_p1);

assign mul_ln1494_2_fu_1069_p1 = mul_ln1494_2_fu_1069_p10;

assign mul_ln1494_2_fu_1069_p10 = or_ln26_fu_1060_p2;

assign mul_ln1494_2_fu_1069_p2 = (10'd26 * mul_ln1494_2_fu_1069_p1);

assign mul_ln1494_3_fu_1142_p1 = mul_ln1494_3_fu_1142_p10;

assign mul_ln1494_3_fu_1142_p10 = or_ln26_reg_2959;

assign mul_ln1494_3_fu_1142_p2 = (13'd156 * mul_ln1494_3_fu_1142_p1);

assign mul_ln1494_fu_793_p1 = mul_ln1494_fu_793_p10;

assign mul_ln1494_fu_793_p10 = shl_ln_fu_781_p3;

assign mul_ln1494_fu_793_p2 = (10'd26 * mul_ln1494_fu_793_p1);

assign mul_ln203_fu_1175_p1 = mul_ln203_fu_1175_p10;

assign mul_ln203_fu_1175_p10 = select_ln29_52_reg_2810;

assign mul_ln203_fu_1175_p2 = (11'd78 * mul_ln203_fu_1175_p1);

assign or_ln1494_10_fu_1418_p2 = (mul_ln1494_2_reg_2964 | 10'd1);

assign or_ln1494_1_fu_799_p2 = (mul_ln1494_fu_793_p2 | 10'd1);

assign or_ln1494_2_fu_842_p2 = (mul_ln1494_fu_793_p2 | 10'd2);

assign or_ln1494_3_fu_1496_p2 = (mul_ln1494_reg_2882 | 10'd3);

assign or_ln1494_4_fu_940_p2 = (trunc_ln1494_2_fu_936_p1 | select_ln29_53_reg_2816);

assign or_ln1494_5_fu_1004_p2 = (trunc_ln1494_3_fu_1000_p1 | select_ln29_53_reg_2816);

assign or_ln1494_6_fu_1111_p2 = (trunc_ln1494_4_fu_1107_p1 | select_ln29_53_reg_2816);

assign or_ln1494_7_fu_1205_p2 = (trunc_ln1494_5_fu_1201_p1 | select_ln29_53_reg_2816);

assign or_ln1494_8_fu_1281_p2 = (trunc_ln1494_6_fu_1277_p1 | select_ln29_53_reg_2816);

assign or_ln1494_9_fu_1357_p2 = (trunc_ln1494_7_fu_1353_p1 | select_ln29_53_reg_2816);

assign or_ln1494_fu_902_p2 = (trunc_ln1494_1_fu_898_p1 | select_ln29_53_reg_2816);

assign or_ln26_fu_1060_p2 = (shl_ln_reg_2876 | 5'd1);

assign p_shl2_cast_fu_1501_p3 = {{or_ln1494_3_fu_1496_p2}, {3'd0}};

assign p_shl4_cast_fu_848_p3 = {{or_ln1494_2_fu_842_p2}, {3'd0}};

assign p_shl6_cast_fu_805_p3 = {{or_ln1494_1_fu_799_p2}, {3'd0}};

assign p_shl_cast_fu_1423_p3 = {{or_ln1494_10_fu_1418_p2}, {3'd0}};

assign r_fu_2765_p2 = (4'd1 + select_ln29_52_reg_2810);

assign select_ln29_10_fu_1765_p3 = ((icmp_ln1494_10_fu_1760_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_9_reg_3172);

assign select_ln29_11_fu_1778_p3 = ((icmp_ln1494_11_fu_1772_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_10_fu_1765_p3);

assign select_ln29_12_fu_1152_p3 = ((grp_fu_731_p2[0:0] === 1'b1) ? trunc_ln1494_11_fu_1148_p1 : 13'd0);

assign select_ln29_13_fu_1826_p3 = ((icmp_ln1494_13_fu_1820_p2[0:0] === 1'b1) ? conv_out_V_q0 : zext_ln29_3_fu_1817_p1);

assign select_ln29_14_fu_1840_p3 = ((icmp_ln1494_14_fu_1834_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_13_fu_1826_p3);

assign select_ln29_15_fu_1898_p3 = ((icmp_ln1494_15_fu_1893_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_14_reg_3198);

assign select_ln29_16_fu_1164_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_12_fu_1160_p1 : 13'd0);

assign select_ln29_17_fu_1915_p3 = ((icmp_ln1494_17_fu_1909_p2[0:0] === 1'b1) ? conv_out_V_q1 : zext_ln29_4_fu_1906_p1);

assign select_ln29_18_fu_1973_p3 = ((icmp_ln1494_18_fu_1968_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_17_reg_3214);

assign select_ln29_19_fu_1986_p3 = ((icmp_ln1494_19_fu_1980_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_18_fu_1973_p3);

assign select_ln29_1_fu_1053_p3 = ((icmp_ln1494_1_fu_1048_p2[0:0] === 1'b1) ? conv_out_V_load_1_reg_2932 : zext_ln29_fu_1044_p1);

assign select_ln29_20_fu_1237_p3 = ((grp_fu_731_p2[0:0] === 1'b1) ? trunc_ln1494_13_fu_1233_p1 : 13'd0);

assign select_ln29_21_fu_2034_p3 = ((icmp_ln1494_21_fu_2028_p2[0:0] === 1'b1) ? conv_out_V_q0 : zext_ln29_5_fu_2025_p1);

assign select_ln29_22_fu_2048_p3 = ((icmp_ln1494_22_fu_2042_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_21_fu_2034_p3);

assign select_ln29_23_fu_2106_p3 = ((icmp_ln1494_23_fu_2101_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_22_reg_3240);

assign select_ln29_24_fu_1249_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_14_fu_1245_p1 : 13'd0);

assign select_ln29_25_fu_2123_p3 = ((icmp_ln1494_25_fu_2117_p2[0:0] === 1'b1) ? conv_out_V_q1 : zext_ln29_6_fu_2114_p1);

assign select_ln29_26_fu_2181_p3 = ((icmp_ln1494_26_fu_2176_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_25_reg_3256);

assign select_ln29_27_fu_2194_p3 = ((icmp_ln1494_27_fu_2188_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_26_fu_2181_p3);

assign select_ln29_28_fu_1313_p3 = ((grp_fu_731_p2[0:0] === 1'b1) ? trunc_ln1494_15_fu_1309_p1 : 13'd0);

assign select_ln29_29_fu_2242_p3 = ((icmp_ln1494_29_fu_2236_p2[0:0] === 1'b1) ? conv_out_V_q0 : zext_ln29_7_fu_2233_p1);

assign select_ln29_2_fu_1557_p3 = ((icmp_ln1494_2_fu_1552_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_1_reg_2953);

assign select_ln29_30_fu_2256_p3 = ((icmp_ln1494_30_fu_2250_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_29_fu_2242_p3);

assign select_ln29_31_fu_2314_p3 = ((icmp_ln1494_31_fu_2309_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_30_reg_3282);

assign select_ln29_32_fu_1325_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_16_fu_1321_p1 : 13'd0);

assign select_ln29_33_fu_2331_p3 = ((icmp_ln1494_33_fu_2325_p2[0:0] === 1'b1) ? conv_out_V_q1 : zext_ln29_8_fu_2322_p1);

assign select_ln29_34_fu_2389_p3 = ((icmp_ln1494_34_fu_2384_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_33_reg_3298);

assign select_ln29_35_fu_2402_p3 = ((icmp_ln1494_35_fu_2396_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_34_fu_2389_p3);

assign select_ln29_36_fu_1389_p3 = ((grp_fu_731_p2[0:0] === 1'b1) ? trunc_ln1494_17_fu_1385_p1 : 13'd0);

assign select_ln29_37_fu_2450_p3 = ((icmp_ln1494_37_fu_2444_p2[0:0] === 1'b1) ? conv_out_V_q0 : zext_ln29_9_fu_2441_p1);

assign select_ln29_38_fu_2464_p3 = ((icmp_ln1494_38_fu_2458_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_37_fu_2450_p3);

assign select_ln29_39_fu_2522_p3 = ((icmp_ln1494_39_fu_2517_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_38_reg_3324);

assign select_ln29_3_fu_1570_p3 = ((icmp_ln1494_3_fu_1564_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_2_fu_1557_p3);

assign select_ln29_40_fu_1401_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_18_fu_1397_p1 : 13'd0);

assign select_ln29_41_fu_2539_p3 = ((icmp_ln1494_41_fu_2533_p2[0:0] === 1'b1) ? conv_out_V_q1 : zext_ln29_10_fu_2530_p1);

assign select_ln29_42_fu_2597_p3 = ((icmp_ln1494_42_fu_2592_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_41_reg_3340);

assign select_ln29_43_fu_2610_p3 = ((icmp_ln1494_43_fu_2604_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_42_fu_2597_p3);

assign select_ln29_44_fu_1463_p3 = ((grp_fu_731_p2[0:0] === 1'b1) ? trunc_ln1494_19_fu_1459_p1 : 13'd0);

assign select_ln29_45_fu_2658_p3 = ((icmp_ln1494_45_fu_2652_p2[0:0] === 1'b1) ? conv_out_V_q0 : zext_ln29_11_fu_2649_p1);

assign select_ln29_46_fu_2672_p3 = ((icmp_ln1494_46_fu_2666_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_45_fu_2658_p3);

assign select_ln29_47_fu_2740_p3 = ((icmp_ln1494_47_fu_2735_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_46_reg_3366);

assign select_ln29_48_fu_1475_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_20_fu_1471_p1 : 13'd0);

assign select_ln29_49_fu_2757_p3 = ((icmp_ln1494_49_fu_2751_p2[0:0] === 1'b1) ? conv_out_V_q1 : zext_ln29_12_fu_2748_p1);

assign select_ln29_4_fu_972_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_9_fu_968_p1 : 13'd0);

assign select_ln29_50_fu_2779_p3 = ((icmp_ln1494_50_fu_2774_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_49_reg_3387);

assign select_ln29_51_fu_2792_p3 = ((icmp_ln1494_51_fu_2786_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_50_fu_2779_p3);

assign select_ln29_52_fu_761_p3 = ((icmp_ln13_fu_755_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_718_p4);

assign select_ln29_53_fu_769_p3 = ((icmp_ln13_fu_755_p2[0:0] === 1'b1) ? f_fu_749_p2 : ap_phi_mux_f_0_phi_fu_707_p4);

assign select_ln29_5_fu_1618_p3 = ((icmp_ln1494_5_fu_1612_p2[0:0] === 1'b1) ? conv_out_V_q0 : zext_ln29_1_fu_1609_p1);

assign select_ln29_6_fu_1632_p3 = ((icmp_ln1494_6_fu_1626_p2[0:0] === 1'b1) ? conv_out_V_q1 : select_ln29_5_fu_1618_p3);

assign select_ln29_7_fu_1690_p3 = ((icmp_ln1494_7_fu_1685_p2[0:0] === 1'b1) ? conv_out_V_q0 : select_ln29_6_reg_3156);

assign select_ln29_8_fu_1079_p3 = ((grp_fu_725_p2[0:0] === 1'b1) ? trunc_ln1494_10_fu_1075_p1 : 13'd0);

assign select_ln29_9_fu_1707_p3 = ((icmp_ln1494_9_fu_1701_p2[0:0] === 1'b1) ? conv_out_V_q1 : zext_ln29_2_fu_1698_p1);

assign select_ln29_fu_1036_p3 = ((grp_fu_731_p2[0:0] === 1'b1) ? trunc_ln1494_8_fu_1032_p1 : 13'd0);

assign sext_ln1494_10_fu_2213_p1 = $signed(add_ln1494_27_fu_2208_p2);

assign sext_ln1494_11_fu_1267_p1 = $signed(add_ln1494_29_fu_1262_p2);

assign sext_ln1494_12_fu_2364_p1 = $signed(add_ln1494_31_fu_2359_p2);

assign sext_ln1494_13_fu_2421_p1 = $signed(add_ln1494_34_fu_2416_p2);

assign sext_ln1494_14_fu_1343_p1 = $signed(add_ln1494_36_fu_1338_p2);

assign sext_ln1494_15_fu_2572_p1 = $signed(add_ln1494_38_fu_2567_p2);

assign sext_ln1494_16_fu_2629_p1 = $signed(add_ln1494_41_fu_2624_p2);

assign sext_ln1494_17_fu_1413_p1 = $signed(add_ln1494_42_fu_1409_p2);

assign sext_ln1494_18_fu_1547_p1 = $signed(add_ln1494_45_fu_1542_p2);

assign sext_ln1494_19_fu_1604_p1 = $signed(add_ln1494_47_fu_1599_p2);

assign sext_ln1494_1_fu_1589_p1 = $signed(add_ln1494_6_fu_1584_p2);

assign sext_ln1494_20_fu_1665_p1 = $signed(add_ln1494_49_fu_1660_p2);

assign sext_ln1494_21_fu_1680_p1 = $signed(add_ln1494_51_fu_1675_p2);

assign sext_ln1494_22_fu_1755_p1 = $signed(add_ln1494_53_fu_1750_p2);

assign sext_ln1494_23_fu_1812_p1 = $signed(add_ln1494_55_fu_1807_p2);

assign sext_ln1494_24_fu_1873_p1 = $signed(add_ln1494_57_fu_1868_p2);

assign sext_ln1494_25_fu_1888_p1 = $signed(add_ln1494_59_fu_1883_p2);

assign sext_ln1494_26_fu_1963_p1 = $signed(add_ln1494_61_fu_1958_p2);

assign sext_ln1494_27_fu_2020_p1 = $signed(add_ln1494_63_fu_2015_p2);

assign sext_ln1494_28_fu_2081_p1 = $signed(add_ln1494_65_fu_2076_p2);

assign sext_ln1494_29_fu_2096_p1 = $signed(add_ln1494_67_fu_2091_p2);

assign sext_ln1494_2_fu_990_p1 = $signed(add_ln1494_8_fu_985_p2);

assign sext_ln1494_30_fu_2171_p1 = $signed(add_ln1494_69_fu_2166_p2);

assign sext_ln1494_31_fu_2228_p1 = $signed(add_ln1494_71_fu_2223_p2);

assign sext_ln1494_32_fu_2289_p1 = $signed(add_ln1494_73_fu_2284_p2);

assign sext_ln1494_33_fu_2304_p1 = $signed(add_ln1494_75_fu_2299_p2);

assign sext_ln1494_34_fu_2379_p1 = $signed(add_ln1494_77_fu_2374_p2);

assign sext_ln1494_35_fu_2436_p1 = $signed(add_ln1494_79_fu_2431_p2);

assign sext_ln1494_36_fu_2497_p1 = $signed(add_ln1494_81_fu_2492_p2);

assign sext_ln1494_37_fu_2512_p1 = $signed(add_ln1494_83_fu_2507_p2);

assign sext_ln1494_38_fu_2587_p1 = $signed(add_ln1494_85_fu_2582_p2);

assign sext_ln1494_39_fu_2644_p1 = $signed(add_ln1494_87_fu_2639_p2);

assign sext_ln1494_3_fu_1740_p1 = $signed(add_ln1494_10_fu_1735_p2);

assign sext_ln1494_40_fu_2715_p1 = $signed(add_ln1494_89_fu_2710_p2);

assign sext_ln1494_41_fu_2730_p1 = $signed(add_ln1494_91_fu_2725_p2);

assign sext_ln1494_4_fu_1797_p1 = $signed(add_ln1494_13_fu_1792_p2);

assign sext_ln1494_5_fu_1097_p1 = $signed(add_ln1494_15_fu_1092_p2);

assign sext_ln1494_6_fu_1948_p1 = $signed(add_ln1494_17_fu_1943_p2);

assign sext_ln1494_7_fu_2005_p1 = $signed(add_ln1494_20_fu_2000_p2);

assign sext_ln1494_8_fu_1191_p1 = $signed(add_ln1494_22_fu_1186_p2);

assign sext_ln1494_9_fu_2156_p1 = $signed(add_ln1494_24_fu_2151_p2);

assign sext_ln1494_fu_925_p1 = $signed(tmp_1_fu_917_p3);

assign sext_ln203_10_fu_2557_p1 = $signed(add_ln203_22_fu_2552_p2);

assign sext_ln203_11_fu_2690_p1 = $signed(add_ln203_24_fu_2685_p2);

assign sext_ln203_12_fu_2770_p1 = $signed(add_ln203_26_reg_3372);

assign sext_ln203_1_fu_1650_p1 = $signed(add_ln203_4_fu_1645_p2);

assign sext_ln203_2_fu_1725_p1 = $signed(add_ln203_6_fu_1720_p2);

assign sext_ln203_3_fu_1858_p1 = $signed(add_ln203_8_fu_1853_p2);

assign sext_ln203_4_fu_1933_p1 = $signed(add_ln203_10_fu_1928_p2);

assign sext_ln203_5_fu_2066_p1 = $signed(add_ln203_12_fu_2061_p2);

assign sext_ln203_6_fu_2141_p1 = $signed(add_ln203_14_fu_2136_p2);

assign sext_ln203_7_fu_2274_p1 = $signed(add_ln203_16_fu_2269_p2);

assign sext_ln203_8_fu_2349_p1 = $signed(add_ln203_18_fu_2344_p2);

assign sext_ln203_9_fu_2482_p1 = $signed(add_ln203_20_fu_2477_p2);

assign sext_ln203_fu_1491_p1 = $signed(add_ln203_fu_1486_p2);

assign shl_ln_fu_781_p3 = {{select_ln29_52_fu_761_p3}, {1'd0}};

assign sub_ln1494_1_fu_868_p2 = (p_shl4_cast_fu_848_p3 - zext_ln1494_6_fu_864_p1);

assign sub_ln1494_2_fu_1521_p2 = (p_shl2_cast_fu_1501_p3 - zext_ln1494_8_fu_1517_p1);

assign sub_ln1494_3_fu_1443_p2 = (p_shl_cast_fu_1423_p3 - zext_ln1494_18_fu_1439_p1);

assign sub_ln1494_fu_825_p2 = (p_shl6_cast_fu_805_p3 - zext_ln1494_4_fu_821_p1);

assign tmp_10_fu_1116_p4 = {{add_ln1494_18_fu_1102_p2[12:3]}};

assign tmp_11_fu_1126_p3 = {{tmp_10_fu_1116_p4}, {or_ln1494_6_fu_1111_p2}};

assign tmp_12_fu_1210_p4 = {{add_ln1494_25_fu_1196_p2[12:3]}};

assign tmp_13_fu_1220_p3 = {{tmp_12_fu_1210_p4}, {or_ln1494_7_fu_1205_p2}};

assign tmp_14_fu_1286_p4 = {{add_ln1494_32_fu_1272_p2[12:3]}};

assign tmp_15_fu_1296_p3 = {{tmp_14_fu_1286_p4}, {or_ln1494_8_fu_1281_p2}};

assign tmp_16_fu_1362_p4 = {{add_ln1494_39_fu_1348_p2[12:3]}};

assign tmp_17_fu_1372_p3 = {{tmp_16_fu_1362_p4}, {or_ln1494_9_fu_1357_p2}};

assign tmp_18_fu_1431_p3 = {{or_ln1494_10_fu_1418_p2}, {1'd0}};

assign tmp_1_fu_917_p3 = {{tmp_fu_907_p4}, {or_ln1494_fu_902_p2}};

assign tmp_2_fu_813_p3 = {{or_ln1494_1_fu_799_p2}, {1'd0}};

assign tmp_3_fu_856_p3 = {{or_ln1494_2_fu_842_p2}, {1'd0}};

assign tmp_5_fu_1509_p3 = {{or_ln1494_3_fu_1496_p2}, {1'd0}};

assign tmp_6_fu_945_p4 = {{add_ln1494_4_fu_930_p2[12:3]}};

assign tmp_7_fu_955_p3 = {{tmp_6_fu_945_p4}, {or_ln1494_4_fu_940_p2}};

assign tmp_8_fu_1009_p4 = {{add_ln1494_11_fu_995_p2[12:3]}};

assign tmp_9_fu_1019_p3 = {{tmp_8_fu_1009_p4}, {or_ln1494_5_fu_1004_p2}};

assign tmp_fu_907_p4 = {{mul_ln1494_1_fu_888_p2[13:3]}};

assign trunc_ln1494_10_fu_1075_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_11_fu_1148_p1 = conv_out_V_q0[12:0];

assign trunc_ln1494_12_fu_1160_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_13_fu_1233_p1 = conv_out_V_q0[12:0];

assign trunc_ln1494_14_fu_1245_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_15_fu_1309_p1 = conv_out_V_q0[12:0];

assign trunc_ln1494_16_fu_1321_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_17_fu_1385_p1 = conv_out_V_q0[12:0];

assign trunc_ln1494_18_fu_1397_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_19_fu_1459_p1 = conv_out_V_q0[12:0];

assign trunc_ln1494_1_fu_898_p1 = mul_ln1494_1_fu_888_p2[2:0];

assign trunc_ln1494_20_fu_1471_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_2_fu_936_p1 = add_ln1494_4_fu_930_p2[2:0];

assign trunc_ln1494_3_fu_1000_p1 = add_ln1494_11_fu_995_p2[2:0];

assign trunc_ln1494_4_fu_1107_p1 = add_ln1494_18_fu_1102_p2[2:0];

assign trunc_ln1494_5_fu_1201_p1 = add_ln1494_25_fu_1196_p2[2:0];

assign trunc_ln1494_6_fu_1277_p1 = add_ln1494_32_fu_1272_p2[2:0];

assign trunc_ln1494_7_fu_1353_p1 = add_ln1494_39_fu_1348_p2[2:0];

assign trunc_ln1494_8_fu_1032_p1 = conv_out_V_q0[12:0];

assign trunc_ln1494_9_fu_968_p1 = conv_out_V_q1[12:0];

assign trunc_ln1494_fu_894_p1 = mul_ln1494_1_fu_888_p2[12:0];

assign zext_ln1494_10_fu_963_p1 = tmp_7_fu_955_p3;

assign zext_ln1494_11_fu_1027_p1 = tmp_9_fu_1019_p3;

assign zext_ln1494_12_fu_1134_p1 = tmp_11_fu_1126_p3;

assign zext_ln1494_13_fu_1228_p1 = tmp_13_fu_1220_p3;

assign zext_ln1494_14_fu_1304_p1 = tmp_15_fu_1296_p3;

assign zext_ln1494_15_fu_1380_p1 = tmp_17_fu_1372_p3;

assign zext_ln1494_18_fu_1439_p1 = tmp_18_fu_1431_p3;

assign zext_ln1494_19_fu_1454_p1 = add_ln1494_43_fu_1449_p2;

assign zext_ln1494_4_fu_821_p1 = tmp_2_fu_813_p3;

assign zext_ln1494_5_fu_837_p1 = add_ln1494_fu_831_p2;

assign zext_ln1494_6_fu_864_p1 = tmp_3_fu_856_p3;

assign zext_ln1494_7_fu_880_p1 = add_ln1494_2_fu_874_p2;

assign zext_ln1494_8_fu_1517_p1 = tmp_5_fu_1509_p3;

assign zext_ln1494_9_fu_1532_p1 = add_ln1494_3_fu_1527_p2;

assign zext_ln14_1_fu_1483_p1 = select_ln29_53_reg_2816;

assign zext_ln14_fu_777_p1 = select_ln29_53_fu_769_p3;

assign zext_ln29_10_fu_2530_p1 = select_ln29_40_reg_3095;

assign zext_ln29_11_fu_2649_p1 = select_ln29_44_reg_3110;

assign zext_ln29_12_fu_2748_p1 = select_ln29_48_reg_3115;

assign zext_ln29_1_fu_1609_p1 = select_ln29_4_reg_2938;

assign zext_ln29_2_fu_1698_p1 = select_ln29_8_reg_2969;

assign zext_ln29_3_fu_1817_p1 = select_ln29_12_reg_3013;

assign zext_ln29_4_fu_1906_p1 = select_ln29_16_reg_3018;

assign zext_ln29_5_fu_2025_p1 = select_ln29_20_reg_3050;

assign zext_ln29_6_fu_2114_p1 = select_ln29_24_reg_3055;

assign zext_ln29_7_fu_2233_p1 = select_ln29_28_reg_3070;

assign zext_ln29_8_fu_2322_p1 = select_ln29_32_reg_3075;

assign zext_ln29_9_fu_2441_p1 = select_ln29_36_reg_3090;

assign zext_ln29_fu_1044_p1 = select_ln29_fu_1036_p3;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2829[12:3] <= 10'b0000000000;
    shl_ln_reg_2876[0] <= 1'b0;
    mul_ln1494_reg_2882[0] <= 1'b0;
    trunc_ln1494_reg_2897[0] <= 1'b0;
    or_ln26_reg_2959[0] <= 1'b1;
    mul_ln1494_2_reg_2964[0] <= 1'b0;
    mul_ln1494_3_reg_2984[0] <= 1'b0;
    zext_ln14_1_reg_3120[10:3] <= 8'b00000000;
end

endmodule //max_pool_1
