{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725445925787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725445925794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 18:32:05 2024 " "Processing started: Wed Sep 04 18:32:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725445925794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445925794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445925794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725445926053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725445926053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../jishiqi/top_module.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/num_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/num_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_7seg " "Found entity 1: num_7seg" {  } { { "../jishiqi/num_7seg.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/num_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/key_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/key_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_inverter " "Found entity 1: key_inverter" {  } { { "../jishiqi/key_inverter.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/key_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../jishiqi/key_debounce.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/counter99.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/counter99.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDcount99 " "Found entity 1: BCDcount99" {  } { { "../jishiqi/counter99.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter99.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/counter59.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/counter59.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDcount59 " "Found entity 1: BCDcount59" {  } { { "../jishiqi/counter59.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter59.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/counter9.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/counter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDcount9 " "Found entity 1: BCDcount9" {  } { { "../jishiqi/counter9.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/counter5.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/counter5.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDcount5 " "Found entity 1: BCDcount5" {  } { { "../jishiqi/counter5.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count " "Found entity 1: Count" {  } { { "../jishiqi/counter.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk10.v(6) " "Verilog HDL information at clk10.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../jishiqi/clk10.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/clk10.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725445932191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/quartus/jishiqi/clk10.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.0/quartus/jishiqi/clk10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk10 " "Found entity 1: clk10" {  } { { "../jishiqi/clk10.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/clk10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725445932191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725445932212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk10 clk10:u_clk10 " "Elaborating entity \"clk10\" for hierarchy \"clk10:u_clk10\"" {  } { { "../jishiqi/top_module.v" "u_clk10" { Text "D:/intelFPGA/18.0/quartus/jishiqi/top_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clk10.v(17) " "Verilog HDL assignment warning at clk10.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../jishiqi/clk10.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/clk10.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725445932219 "|timer|clk10:u_clk10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../jishiqi/top_module.v" "u_key_debounce" { Text "D:/intelFPGA/18.0/quartus/jishiqi/top_module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(63) " "Verilog HDL assignment warning at key_debounce.v(63): truncated value with size 32 to match size of target (20)" {  } { { "../jishiqi/key_debounce.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/key_debounce.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725445932223 "|timer|key_debounce:u_key_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_inverter key_inverter:u_key_inverter " "Elaborating entity \"key_inverter\" for hierarchy \"key_inverter:u_key_inverter\"" {  } { { "../jishiqi/top_module.v" "u_key_inverter" { Text "D:/intelFPGA/18.0/quartus/jishiqi/top_module.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count Count:u_Count " "Elaborating entity \"Count\" for hierarchy \"Count:u_Count\"" {  } { { "../jishiqi/top_module.v" "u_Count" { Text "D:/intelFPGA/18.0/quartus/jishiqi/top_module.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount59 Count:u_Count\|BCDcount59:u_BCDcount59_1 " "Elaborating entity \"BCDcount59\" for hierarchy \"Count:u_Count\|BCDcount59:u_BCDcount59_1\"" {  } { { "../jishiqi/counter.v" "u_BCDcount59_1" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount5 Count:u_Count\|BCDcount59:u_BCDcount59_1\|BCDcount5:u_BCDcount5 " "Elaborating entity \"BCDcount5\" for hierarchy \"Count:u_Count\|BCDcount59:u_BCDcount59_1\|BCDcount5:u_BCDcount5\"" {  } { { "../jishiqi/counter59.v" "u_BCDcount5" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter59.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter5.v(14) " "Verilog HDL assignment warning at counter5.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../jishiqi/counter5.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter5.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725445932243 "|timer|Count:u_Count|BCDcount59:u_BCDcount59_1|BCDcount5:u_BCDcount5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount9 Count:u_Count\|BCDcount59:u_BCDcount59_1\|BCDcount9:u_BCDcount9 " "Elaborating entity \"BCDcount9\" for hierarchy \"Count:u_Count\|BCDcount59:u_BCDcount59_1\|BCDcount9:u_BCDcount9\"" {  } { { "../jishiqi/counter59.v" "u_BCDcount9" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter59.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter9.v(14) " "Verilog HDL assignment warning at counter9.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../jishiqi/counter9.v" "" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter9.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725445932248 "|timer|Count:u_Count|BCDcount59:u_BCDcount59_1|BCDcount9:u_BCDcount9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount99 Count:u_Count\|BCDcount99:u_BCDcount99 " "Elaborating entity \"BCDcount99\" for hierarchy \"Count:u_Count\|BCDcount99:u_BCDcount99\"" {  } { { "../jishiqi/counter.v" "u_BCDcount99" { Text "D:/intelFPGA/18.0/quartus/jishiqi/counter.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_7seg num_7seg:u_num_7seg_1 " "Elaborating entity \"num_7seg\" for hierarchy \"num_7seg:u_num_7seg_1\"" {  } { { "../jishiqi/top_module.v" "u_num_7seg_1" { Text "D:/intelFPGA/18.0/quartus/jishiqi/top_module.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725445932594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/18.0/quartus/timer/output_files/timer.map.smsg " "Generated suppressed messages file D:/intelFPGA/18.0/quartus/timer/output_files/timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725445932853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725445932853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725445932876 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725445932876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725445932876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725445932876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725445932885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 18:32:12 2024 " "Processing ended: Wed Sep 04 18:32:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725445932885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725445932885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725445932885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725445932885 ""}
